<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Apr 27 15:58:45 2016" VIVADOVERSION="2015.4">

  <SYSTEMINFO ARCH="virtex7" DEVICE="7vx690t" NAME="mb_system" PACKAGE="ffg1761" SPEEDGRADE="-3"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="fpga_clk_clk_n" SIGIS="undef"/>
    <PORT DIR="I" NAME="fpga_clk_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="fpga_rst" SIGIS="rst" SIGNAME="External_Ports_fpga_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_1" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ext_rst_n" SIGIS="rst" SIGNAME="External_Ports_ext_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="gpio_btn" SIGIS="data" SIGNAME="External_Ports_gpio_btn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gpio_btn" PORT="gpio_io_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="gpio_led" RIGHT="0" SIGIS="undef" SIGNAME="gpio_led_gpio_io_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gpio_led" PORT="gpio_io_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_100" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_fpga_clk" NAME="fpga_clk" TYPE="TARGET">
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PORTMAPS>
        <PORTMAP PHYSICAL="fpga_clk_clk_n"/>
        <PORTMAP PHYSICAL="fpga_clk_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/clk_wiz_1" HWVERSION="5.2" INSTANCE="clk_wiz_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_2;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="mb_system_clk_wiz_1_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Differential_clock_capable_pin"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________200.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="CLK_OUT1___100.000______0.000______50.0______112.316_____89.971"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="5.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="5.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_clk_wiz_1_0"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="50.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Differential_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="5.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="5.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="112.316"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="89.971"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_in1_p" SIGIS="undef"/>
        <PORT DIR="I" NAME="clk_in1_n" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100"/>
            <CONNECTION INSTANCE="microblaze_0" PORT="Clk"/>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="processor_clk"/>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_ACLK"/>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_ACLK"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_ACLK"/>
            <CONNECTION INSTANCE="mcml_0" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_fpga_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fpga_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="clk_wiz_1_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_fpga_clk" NAME="CLK_IN1_D" TYPE="TARGET">
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="clk_in1_n"/>
            <PORTMAP PHYSICAL="clk_in1_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/gpio_btn" HWVERSION="2.0" INSTANCE="gpio_btn" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_axi_gpio_0_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40010000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="gpio_btn_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="gpio_btn_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="gpio_btn_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="gpio_btn_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="gpio_btn_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="gpio_btn_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="gpio_btn_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="gpio_btn_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="gpio_btn_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="gpio_btn_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="gpio_btn_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="gpio_btn_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="gpio_btn_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="gpio_btn_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="gpio_btn_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="gpio_btn_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="gpio_btn_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="gpio_btn_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio_btn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio_btn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M03_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/gpio_led" HWVERSION="2.0" INSTANCE="gpio_led" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_axi_gpio_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="gpio_led_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="gpio_led_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="gpio_led_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="gpio_led_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="gpio_led_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="gpio_led_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="gpio_led_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="gpio_led_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="gpio_led_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="gpio_led_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="gpio_led_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="gpio_led_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="gpio_led_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="gpio_led_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="gpio_led_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="gpio_led_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="gpio_led_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="gpio_led_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio_led"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M02_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/layerspec/blk_mem_gen_7" HWVERSION="8.3" INSTANCE="layerspec_blk_mem_gen_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="mb_system_blk_mem_gen_0_6.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     5.9299 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_blk_mem_gen_0_6"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="1024"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="mb_system_blk_mem_gen_0_6.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_cos_crit1_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_cos_crit1_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_cos_crit1_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_cos_crit1_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_cos_crit1_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_cos_crit1_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_cos_crit1_Dout_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="layerspec_cc1_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_kernel_info_p_layerspecs_cos_crit1_PORTA" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="40"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/layerspec/cc0_bram" HWVERSION="8.3" INSTANCE="layerspec_cc0_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="mb_system_blk_mem_gen_0_5.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     5.9299 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_blk_mem_gen_0_5"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="1024"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="mb_system_blk_mem_gen_0_5.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="layerspec_cc0_bram_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="layerspec_cc0_bram_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="layerspec_cc0_bram_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_bram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_bram_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_bram_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_bram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="layerspec_cc0_bram_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_cos_crit0_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="layerspec_cc0_bram_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_cos_crit0_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="layerspec_cc0_bram_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_cos_crit0_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_bram_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_cos_crit0_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_bram_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_cos_crit0_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_bram_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_cos_crit0_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_bram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_cos_crit0_Dout_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="layerspec_cc0_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_kernel_info_p_layerspecs_cos_crit0_PORTA" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="40"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/layerspec/cc0_ctrl" HWVERSION="4.0" INSTANCE="layerspec_cc0_ctrl" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="4096" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_axi_bram_ctrl_0_5"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xCC000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xCC000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="layerspec_cc0_bram_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="layerspec_cc0_bram_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="layerspec_cc0_bram_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_bram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_bram_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_bram_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_bram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M10_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="layerspec_cc0_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/layerspec/cc1_ctrl" HWVERSION="4.0" INSTANCE="layerspec_cc1_ctrl" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="4096" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_axi_bram_ctrl_0_6"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xCE000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xCE000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_blk_mem_gen_7" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_blk_mem_gen_7" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_blk_mem_gen_7" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_blk_mem_gen_7" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_blk_mem_gen_7" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_blk_mem_gen_7" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_blk_mem_gen_7" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M11_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="layerspec_cc1_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/layerspec/g_bram" HWVERSION="8.3" INSTANCE="layerspec_g_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="mb_system_blk_mem_gen_0_4.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     5.9299 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_blk_mem_gen_0_4"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="1024"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="mb_system_blk_mem_gen_0_4.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="layerspec_g_bram_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="layerspec_g_bram_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="layerspec_g_bram_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_bram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_bram_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_bram_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_bram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="layerspec_g_bram_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_g_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="layerspec_g_bram_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_g_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="layerspec_g_bram_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_g_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_bram_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_g_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_bram_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_g_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_bram_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_g_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_bram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_g_Dout_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="layerspec_g_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_kernel_info_p_layerspecs_g_PORTA" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="40"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/layerspec/g_ctrl" HWVERSION="4.0" INSTANCE="layerspec_g_ctrl" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="4096" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_axi_bram_ctrl_0_4"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xCA000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xCA000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="layerspec_g_bram_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="layerspec_g_bram_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="layerspec_g_bram_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_bram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_bram_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_bram_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_bram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M09_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="layerspec_g_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/layerspec/mua_bram" HWVERSION="8.3" INSTANCE="layerspec_mua_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="mb_system_blk_mem_gen_0_1.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     5.9299 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_blk_mem_gen_0_1"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="1024"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="mb_system_blk_mem_gen_0_1.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="layerspec_mua_bram_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="layerspec_mua_bram_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="layerspec_mua_bram_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_bram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_bram_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_bram_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_bram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="layerspec_mua_bram_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_mua_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="layerspec_mua_bram_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_mua_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="layerspec_mua_bram_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_mua_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_bram_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_mua_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_bram_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_mua_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_bram_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_mua_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_bram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_mua_Dout_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="layerspec_mua_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_kernel_info_p_layerspecs_mua_PORTA" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="40"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/layerspec/mua_ctrl" HWVERSION="4.0" INSTANCE="layerspec_mua_ctrl" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="4096" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_axi_bram_ctrl_1_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xC6000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xC6000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="layerspec_mua_bram_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="layerspec_mua_bram_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="layerspec_mua_bram_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_bram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_bram_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_bram_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_bram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M07_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="layerspec_mua_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/layerspec/mus_bram" HWVERSION="8.3" INSTANCE="layerspec_mus_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="mb_system_blk_mem_gen_0_2.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     5.9299 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_blk_mem_gen_0_2"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="1024"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="mb_system_blk_mem_gen_0_2.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="layerspec_mus_bram_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="layerspec_mus_bram_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="layerspec_mus_bram_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_bram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_bram_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_bram_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_bram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="layerspec_mus_bram_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_mus_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="layerspec_mus_bram_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_mus_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="layerspec_mus_bram_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_mus_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_bram_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_mus_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_bram_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_mus_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_bram_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_mus_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_bram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_mus_Dout_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="layerspec_mus_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_kernel_info_p_layerspecs_mus_PORTA" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="40"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/layerspec/mus_ctrl" HWVERSION="4.0" INSTANCE="layerspec_mus_ctrl" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="4096" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_axi_bram_ctrl_0_2"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xC8000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xC8000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="layerspec_mus_bram_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="layerspec_mus_bram_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="layerspec_mus_bram_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_bram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_bram_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_bram_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_bram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M08_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="layerspec_mus_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/layerspec/n_bram" HWVERSION="8.3" INSTANCE="layerspec_n_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="mb_system_blk_mem_gen_1_0.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     5.9299 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_blk_mem_gen_1_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="1024"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="mb_system_blk_mem_gen_1_0.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="layerspec_n_bram_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="layerspec_n_bram_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="layerspec_n_bram_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_bram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_bram_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_bram_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_bram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="layerspec_n_bram_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_n_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="layerspec_n_bram_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_n_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="layerspec_n_bram_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_n_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_bram_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_n_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_bram_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_n_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_bram_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_n_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_bram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_n_Dout_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="layerspec_n_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_kernel_info_p_layerspecs_n_PORTA" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="40"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/layerspec/n_ctrl" HWVERSION="4.0" INSTANCE="layerspec_n_ctrl" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="4096" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_axi_bram_ctrl_0_1"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xC4000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xC4000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="layerspec_n_bram_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="layerspec_n_bram_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="layerspec_n_bram_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_bram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_bram_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_bram_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_bram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M06_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="layerspec_n_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/layerspec/z0_bram" HWVERSION="8.3" INSTANCE="layerspec_z0_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="mb_system_blk_mem_gen_0_0.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     5.9299 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="1024"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="mb_system_blk_mem_gen_0_0.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="layerspec_z0_bram_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="layerspec_z0_bram_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="layerspec_z0_bram_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_bram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_bram_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_bram_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_bram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="layerspec_z0_bram_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_z0_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="layerspec_z0_bram_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_z0_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="layerspec_z0_bram_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_z0_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_bram_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_z0_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_bram_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_z0_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_bram_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_z0_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_bram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_z0_Dout_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="layerspec_z0_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_kernel_info_p_layerspecs_z0_PORTA" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="40"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/layerspec/z0_ctrl" HWVERSION="4.0" INSTANCE="layerspec_z0_ctrl" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="4096" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_axi_bram_ctrl_0_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xC0000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xC0000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="layerspec_z0_bram_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="layerspec_z0_bram_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="layerspec_z0_bram_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_bram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_bram_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_bram_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_bram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M04_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="layerspec_z0_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/layerspec/z1_bram" HWVERSION="8.3" INSTANCE="layerspec_z1_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="mb_system_blk_mem_gen_0_3.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     5.9299 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_blk_mem_gen_0_3"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="1024"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="mb_system_blk_mem_gen_0_3.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="layerspec_z1_bram_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="layerspec_z1_bram_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="layerspec_z1_bram_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_bram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_bram_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_bram_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_bram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="layerspec_z1_bram_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_z1_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="layerspec_z1_bram_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_z1_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="layerspec_z1_bram_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_z1_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_bram_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_z1_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_bram_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_z1_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_bram_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_z1_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_bram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="kernel_info_p_layerspecs_z1_Dout_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="layerspec_z1_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_kernel_info_p_layerspecs_z1_PORTA" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="40"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/layerspec/z1_ctrl" HWVERSION="4.0" INSTANCE="layerspec_z1_ctrl" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="4096" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_axi_bram_ctrl_0_3"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xC2000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xC2000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="layerspec_z1_bram_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="layerspec_z1_bram_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="layerspec_z1_bram_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_bram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_bram_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_bram_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_bram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M05_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="layerspec_z1_ctrl_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/mcml_0" HWVERSION="1.0" INSTANCE="mcml_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mcml" VLNV="xilinx.com:hls:mcml:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_CTRL_REG" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="24"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_num_photons_i">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of kernel_info_p_num_photons_i"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_num_photons_i">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of kernel_info_p_num_photons_i"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_num_photons_o">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of kernel_info_p_num_photons_o"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_num_photons_o">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of kernel_info_p_num_photons_o"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_num_photons_o_ctrl">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signal of kernel_info_p_num_photons_o"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_num_photons_o_ap_vld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal kernel_info_p_num_photons_o_ap_vld"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_dz_i">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of kernel_info_p_dz_i"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_dz_i">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of kernel_info_p_dz_i"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_dz_o">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of kernel_info_p_dz_o"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_dz_o">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of kernel_info_p_dz_o"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_dz_o_ctrl">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signal of kernel_info_p_dz_o"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="44"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_dz_o_ap_vld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal kernel_info_p_dz_o_ap_vld"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_dr_i">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of kernel_info_p_dr_i"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="48"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_dr_i">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of kernel_info_p_dr_i"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_dr_o">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of kernel_info_p_dr_o"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="56"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_dr_o">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of kernel_info_p_dr_o"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_dr_o_ctrl">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signal of kernel_info_p_dr_o"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="60"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_dr_o_ap_vld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal kernel_info_p_dr_o_ap_vld"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_da_i">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of kernel_info_p_da_i"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_da_i">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of kernel_info_p_da_i"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_da_o">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of kernel_info_p_da_o"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="72"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_da_o">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of kernel_info_p_da_o"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_da_o_ctrl">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signal of kernel_info_p_da_o"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="76"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_da_o_ap_vld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal kernel_info_p_da_o_ap_vld"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_nz_i">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of kernel_info_p_nz_i"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="80"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_nz_i">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 15 to 0 Data signal of kernel_info_p_nz_i"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_nz_o">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of kernel_info_p_nz_o"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="88"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_nz_o">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 15 to 0 Data signal of kernel_info_p_nz_o"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_nz_o_ctrl">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signal of kernel_info_p_nz_o"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="92"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_nz_o_ap_vld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal kernel_info_p_nz_o_ap_vld"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_nr_i">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of kernel_info_p_nr_i"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="96"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_nr_i">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 15 to 0 Data signal of kernel_info_p_nr_i"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_nr_o">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of kernel_info_p_nr_o"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_nr_o">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 15 to 0 Data signal of kernel_info_p_nr_o"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_nr_o_ctrl">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signal of kernel_info_p_nr_o"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_nr_o_ap_vld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal kernel_info_p_nr_o_ap_vld"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_na_i">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of kernel_info_p_na_i"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="112"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_na_i">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 15 to 0 Data signal of kernel_info_p_na_i"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_na_o">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of kernel_info_p_na_o"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_na_o">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 15 to 0 Data signal of kernel_info_p_na_o"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_na_o_ctrl">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signal of kernel_info_p_na_o"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="124"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_na_o_ap_vld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal kernel_info_p_na_o_ap_vld"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_num_layers_i">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of kernel_info_p_num_layers_i"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_num_layers_i">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 15 to 0 Data signal of kernel_info_p_num_layers_i"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_num_layers_o">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of kernel_info_p_num_layers_o"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="136"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_num_layers_o">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 15 to 0 Data signal of kernel_info_p_num_layers_o"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="kernel_info_p_num_layers_o_ctrl">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signal of kernel_info_p_num_layers_o"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="kernel_info_p_num_layers_o_ap_vld">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal kernel_info_p_num_layers_o_ap_vld"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CTRL_REG_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXI_CTRL_REG_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_RD_RA_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_RD_RA_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_RD_RA_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_RD_RA_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_RD_RA_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_RD_RA_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_RD_RA_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_RD_RA_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_RD_RA_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_RD_RA_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_RD_RA_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_RD_RA_TARGET_ADDR" VALUE="0xD0000000"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_A_RZ_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_A_RZ_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_A_RZ_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_A_RZ_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_A_RZ_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_A_RZ_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_A_RZ_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_A_RZ_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_A_RZ_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_A_RZ_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_A_RZ_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_A_RZ_TARGET_ADDR" VALUE="0xD2000000"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_TT_RA_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_TT_RA_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_TT_RA_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_TT_RA_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_TT_RA_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_TT_RA_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_TT_RA_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_TT_RA_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_TT_RA_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_TT_RA_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_TT_RA_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_TT_RA_TARGET_ADDR" VALUE="0xD4000000"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_RD_RA_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_RD_RA_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_A_RZ_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_A_RZ_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_TT_RA_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_KERNEL_INFO_P_TT_RA_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_mcml_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="3.000000"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_REG_BASEADDR" VALUE="0x44A00000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_REG_HIGHADDR" VALUE="0x44A0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="s_axi_CTRL_REG_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_REG_AWVALID" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_REG_AWREADY" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_REG_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_REG_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_REG_WVALID" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_REG_WREADY" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_REG_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_REG_BVALID" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_REG_BREADY" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_CTRL_REG_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_REG_ARVALID" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_REG_ARREADY" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_REG_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_REG_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_REG_RVALID" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_REG_RREADY" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="mcml_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_z0_Clk_A" SIGIS="undef" SIGNAME="layerspec_z0_bram_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_z0_Rst_A" SIGIS="undef" SIGNAME="layerspec_z0_bram_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_z0_EN_A" SIGIS="undef" SIGNAME="layerspec_z0_bram_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="kernel_info_p_layerspecs_z0_WEN_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_bram_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_info_p_layerspecs_z0_Addr_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_bram_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_info_p_layerspecs_z0_Din_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_bram_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="kernel_info_p_layerspecs_z0_Dout_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_bram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_z1_Clk_A" SIGIS="undef" SIGNAME="layerspec_z1_bram_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_z1_Rst_A" SIGIS="undef" SIGNAME="layerspec_z1_bram_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_z1_EN_A" SIGIS="undef" SIGNAME="layerspec_z1_bram_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="kernel_info_p_layerspecs_z1_WEN_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_bram_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_info_p_layerspecs_z1_Addr_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_bram_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_info_p_layerspecs_z1_Din_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_bram_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="kernel_info_p_layerspecs_z1_Dout_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_bram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_n_Clk_A" SIGIS="undef" SIGNAME="layerspec_n_bram_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_n_Rst_A" SIGIS="undef" SIGNAME="layerspec_n_bram_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_n_EN_A" SIGIS="undef" SIGNAME="layerspec_n_bram_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="kernel_info_p_layerspecs_n_WEN_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_bram_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_info_p_layerspecs_n_Addr_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_bram_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_info_p_layerspecs_n_Din_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_bram_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="kernel_info_p_layerspecs_n_Dout_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_bram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_mua_Clk_A" SIGIS="undef" SIGNAME="layerspec_mua_bram_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_mua_Rst_A" SIGIS="undef" SIGNAME="layerspec_mua_bram_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_mua_EN_A" SIGIS="undef" SIGNAME="layerspec_mua_bram_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="kernel_info_p_layerspecs_mua_WEN_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_bram_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_info_p_layerspecs_mua_Addr_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_bram_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_info_p_layerspecs_mua_Din_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_bram_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="kernel_info_p_layerspecs_mua_Dout_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_bram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_mus_Clk_A" SIGIS="undef" SIGNAME="layerspec_mus_bram_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_mus_Rst_A" SIGIS="undef" SIGNAME="layerspec_mus_bram_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_mus_EN_A" SIGIS="undef" SIGNAME="layerspec_mus_bram_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="kernel_info_p_layerspecs_mus_WEN_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_bram_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_info_p_layerspecs_mus_Addr_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_bram_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_info_p_layerspecs_mus_Din_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_bram_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="kernel_info_p_layerspecs_mus_Dout_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_bram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_g_Clk_A" SIGIS="undef" SIGNAME="layerspec_g_bram_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_g_Rst_A" SIGIS="undef" SIGNAME="layerspec_g_bram_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_g_EN_A" SIGIS="undef" SIGNAME="layerspec_g_bram_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="kernel_info_p_layerspecs_g_WEN_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_bram_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_info_p_layerspecs_g_Addr_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_bram_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_info_p_layerspecs_g_Din_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_bram_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="kernel_info_p_layerspecs_g_Dout_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_bram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_cos_crit0_Clk_A" SIGIS="undef" SIGNAME="layerspec_cc0_bram_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_cos_crit0_Rst_A" SIGIS="undef" SIGNAME="layerspec_cc0_bram_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_cos_crit0_EN_A" SIGIS="undef" SIGNAME="layerspec_cc0_bram_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="kernel_info_p_layerspecs_cos_crit0_WEN_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_bram_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_info_p_layerspecs_cos_crit0_Addr_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_bram_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_info_p_layerspecs_cos_crit0_Din_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_bram_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="kernel_info_p_layerspecs_cos_crit0_Dout_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_bram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_cos_crit1_Clk_A" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_blk_mem_gen_7" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_cos_crit1_Rst_A" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_blk_mem_gen_7" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_info_p_layerspecs_cos_crit1_EN_A" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_blk_mem_gen_7" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="kernel_info_p_layerspecs_cos_crit1_WEN_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_blk_mem_gen_7" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_info_p_layerspecs_cos_crit1_Addr_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_blk_mem_gen_7" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="kernel_info_p_layerspecs_cos_crit1_Din_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_blk_mem_gen_7" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="kernel_info_p_layerspecs_cos_crit1_Dout_A" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_blk_mem_gen_7_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_blk_mem_gen_7" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_kernel_info_p_Rd_ra_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_kernel_info_p_Rd_ra_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_kernel_info_p_Rd_ra_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_kernel_info_p_Rd_ra_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_kernel_info_p_Rd_ra_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_Rd_ra_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_Rd_ra_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_kernel_info_p_Rd_ra_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_Rd_ra_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_Rd_ra_AWVALID" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_Rd_ra_AWREADY" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_kernel_info_p_Rd_ra_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_Rd_ra_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_Rd_ra_WLAST" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_Rd_ra_WVALID" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_Rd_ra_WREADY" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_kernel_info_p_Rd_ra_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_Rd_ra_BVALID" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_Rd_ra_BREADY" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_kernel_info_p_Rd_ra_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_kernel_info_p_Rd_ra_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_kernel_info_p_Rd_ra_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_kernel_info_p_Rd_ra_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_kernel_info_p_Rd_ra_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_Rd_ra_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_Rd_ra_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_kernel_info_p_Rd_ra_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_Rd_ra_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_Rd_ra_ARVALID" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_Rd_ra_ARREADY" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_kernel_info_p_Rd_ra_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_kernel_info_p_Rd_ra_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_Rd_ra_RLAST" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_Rd_ra_RVALID" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_Rd_ra_RREADY" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_kernel_info_p_A_rz_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_kernel_info_p_A_rz_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_kernel_info_p_A_rz_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_kernel_info_p_A_rz_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_kernel_info_p_A_rz_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_A_rz_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_A_rz_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_kernel_info_p_A_rz_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_A_rz_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_A_rz_AWVALID" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_A_rz_AWREADY" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_kernel_info_p_A_rz_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_A_rz_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_A_rz_WLAST" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_A_rz_WVALID" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_A_rz_WREADY" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_kernel_info_p_A_rz_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_A_rz_BVALID" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_A_rz_BREADY" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_kernel_info_p_A_rz_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_kernel_info_p_A_rz_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_kernel_info_p_A_rz_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_kernel_info_p_A_rz_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_kernel_info_p_A_rz_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_A_rz_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_A_rz_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_kernel_info_p_A_rz_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_A_rz_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_A_rz_ARVALID" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_A_rz_ARREADY" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_kernel_info_p_A_rz_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_kernel_info_p_A_rz_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_A_rz_RLAST" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_A_rz_RVALID" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_A_rz_RREADY" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_kernel_info_p_Tt_ra_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_kernel_info_p_Tt_ra_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_kernel_info_p_Tt_ra_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_kernel_info_p_Tt_ra_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_kernel_info_p_Tt_ra_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_Tt_ra_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_Tt_ra_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_kernel_info_p_Tt_ra_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_Tt_ra_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_Tt_ra_AWVALID" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_Tt_ra_AWREADY" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_kernel_info_p_Tt_ra_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_Tt_ra_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_Tt_ra_WLAST" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_Tt_ra_WVALID" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_Tt_ra_WREADY" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_kernel_info_p_Tt_ra_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_Tt_ra_BVALID" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_Tt_ra_BREADY" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_kernel_info_p_Tt_ra_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_kernel_info_p_Tt_ra_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_kernel_info_p_Tt_ra_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_kernel_info_p_Tt_ra_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_kernel_info_p_Tt_ra_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_Tt_ra_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_Tt_ra_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_kernel_info_p_Tt_ra_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_kernel_info_p_Tt_ra_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_Tt_ra_ARVALID" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_Tt_ra_ARREADY" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_kernel_info_p_Tt_ra_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_kernel_info_p_Tt_ra_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_Tt_ra_RLAST" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_kernel_info_p_Tt_ra_RVALID" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_kernel_info_p_Tt_ra_RREADY" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M15_AXI" DATAWIDTH="32" NAME="s_axi_CTRL_REG" TYPE="SLAVE">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_AWADDR"/>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_AWVALID"/>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_AWREADY"/>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_WDATA"/>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_WSTRB"/>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_WVALID"/>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_WREADY"/>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_BRESP"/>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_BVALID"/>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_BREADY"/>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_ARADDR"/>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_ARVALID"/>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_ARREADY"/>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_RDATA"/>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_RRESP"/>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_RVALID"/>
            <PORTMAP PHYSICAL="s_axi_CTRL_REG_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_kernel_info_p_layerspecs_z0_PORTA" NAME="kernel_info_p_layerspecs_z0_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="40"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ADDR {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} WE {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DIN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}} DOUT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}}}"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_z0_Clk_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_z0_Rst_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_z0_EN_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_z0_WEN_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_z0_Addr_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_z0_Din_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_z0_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_kernel_info_p_layerspecs_z1_PORTA" NAME="kernel_info_p_layerspecs_z1_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="40"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ADDR {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} WE {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DIN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}} DOUT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}}}"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_z1_Clk_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_z1_Rst_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_z1_EN_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_z1_WEN_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_z1_Addr_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_z1_Din_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_z1_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_kernel_info_p_layerspecs_n_PORTA" NAME="kernel_info_p_layerspecs_n_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="40"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ADDR {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} WE {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DIN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}} DOUT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}}}"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_n_Clk_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_n_Rst_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_n_EN_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_n_WEN_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_n_Addr_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_n_Din_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_n_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_kernel_info_p_layerspecs_mua_PORTA" NAME="kernel_info_p_layerspecs_mua_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="40"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ADDR {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} WE {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DIN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}} DOUT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}}}"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_mua_Clk_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_mua_Rst_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_mua_EN_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_mua_WEN_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_mua_Addr_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_mua_Din_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_mua_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_kernel_info_p_layerspecs_mus_PORTA" NAME="kernel_info_p_layerspecs_mus_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="40"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ADDR {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} WE {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DIN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}} DOUT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}}}"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_mus_Clk_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_mus_Rst_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_mus_EN_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_mus_WEN_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_mus_Addr_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_mus_Din_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_mus_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_kernel_info_p_layerspecs_g_PORTA" NAME="kernel_info_p_layerspecs_g_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="40"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ADDR {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} WE {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DIN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}} DOUT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}}}"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_g_Clk_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_g_Rst_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_g_EN_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_g_WEN_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_g_Addr_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_g_Din_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_g_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_kernel_info_p_layerspecs_cos_crit0_PORTA" NAME="kernel_info_p_layerspecs_cos_crit0_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="40"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ADDR {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} WE {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DIN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}} DOUT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}}}"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_cos_crit0_Clk_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_cos_crit0_Rst_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_cos_crit0_EN_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_cos_crit0_WEN_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_cos_crit0_Addr_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_cos_crit0_Din_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_cos_crit0_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_kernel_info_p_layerspecs_cos_crit1_PORTA" NAME="kernel_info_p_layerspecs_cos_crit1_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="40"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ADDR {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} WE {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DIN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}} DOUT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}}}"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_cos_crit1_Clk_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_cos_crit1_Rst_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_cos_crit1_EN_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_cos_crit1_WEN_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_cos_crit1_Addr_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_cos_crit1_Din_A"/>
            <PORTMAP PHYSICAL="kernel_info_p_layerspecs_cos_crit1_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_m_axi_kernel_info_p_Rd_ra" DATAWIDTH="32" NAME="m_axi_kernel_info_p_Rd_ra" TYPE="MASTER">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="6"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="6"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_AWADDR"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_AWLEN"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_AWSIZE"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_AWBURST"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_AWLOCK"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_AWREGION"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_AWCACHE"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_AWPROT"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_AWQOS"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_AWVALID"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_AWREADY"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_WDATA"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_WSTRB"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_WLAST"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_WVALID"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_WREADY"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_BRESP"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_BVALID"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_BREADY"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_ARADDR"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_ARLEN"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_ARSIZE"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_ARBURST"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_ARLOCK"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_ARREGION"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_ARCACHE"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_ARPROT"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_ARQOS"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_ARVALID"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_ARREADY"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_RDATA"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_RRESP"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_RLAST"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_RVALID"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Rd_ra_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_m_axi_kernel_info_p_A_rz" DATAWIDTH="32" NAME="m_axi_kernel_info_p_A_rz" TYPE="MASTER">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="6"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="6"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_AWADDR"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_AWLEN"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_AWSIZE"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_AWBURST"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_AWLOCK"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_AWREGION"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_AWCACHE"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_AWPROT"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_AWQOS"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_AWVALID"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_AWREADY"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_WDATA"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_WSTRB"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_WLAST"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_WVALID"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_WREADY"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_BRESP"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_BVALID"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_BREADY"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_ARADDR"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_ARLEN"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_ARSIZE"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_ARBURST"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_ARLOCK"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_ARREGION"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_ARCACHE"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_ARPROT"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_ARQOS"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_ARVALID"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_ARREADY"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_RDATA"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_RRESP"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_RLAST"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_RVALID"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_A_rz_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_m_axi_kernel_info_p_Tt_ra" DATAWIDTH="32" NAME="m_axi_kernel_info_p_Tt_ra" TYPE="MASTER">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="6"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="6"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_AWADDR"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_AWLEN"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_AWSIZE"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_AWBURST"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_AWLOCK"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_AWREGION"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_AWCACHE"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_AWPROT"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_AWQOS"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_AWVALID"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_AWREADY"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_WDATA"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_WSTRB"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_WLAST"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_WVALID"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_WREADY"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_BRESP"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_BVALID"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_BREADY"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_ARADDR"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_ARLEN"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_ARSIZE"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_ARBURST"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_ARLOCK"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_ARREGION"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_ARCACHE"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_ARPROT"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_ARQOS"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_ARVALID"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_ARREADY"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_RDATA"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_RRESP"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_RLAST"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_RVALID"/>
            <PORTMAP PHYSICAL="m_axi_kernel_info_p_Tt_ra_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xD0000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xD000FFFF" INSTANCE="mcml_store_RDRA_CTRL" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_kernel_info_p_Rd_ra" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xD2000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xD200FFFF" INSTANCE="mcml_store_ARZ_CTRL" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_kernel_info_p_A_rz" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xD4000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xD400FFFF" INSTANCE="mcml_store_TTRA_CTRL" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_kernel_info_p_Tt_ra" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mcml_store_RDRA_CTRL"/>
        <PERIPHERAL INSTANCE="mcml_store_ARZ_CTRL"/>
        <PERIPHERAL INSTANCE="mcml_store_TTRA_CTRL"/>
        <PERIPHERAL INSTANCE="layerspec_z0_bram"/>
        <PERIPHERAL INSTANCE="layerspec_z1_bram"/>
        <PERIPHERAL INSTANCE="layerspec_n_bram"/>
        <PERIPHERAL INSTANCE="layerspec_mua_bram"/>
        <PERIPHERAL INSTANCE="layerspec_mus_bram"/>
        <PERIPHERAL INSTANCE="layerspec_g_bram"/>
        <PERIPHERAL INSTANCE="layerspec_cc0_bram"/>
        <PERIPHERAL INSTANCE="layerspec_blk_mem_gen_7"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/mcml_store/ARZ_CTRL" HWVERSION="4.0" INSTANCE="mcml_store_ARZ_CTRL" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="4096" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="16384"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_axi_bram_ctrl_0_9"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="16384"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xD2000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xD200FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_arz_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_arz_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_arz_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_arz_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_arz_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_arz_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_arz_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_b" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_rst_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_arz_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_b" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_clk_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_arz_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_b" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_en_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_arz_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_b" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_we_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_arz_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="bram_addr_b" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_addr_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_arz_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_b" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_wrdata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_arz_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_b" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_rddata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_arz_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M12_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_store_ARZ_CTRL_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="65536"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_store_ARZ_CTRL_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="65536"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_b"/>
            <PORTMAP PHYSICAL="bram_clk_b"/>
            <PORTMAP PHYSICAL="bram_wrdata_b"/>
            <PORTMAP PHYSICAL="bram_rddata_b"/>
            <PORTMAP PHYSICAL="bram_en_b"/>
            <PORTMAP PHYSICAL="bram_rst_b"/>
            <PORTMAP PHYSICAL="bram_we_b"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/mcml_store/RDRA_CTRL" HWVERSION="4.0" INSTANCE="mcml_store_RDRA_CTRL" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="4096" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="4096" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="16384"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_axi_bram_ctrl_0_7"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="16384"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xD0000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xD000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_rdra_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_rdra_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_rdra_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_rdra_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_rdra_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_rdra_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_rdra_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_b" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_rst_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_rdra_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_b" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_clk_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_rdra_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_b" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_en_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_rdra_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_b" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_we_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_rdra_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="bram_addr_b" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_addr_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_rdra_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_b" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_wrdata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_rdra_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_b" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_rddata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_rdra_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M13_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_store_RDRA_CTRL_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="65536"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_store_RDRA_CTRL_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="65536"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_b"/>
            <PORTMAP PHYSICAL="bram_clk_b"/>
            <PORTMAP PHYSICAL="bram_wrdata_b"/>
            <PORTMAP PHYSICAL="bram_rddata_b"/>
            <PORTMAP PHYSICAL="bram_en_b"/>
            <PORTMAP PHYSICAL="bram_rst_b"/>
            <PORTMAP PHYSICAL="bram_we_b"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/mcml_store/TTRA_CTRL" HWVERSION="4.0" INSTANCE="mcml_store_TTRA_CTRL" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="4096" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="16384"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_axi_bram_ctrl_1_1"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="16384"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xD4000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xD400FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ttra_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ttra_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ttra_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ttra_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ttra_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ttra_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ttra_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_b" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_rst_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ttra_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_b" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_clk_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ttra_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_b" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_en_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ttra_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_b" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_we_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ttra_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="bram_addr_b" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_addr_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ttra_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_b" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_wrdata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ttra_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_b" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_rddata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ttra_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M14_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_store_TTRA_CTRL_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="65536"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_store_TTRA_CTRL_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="INITIATOR">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="65536"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_b"/>
            <PORTMAP PHYSICAL="bram_clk_b"/>
            <PORTMAP PHYSICAL="bram_wrdata_b"/>
            <PORTMAP PHYSICAL="bram_rddata_b"/>
            <PORTMAP PHYSICAL="bram_en_b"/>
            <PORTMAP PHYSICAL="bram_rst_b"/>
            <PORTMAP PHYSICAL="bram_we_b"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/mcml_store/arz_bram" HWVERSION="8.3" INSTANCE="mcml_store_arz_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="mb_system_blk_mem_gen_0_9.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="16384"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="16384"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="16384"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="16384"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="16"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_blk_mem_gen_0_9"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="16384"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="mb_system_blk_mem_gen_0_9.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_clk_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="bram_clk_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_rst_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="bram_rst_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_en_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="bram_en_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_we_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="bram_we_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_addr_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="bram_addr_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_wrdata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="bram_wrdata_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_bram_rddata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="bram_rddata_b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mcml_store_ARZ_CTRL_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MEM_SIZE" VALUE="65536"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_store_ARZ_CTRL_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="65536"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/mcml_store/rdra_bram" HWVERSION="8.3" INSTANCE="mcml_store_rdra_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="mb_system_blk_mem_gen_0_7.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="16384"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="16384"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="16384"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="16384"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="16"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_blk_mem_gen_0_7"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="16384"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="mb_system_blk_mem_gen_0_7.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_clk_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="bram_clk_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_rst_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="bram_rst_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_en_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="bram_en_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_we_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="bram_we_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_addr_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="bram_addr_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_wrdata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="bram_wrdata_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_bram_rddata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="bram_rddata_b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mcml_store_RDRA_CTRL_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MEM_SIZE" VALUE="65536"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_store_RDRA_CTRL_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="65536"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/mcml_store/ttra_bram" HWVERSION="8.3" INSTANCE="mcml_store_ttra_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="mb_system_blk_mem_gen_1_1.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="16384"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="16384"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="16384"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="16384"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="16"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_blk_mem_gen_1_1"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="16384"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="mb_system_blk_mem_gen_1_1.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_clk_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="bram_clk_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_rst_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="bram_rst_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_en_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="bram_en_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_we_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="bram_we_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_addr_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="bram_addr_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_wrdata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="bram_wrdata_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_bram_rddata_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="bram_rddata_b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mcml_store_TTRA_CTRL_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MEM_SIZE" VALUE="65536"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_store_TTRA_CTRL_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="65536"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/mdm_1" HWVERSION="3.2" INSTANCE="mdm_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="DEBUG" MODTYPE="mdm" VLNV="xilinx.com:ip:mdm:3.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v3_2;d=pg115-mdm.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_JTAG_CHAIN" VALUE="2"/>
        <PARAMETER NAME="C_USE_BSCAN" VALUE="0"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_MB_DBG_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_USE_UART" VALUE="1"/>
        <PARAMETER NAME="C_DBG_REG_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_DBG_MEM_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TRACE_CLK_FREQ_HZ" VALUE="200000000"/>
        <PARAMETER NAME="C_TRACE_CLK_OUT_PHASE" VALUE="90"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_ID_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_XMTC" VALUE="0"/>
        <PARAMETER NAME="C_BRK" VALUE="0"/>
        <PARAMETER NAME="C_TRIG_IN_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_TRIG_OUT_PORTS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_mdm_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41400000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x41400FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="Debug_SYS_Rst" SIGIS="rst" SIGNAME="mdm_1_Debug_SYS_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="mb_debug_sys_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="mdm_1_S_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="mdm_1_S_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="mdm_1_S_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="mdm_1_S_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="mdm_1_S_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="mdm_1_S_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="mdm_1_S_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="mdm_1_S_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="mdm_1_S_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="mdm_1_S_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="mdm_1_S_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="mdm_1_S_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="mdm_1_S_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="mdm_1_S_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="mdm_1_S_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="mdm_1_S_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="mdm_1_S_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Clk_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_TDI_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_TDI_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_TDI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_TDO_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_TDO_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_TDO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dbg_Reg_En_0" RIGHT="7" SIGIS="undef" SIGNAME="mdm_1_Dbg_Reg_En_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Reg_En"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Capture_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Capture_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Capture"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Shift_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Shift_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Shift"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Update_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Update_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Dbg_Update"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Rst_0" SIGIS="undef" SIGNAME="mdm_1_Dbg_Rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Debug_Rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M01_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mdm_1_MBDEBUG_0" NAME="MBDEBUG_0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="Dbg_Capture_0"/>
            <PORTMAP PHYSICAL="Dbg_Clk_0"/>
            <PORTMAP PHYSICAL="Dbg_Reg_En_0"/>
            <PORTMAP PHYSICAL="Dbg_Rst_0"/>
            <PORTMAP PHYSICAL="Dbg_Shift_0"/>
            <PORTMAP PHYSICAL="Dbg_TDI_0"/>
            <PORTMAP PHYSICAL="Dbg_TDO_0"/>
            <PORTMAP PHYSICAL="Dbg_Update_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="microblaze_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0" HWVERSION="9.5" INSTANCE="microblaze_0" IPTYPE="PROCESSOR" IS_ENABLE="1" MODCLASS="PROCESSOR" MODTYPE="microblaze" PROCTYPE="microblaze" VLNV="xilinx.com:ip:microblaze:9.5">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2015.1;d=ug984-vivado-microblaze-ref.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_SCO" VALUE="0"/>
        <PARAMETER NAME="C_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK_IRQ" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK_DEBUG" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_DBG_CLK" VALUE="1"/>
        <PARAMETER NAME="C_FAULT_TOLERANT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_USE_CE_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="mb_system_microblaze_0_0"/>
        <PARAMETER NAME="C_AVOID_PRIMITIVES" VALUE="0"/>
        <PARAMETER NAME="C_AREA_OPTIMIZED" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_BASE_VECTORS" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_DP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_D_BUS_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_I_BUS_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_D_LMB" VALUE="1"/>
        <PARAMETER NAME="C_D_AXI" VALUE="1"/>
        <PARAMETER NAME="C_I_LMB" VALUE="1"/>
        <PARAMETER NAME="C_I_AXI" VALUE="0"/>
        <PARAMETER NAME="C_USE_MSR_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_USE_PCMP_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_USE_BARREL" VALUE="1"/>
        <PARAMETER NAME="C_USE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_USE_HW_MUL" VALUE="2"/>
        <PARAMETER NAME="C_USE_FPU" VALUE="2"/>
        <PARAMETER NAME="C_USE_REORDER_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_UNALIGNED_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_ILL_OPCODE_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_DIV_ZERO_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_FPU_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_FSL_LINKS" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXTENDED_FSL_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_FSL_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_USE_STACK_PROTECTION" VALUE="0"/>
        <PARAMETER NAME="C_IMPRECISE_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_USE_INTERRUPT" VALUE="2"/>
        <PARAMETER NAME="C_USE_EXT_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXT_NM_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_MMU" VALUE="0"/>
        <PARAMETER NAME="C_MMU_DTLB_SIZE" VALUE="4"/>
        <PARAMETER NAME="C_MMU_ITLB_SIZE" VALUE="2"/>
        <PARAMETER NAME="C_MMU_TLB_ACCESS" VALUE="3"/>
        <PARAMETER NAME="C_MMU_ZONES" VALUE="2"/>
        <PARAMETER NAME="C_MMU_PRIVILEGED_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRANCH_TARGET_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_BRANCH_TARGET_CACHE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_PC_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PVR" VALUE="0"/>
        <PARAMETER NAME="C_PVR_USER1" VALUE="0x00"/>
        <PARAMETER NAME="C_PVR_USER2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_DYNAMIC_BUS_SIZING" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_OPCODE_0x0_ILLEGAL" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_ENABLED" VALUE="1"/>
        <PARAMETER NAME="C_NUMBER_OF_PC_BRK" VALUE="1"/>
        <PARAMETER NAME="C_NUMBER_OF_RD_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_WR_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_EVENT_COUNTERS" VALUE="5"/>
        <PARAMETER NAME="C_DEBUG_LATENCY_COUNTERS" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_COUNTER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DEBUG_TRACE_SIZE" VALUE="8192"/>
        <PARAMETER NAME="C_DEBUG_EXTERNAL_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_PROFILE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_IS_EDGE" VALUE="0"/>
        <PARAMETER NAME="C_EDGE_IS_POSITIVE" VALUE="1"/>
        <PARAMETER NAME="C_ASYNC_INTERRUPT" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ICACHE_BASEADDR" VALUE="0xc0000000"/>
        <PARAMETER NAME="C_ICACHE_HIGHADDR" VALUE="0xdfffffff"/>
        <PARAMETER NAME="C_USE_ICACHE" VALUE="1"/>
        <PARAMETER NAME="C_ALLOW_ICACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_TAG_BITS" VALUE="14"/>
        <PARAMETER NAME="C_CACHE_BYTE_SIZE" VALUE="32768"/>
        <PARAMETER NAME="C_ICACHE_LINE_LEN" VALUE="8"/>
        <PARAMETER NAME="C_ICACHE_ALWAYS_USED" VALUE="1"/>
        <PARAMETER NAME="C_ICACHE_STREAMS" VALUE="1"/>
        <PARAMETER NAME="C_ICACHE_VICTIMS" VALUE="8"/>
        <PARAMETER NAME="C_ICACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_DATA_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_IC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_BASEADDR" VALUE="0xc0000000"/>
        <PARAMETER NAME="C_DCACHE_HIGHADDR" VALUE="0xdfffffff"/>
        <PARAMETER NAME="C_USE_DCACHE" VALUE="1"/>
        <PARAMETER NAME="C_ALLOW_DCACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_ADDR_TAG" VALUE="14"/>
        <PARAMETER NAME="C_DCACHE_BYTE_SIZE" VALUE="32768"/>
        <PARAMETER NAME="C_DCACHE_LINE_LEN" VALUE="8"/>
        <PARAMETER NAME="C_DCACHE_ALWAYS_USED" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_USE_WRITEBACK" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_VICTIMS" VALUE="8"/>
        <PARAMETER NAME="C_DCACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_DATA_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_DC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DP_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_DC_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_D_LMB_MON" VALUE="0"/>
        <PARAMETER NAME="C_IP_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_IC_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_I_LMB_MON" VALUE="0"/>
        <PARAMETER NAME="C_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SELECT" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DISCRETE_PORTS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="G_TEMPLATE_LIST" VALUE="2"/>
        <PARAMETER NAME="G_USE_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_M0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_INTERRUPT_MON" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_microblaze_0_0"/>
        <PARAMETER NAME="C_ENDIANNESS" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PROCESSOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="microblaze"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="mb_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Interrupt" SIGIS="INTERRUPT" SIGNAME="microblaze_0_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Interrupt_Address" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Interrupt_Address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="interrupt_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Interrupt_Ack" RIGHT="1" SIGIS="undef" SIGNAME="microblaze_0_Interrupt_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="processor_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Instr_Addr" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Instr_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Instr" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IFetch" SIGIS="undef" SIGNAME="microblaze_0_IFetch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I_AS" SIGIS="undef" SIGNAME="microblaze_0_I_AS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IReady" SIGIS="undef" SIGNAME="microblaze_0_IReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IWAIT" SIGIS="undef" SIGNAME="microblaze_0_IWAIT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ICE" SIGIS="undef" SIGNAME="microblaze_0_ICE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IUE" SIGIS="undef" SIGNAME="microblaze_0_IUE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Data_Addr" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Data_Read" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Data_Write" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AS" SIGIS="undef" SIGNAME="microblaze_0_D_AS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Read_Strobe" SIGIS="undef" SIGNAME="microblaze_0_Read_Strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Write_Strobe" SIGIS="undef" SIGNAME="microblaze_0_Write_Strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DReady" SIGIS="undef" SIGNAME="microblaze_0_DReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DWait" SIGIS="undef" SIGNAME="microblaze_0_DWait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DCE" SIGIS="undef" SIGNAME="microblaze_0_DCE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DUE" SIGIS="undef" SIGNAME="microblaze_0_DUE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Byte_Enable" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_Byte_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DP_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_AWVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DP_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_WVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DP_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_BVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DP_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_ARVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_DP_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DP_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_RVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Clk" SIGIS="undef" SIGNAME="mdm_1_Dbg_Clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_TDI" SIGIS="undef" SIGNAME="mdm_1_Dbg_TDI_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_TDI_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_TDO" SIGIS="undef" SIGNAME="mdm_1_Dbg_TDO_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_TDO_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Dbg_Reg_En" RIGHT="7" SIGIS="undef" SIGNAME="mdm_1_Dbg_Reg_En_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Reg_En_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Shift" SIGIS="undef" SIGNAME="mdm_1_Dbg_Shift_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Shift_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Capture" SIGIS="undef" SIGNAME="mdm_1_Dbg_Capture_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Capture_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Update" SIGIS="undef" SIGNAME="mdm_1_Dbg_Update_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Update_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Debug_Rst" SIGIS="undef" SIGNAME="mdm_1_Dbg_Rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Dbg_Rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_IC_AWID" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_IC_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_IC_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_AWLOCK" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_AWVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_AWREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_WLAST" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_WVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_WREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_IC_BID" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_IC_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_BVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_BREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_IC_ARID" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_IC_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_IC_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARLOCK" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_ARREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_IC_RID" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_IC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_IC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_RLAST" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_RVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_RREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_DC_AWID" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_DC_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_DC_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWLOCK" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_AWREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_WLAST" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_WVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_WREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DC_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_DC_BID" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_BVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_BREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_DC_ARID" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_DC_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_DC_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARLOCK" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_ARREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_DC_RID" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_DC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_RLAST" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_RVALID" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_RREADY" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_intc_interrupt" NAME="INTERRUPT" TYPE="TARGET">
          <PARAMETER NAME="SENSITIVITY" VALUE="LEVEL_HIGH"/>
          <PARAMETER NAME="LOW_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="Interrupt_Ack"/>
            <PORTMAP PHYSICAL="Interrupt_Address"/>
            <PORTMAP PHYSICAL="Interrupt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_DLMB" NAME="DLMB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="Data_Addr"/>
            <PORTMAP PHYSICAL="D_AS"/>
            <PORTMAP PHYSICAL="Byte_Enable"/>
            <PORTMAP PHYSICAL="DCE"/>
            <PORTMAP PHYSICAL="Data_Read"/>
            <PORTMAP PHYSICAL="Read_Strobe"/>
            <PORTMAP PHYSICAL="DReady"/>
            <PORTMAP PHYSICAL="DUE"/>
            <PORTMAP PHYSICAL="DWait"/>
            <PORTMAP PHYSICAL="Data_Write"/>
            <PORTMAP PHYSICAL="Write_Strobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_ILMB" NAME="ILMB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="Instr_Addr"/>
            <PORTMAP PHYSICAL="I_AS"/>
            <PORTMAP PHYSICAL="ICE"/>
            <PORTMAP PHYSICAL="Instr"/>
            <PORTMAP PHYSICAL="IFetch"/>
            <PORTMAP PHYSICAL="IReady"/>
            <PORTMAP PHYSICAL="IUE"/>
            <PORTMAP PHYSICAL="IWAIT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DP" DATAWIDTH="32" NAME="M_AXI_DP" TYPE="MASTER">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RDATA"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DC" DATAWIDTH="32" NAME="M_AXI_DC" TYPE="MASTER">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_DC_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DC_BID"/>
            <PORTMAP PHYSICAL="M_AXI_DC_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DC_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DC_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DC_RDATA"/>
            <PORTMAP PHYSICAL="M_AXI_DC_RID"/>
            <PORTMAP PHYSICAL="M_AXI_DC_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_DC_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DC_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DC_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DC_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_DC_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_DC_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DC_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_DC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_IC" DATAWIDTH="32" NAME="M_AXI_IC" TYPE="MASTER">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_IC_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_IC_BID"/>
            <PORTMAP PHYSICAL="M_AXI_IC_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_IC_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_IC_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_IC_RDATA"/>
            <PORTMAP PHYSICAL="M_AXI_IC_RID"/>
            <PORTMAP PHYSICAL="M_AXI_IC_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_IC_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_IC_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_IC_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_IC_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_IC_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_IC_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_IC_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_IC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mdm_1_MBDEBUG_0" NAME="DEBUG" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="Dbg_Capture"/>
            <PORTMAP PHYSICAL="Dbg_Clk"/>
            <PORTMAP PHYSICAL="Dbg_Reg_En"/>
            <PORTMAP PHYSICAL="Debug_Rst"/>
            <PORTMAP PHYSICAL="Dbg_Shift"/>
            <PORTMAP PHYSICAL="Dbg_TDI"/>
            <PORTMAP PHYSICAL="Dbg_TDO"/>
            <PORTMAP PHYSICAL="Dbg_Update"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00007FFF" INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="DLMB" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="SLMB"/>
        <MEMRANGE ADDRESSBLOCK="Mem" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00007FFF" INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ILMB" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="SLMB"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4000FFFF" INSTANCE="gpio_led" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4000FFFF" INSTANCE="gpio_led" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4001FFFF" INSTANCE="gpio_btn" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4001FFFF" INSTANCE="gpio_btn" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4120FFFF" INSTANCE="microblaze_0_axi_intc" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4120FFFF" INSTANCE="microblaze_0_axi_intc" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41400FFF" INSTANCE="mdm_1" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41400FFF" INSTANCE="mdm_1" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_REG_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_S_AXI_CTRL_REG_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="mcml_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL_REG"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_REG_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_S_AXI_CTRL_REG_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="mcml_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL_REG"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xC0000FFF" INSTANCE="layerspec_z0_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xC0000FFF" INSTANCE="layerspec_z0_ctrl" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xC2000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xC2000FFF" INSTANCE="layerspec_z1_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xC2000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xC2000FFF" INSTANCE="layerspec_z1_ctrl" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xC4000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xC4000FFF" INSTANCE="layerspec_n_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xC4000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xC4000FFF" INSTANCE="layerspec_n_ctrl" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xC6000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xC6000FFF" INSTANCE="layerspec_mua_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xC6000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xC6000FFF" INSTANCE="layerspec_mua_ctrl" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xC8000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xC8000FFF" INSTANCE="layerspec_mus_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xC8000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xC8000FFF" INSTANCE="layerspec_mus_ctrl" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xCA000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xCA000FFF" INSTANCE="layerspec_g_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xCA000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xCA000FFF" INSTANCE="layerspec_g_ctrl" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xCC000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xCC000FFF" INSTANCE="layerspec_cc0_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xCC000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xCC000FFF" INSTANCE="layerspec_cc0_ctrl" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xCE000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xCE000FFF" INSTANCE="layerspec_cc1_ctrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xCE000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xCE000FFF" INSTANCE="layerspec_cc1_ctrl" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xD0000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xD000FFFF" INSTANCE="mcml_store_RDRA_CTRL" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xD0000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xD000FFFF" INSTANCE="mcml_store_RDRA_CTRL" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xD2000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xD200FFFF" INSTANCE="mcml_store_ARZ_CTRL" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xD2000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xD200FFFF" INSTANCE="mcml_store_ARZ_CTRL" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xD4000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xD400FFFF" INSTANCE="mcml_store_TTRA_CTRL" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xD4000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xD400FFFF" INSTANCE="mcml_store_TTRA_CTRL" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr"/>
        <PERIPHERAL INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr"/>
        <PERIPHERAL INSTANCE="gpio_led"/>
        <PERIPHERAL INSTANCE="gpio_btn"/>
        <PERIPHERAL INSTANCE="microblaze_0_axi_intc"/>
        <PERIPHERAL INSTANCE="mdm_1"/>
        <PERIPHERAL INSTANCE="mcml_0"/>
        <PERIPHERAL INSTANCE="layerspec_z0_ctrl"/>
        <PERIPHERAL INSTANCE="layerspec_z1_ctrl"/>
        <PERIPHERAL INSTANCE="layerspec_n_ctrl"/>
        <PERIPHERAL INSTANCE="layerspec_mua_ctrl"/>
        <PERIPHERAL INSTANCE="layerspec_mus_ctrl"/>
        <PERIPHERAL INSTANCE="layerspec_g_ctrl"/>
        <PERIPHERAL INSTANCE="layerspec_cc0_ctrl"/>
        <PERIPHERAL INSTANCE="layerspec_cc1_ctrl"/>
        <PERIPHERAL INSTANCE="mcml_store_RDRA_CTRL"/>
        <PERIPHERAL INSTANCE="mcml_store_ARZ_CTRL"/>
        <PERIPHERAL INSTANCE="mcml_store_TTRA_CTRL"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_axi_intc" HWVERSION="4.1" INSTANCE="microblaze_0_axi_intc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="INTERRUPT_CNTLR" MODTYPE="axi_intc" VLNV="xilinx.com:ip:axi_intc:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v4_1;d=pg099-axi-intc.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_intc_inst"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_NUM_INTR_INPUTS" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SW_INTR" VALUE="0"/>
        <PARAMETER NAME="C_KIND_OF_INTR" VALUE="0xfffffffc"/>
        <PARAMETER NAME="C_KIND_OF_EDGE" VALUE="0xffffffff"/>
        <PARAMETER NAME="C_KIND_OF_LVL" VALUE="0xffffffff"/>
        <PARAMETER NAME="C_ASYNC_INTR" VALUE="0xFFFFFFFC"/>
        <PARAMETER NAME="C_NUM_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="C_IVAR_RESET_VALUE" VALUE="0x00000010"/>
        <PARAMETER NAME="C_ENABLE_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_IPR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_IVR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ILR" VALUE="0"/>
        <PARAMETER NAME="C_IRQ_IS_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="0x1"/>
        <PARAMETER NAME="C_DISABLE_SYNCHRONIZERS" VALUE="1"/>
        <PARAMETER NAME="C_MB_CLK_NOT_CONNECTED" VALUE="1"/>
        <PARAMETER NAME="C_HAS_FAST" VALUE="1"/>
        <PARAMETER NAME="C_EN_CASCADE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CASCADE_MASTER" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_microblaze_0_axi_intc_0"/>
        <PARAMETER NAME="Sense_of_IRQ_Level_Type" VALUE="Active_High"/>
        <PARAMETER NAME="Sense_of_IRQ_Edge_Type" VALUE="Rising"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_PROCESSOR_CLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="INTR_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41200000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4120FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="intr" RIGHT="0" SENSITIVITY="LEVEL_HIGH:LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="microblaze_0_xlconcat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_xlconcat" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="processor_clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="processor_rst" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="mb_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SIGIS="undef" SIGNAME="microblaze_0_Interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="processor_ack" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_Interrupt_Ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Interrupt_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="interrupt_address" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_Interrupt_Address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Interrupt_Address"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M00_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="mb_system_clk_wiz_1_0_clk_out1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_intc_interrupt" NAME="interrupt" TYPE="INITIATOR">
          <PARAMETER NAME="SENSITIVITY" VALUE="LEVEL_HIGH"/>
          <PARAMETER NAME="LOW_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="processor_ack"/>
            <PORTMAP PHYSICAL="interrupt_address"/>
            <PORTMAP PHYSICAL="irq"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_axi_periph" HWVERSION="2.1" INSTANCE="microblaze_0_axi_periph" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="6"/>
        <PARAMETER NAME="NUM_MI" VALUE="16"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="1"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="1"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="1"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_microblaze_0_axi_periph_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M06_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M09_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M10_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M11_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M12_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M13_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M14_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M15_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DP_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DP_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="microblaze_0_axi_intc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mdm_1_S_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="mdm_1_S_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="mdm_1_S_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="mdm_1_S_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="mdm_1_S_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="mdm_1_S_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="mdm_1_S_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="mdm_1_S_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="mdm_1_S_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="mdm_1_S_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="mdm_1_S_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="mdm_1_S_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="mdm_1_S_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="mdm_1_S_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="mdm_1_S_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="mdm_1_S_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="mdm_1_S_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="gpio_led_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="gpio_led_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="gpio_led_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="gpio_led_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="gpio_led_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="gpio_led_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="gpio_led_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="gpio_led_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="gpio_led_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="gpio_led_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="gpio_led_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="gpio_led_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="gpio_led_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="gpio_led_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="gpio_led_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="gpio_led_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="gpio_led_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="gpio_btn_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="gpio_btn_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="gpio_btn_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="gpio_btn_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="gpio_btn_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="gpio_btn_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="gpio_btn_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="gpio_btn_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="gpio_btn_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="gpio_btn_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="gpio_btn_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="gpio_btn_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="gpio_btn_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="gpio_btn_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="gpio_btn_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="gpio_btn_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="gpio_btn_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_DC_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_DC_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_M_AXI_IC_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="M_AXI_IC_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awregion" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arregion" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Rd_ra_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Rd_ra_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_awregion" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_awvalid" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_awready" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wlast" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wvalid" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_wready" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_bvalid" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_bready" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arregion" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arvalid" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_arready" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rlast" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rvalid" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_rready" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_A_rz_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_A_rz_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awregion" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_awvalid" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_awready" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wlast" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_wvalid" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_wready" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_bvalid" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_bready" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_arregion" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_arvalid" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_arready" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_rlast" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_rvalid" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_rready" SIGIS="undef" SIGNAME="mcml_0_m_axi_kernel_info_p_Tt_ra_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="m_axi_kernel_info_p_Tt_ra_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_awvalid" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_awready" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M15_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_wvalid" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_wready" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M15_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_bvalid" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_bready" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_arvalid" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_arready" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M15_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M15_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_rvalid" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_rready" SIGIS="undef" SIGNAME="mcml_0_s_axi_CTRL_REG_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="s_axi_CTRL_REG_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M12_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M12_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M12_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_arlock" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_arready" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_arvalid" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M12_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M12_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M12_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_awlock" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_awready" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_awvalid" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M12_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_bready" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_bvalid" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M12_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M12_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_rlast" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_rready" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_rvalid" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_wlast" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_wready" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M12_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_wvalid" SIGIS="undef" SIGNAME="mcml_store_ARZ_CTRL_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M13_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M13_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M13_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_arlock" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_arready" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_arvalid" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M13_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M13_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M13_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_awlock" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_awready" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_awvalid" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M13_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_bready" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M13_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_bvalid" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M13_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M13_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_rlast" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_rready" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M13_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_rvalid" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_wlast" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_wready" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M13_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_wvalid" SIGIS="undef" SIGNAME="mcml_store_RDRA_CTRL_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M14_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M14_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M14_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M14_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_arlock" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M14_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_arready" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M14_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_arvalid" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M14_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M14_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M14_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M14_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_awlock" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M14_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_awready" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M14_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_awvalid" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M14_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_bready" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M14_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_bvalid" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M14_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M14_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_rlast" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_rready" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M14_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_rvalid" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_wlast" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_wready" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M14_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_wvalid" SIGIS="undef" SIGNAME="mcml_store_TTRA_CTRL_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arlock" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awlock" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M04_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M04_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rlast" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wlast" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="layerspec_z0_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M05_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M05_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arlock" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M05_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M05_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awlock" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M05_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M05_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rlast" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wlast" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="layerspec_z1_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M06_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M06_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arlock" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M06_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M06_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awlock" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M06_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M06_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rlast" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wlast" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="layerspec_n_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M07_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M07_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arlock" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M07_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M07_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awlock" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M07_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M07_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rlast" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wlast" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="layerspec_mua_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M08_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M08_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arlock" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_arready" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arvalid" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M08_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M08_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awlock" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_awready" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awvalid" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M08_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_bready" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_bvalid" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M08_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rlast" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_rready" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rvalid" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wlast" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_wready" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wvalid" SIGIS="undef" SIGNAME="layerspec_mus_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M09_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M09_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arlock" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_arready" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arvalid" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M09_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M09_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awlock" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_awready" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awvalid" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M09_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_bready" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_bvalid" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M09_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_rlast" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_rready" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_rvalid" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_wlast" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_wready" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_wvalid" SIGIS="undef" SIGNAME="layerspec_g_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M10_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M10_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_arlock" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_arready" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_arvalid" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M10_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M10_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_awlock" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_awready" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_awvalid" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M10_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_bready" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_bvalid" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M10_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M10_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_rlast" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_rready" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_rvalid" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_wlast" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_wready" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_wvalid" SIGIS="undef" SIGNAME="layerspec_cc0_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M11_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M11_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M11_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_arlock" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_arready" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_arvalid" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M11_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M11_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M11_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_awlock" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_awready" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_awvalid" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M11_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_bready" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_bvalid" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M11_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M11_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_rlast" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_rready" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_rvalid" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_wlast" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_wready" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M11_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_wvalid" SIGIS="undef" SIGNAME="layerspec_cc1_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DP" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP PHYSICAL="S00_AXI_arready"/>
            <PORTMAP PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP PHYSICAL="S00_AXI_awready"/>
            <PORTMAP PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_bready"/>
            <PORTMAP PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP PHYSICAL="S00_AXI_rready"/>
            <PORTMAP PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP PHYSICAL="S00_AXI_wready"/>
            <PORTMAP PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP PHYSICAL="M00_AXI_arready"/>
            <PORTMAP PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M00_AXI_awready"/>
            <PORTMAP PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_bready"/>
            <PORTMAP PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP PHYSICAL="M00_AXI_rready"/>
            <PORTMAP PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP PHYSICAL="M00_AXI_wready"/>
            <PORTMAP PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP PHYSICAL="M01_AXI_arready"/>
            <PORTMAP PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M01_AXI_awready"/>
            <PORTMAP PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_bready"/>
            <PORTMAP PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP PHYSICAL="M01_AXI_rready"/>
            <PORTMAP PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP PHYSICAL="M01_AXI_wready"/>
            <PORTMAP PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP PHYSICAL="M02_AXI_arready"/>
            <PORTMAP PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M02_AXI_awready"/>
            <PORTMAP PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_bready"/>
            <PORTMAP PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP PHYSICAL="M02_AXI_rready"/>
            <PORTMAP PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP PHYSICAL="M02_AXI_wready"/>
            <PORTMAP PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP PHYSICAL="M03_AXI_arready"/>
            <PORTMAP PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M03_AXI_awready"/>
            <PORTMAP PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_bready"/>
            <PORTMAP PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP PHYSICAL="M03_AXI_rready"/>
            <PORTMAP PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP PHYSICAL="M03_AXI_wready"/>
            <PORTMAP PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_DC" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP PHYSICAL="S01_AXI_arid"/>
            <PORTMAP PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP PHYSICAL="S01_AXI_arready"/>
            <PORTMAP PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP PHYSICAL="S01_AXI_awid"/>
            <PORTMAP PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP PHYSICAL="S01_AXI_awready"/>
            <PORTMAP PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_bid"/>
            <PORTMAP PHYSICAL="S01_AXI_bready"/>
            <PORTMAP PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP PHYSICAL="S01_AXI_rid"/>
            <PORTMAP PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP PHYSICAL="S01_AXI_rready"/>
            <PORTMAP PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP PHYSICAL="S01_AXI_wready"/>
            <PORTMAP PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_M_AXI_IC" DATAWIDTH="32" NAME="S02_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP PHYSICAL="S02_AXI_arid"/>
            <PORTMAP PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP PHYSICAL="S02_AXI_arready"/>
            <PORTMAP PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP PHYSICAL="S02_AXI_awid"/>
            <PORTMAP PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP PHYSICAL="S02_AXI_awready"/>
            <PORTMAP PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_bid"/>
            <PORTMAP PHYSICAL="S02_AXI_bready"/>
            <PORTMAP PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP PHYSICAL="S02_AXI_rid"/>
            <PORTMAP PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP PHYSICAL="S02_AXI_rready"/>
            <PORTMAP PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP PHYSICAL="S02_AXI_wready"/>
            <PORTMAP PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP PHYSICAL="M04_AXI_arburst"/>
            <PORTMAP PHYSICAL="M04_AXI_arcache"/>
            <PORTMAP PHYSICAL="M04_AXI_arid"/>
            <PORTMAP PHYSICAL="M04_AXI_arlen"/>
            <PORTMAP PHYSICAL="M04_AXI_arlock"/>
            <PORTMAP PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP PHYSICAL="M04_AXI_arready"/>
            <PORTMAP PHYSICAL="M04_AXI_arsize"/>
            <PORTMAP PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M04_AXI_awburst"/>
            <PORTMAP PHYSICAL="M04_AXI_awcache"/>
            <PORTMAP PHYSICAL="M04_AXI_awid"/>
            <PORTMAP PHYSICAL="M04_AXI_awlen"/>
            <PORTMAP PHYSICAL="M04_AXI_awlock"/>
            <PORTMAP PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP PHYSICAL="M04_AXI_awready"/>
            <PORTMAP PHYSICAL="M04_AXI_awsize"/>
            <PORTMAP PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_bid"/>
            <PORTMAP PHYSICAL="M04_AXI_bready"/>
            <PORTMAP PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP PHYSICAL="M04_AXI_rid"/>
            <PORTMAP PHYSICAL="M04_AXI_rlast"/>
            <PORTMAP PHYSICAL="M04_AXI_rready"/>
            <PORTMAP PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP PHYSICAL="M04_AXI_wlast"/>
            <PORTMAP PHYSICAL="M04_AXI_wready"/>
            <PORTMAP PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M04_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP PHYSICAL="M05_AXI_arburst"/>
            <PORTMAP PHYSICAL="M05_AXI_arcache"/>
            <PORTMAP PHYSICAL="M05_AXI_arid"/>
            <PORTMAP PHYSICAL="M05_AXI_arlen"/>
            <PORTMAP PHYSICAL="M05_AXI_arlock"/>
            <PORTMAP PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP PHYSICAL="M05_AXI_arready"/>
            <PORTMAP PHYSICAL="M05_AXI_arsize"/>
            <PORTMAP PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M05_AXI_awburst"/>
            <PORTMAP PHYSICAL="M05_AXI_awcache"/>
            <PORTMAP PHYSICAL="M05_AXI_awid"/>
            <PORTMAP PHYSICAL="M05_AXI_awlen"/>
            <PORTMAP PHYSICAL="M05_AXI_awlock"/>
            <PORTMAP PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP PHYSICAL="M05_AXI_awready"/>
            <PORTMAP PHYSICAL="M05_AXI_awsize"/>
            <PORTMAP PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_bid"/>
            <PORTMAP PHYSICAL="M05_AXI_bready"/>
            <PORTMAP PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP PHYSICAL="M05_AXI_rid"/>
            <PORTMAP PHYSICAL="M05_AXI_rlast"/>
            <PORTMAP PHYSICAL="M05_AXI_rready"/>
            <PORTMAP PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP PHYSICAL="M05_AXI_wlast"/>
            <PORTMAP PHYSICAL="M05_AXI_wready"/>
            <PORTMAP PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M05_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP PHYSICAL="M06_AXI_arburst"/>
            <PORTMAP PHYSICAL="M06_AXI_arcache"/>
            <PORTMAP PHYSICAL="M06_AXI_arid"/>
            <PORTMAP PHYSICAL="M06_AXI_arlen"/>
            <PORTMAP PHYSICAL="M06_AXI_arlock"/>
            <PORTMAP PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP PHYSICAL="M06_AXI_arready"/>
            <PORTMAP PHYSICAL="M06_AXI_arsize"/>
            <PORTMAP PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M06_AXI_awburst"/>
            <PORTMAP PHYSICAL="M06_AXI_awcache"/>
            <PORTMAP PHYSICAL="M06_AXI_awid"/>
            <PORTMAP PHYSICAL="M06_AXI_awlen"/>
            <PORTMAP PHYSICAL="M06_AXI_awlock"/>
            <PORTMAP PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP PHYSICAL="M06_AXI_awready"/>
            <PORTMAP PHYSICAL="M06_AXI_awsize"/>
            <PORTMAP PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_bid"/>
            <PORTMAP PHYSICAL="M06_AXI_bready"/>
            <PORTMAP PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP PHYSICAL="M06_AXI_rid"/>
            <PORTMAP PHYSICAL="M06_AXI_rlast"/>
            <PORTMAP PHYSICAL="M06_AXI_rready"/>
            <PORTMAP PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP PHYSICAL="M06_AXI_wlast"/>
            <PORTMAP PHYSICAL="M06_AXI_wready"/>
            <PORTMAP PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M06_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP PHYSICAL="M07_AXI_arburst"/>
            <PORTMAP PHYSICAL="M07_AXI_arcache"/>
            <PORTMAP PHYSICAL="M07_AXI_arid"/>
            <PORTMAP PHYSICAL="M07_AXI_arlen"/>
            <PORTMAP PHYSICAL="M07_AXI_arlock"/>
            <PORTMAP PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP PHYSICAL="M07_AXI_arready"/>
            <PORTMAP PHYSICAL="M07_AXI_arsize"/>
            <PORTMAP PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M07_AXI_awburst"/>
            <PORTMAP PHYSICAL="M07_AXI_awcache"/>
            <PORTMAP PHYSICAL="M07_AXI_awid"/>
            <PORTMAP PHYSICAL="M07_AXI_awlen"/>
            <PORTMAP PHYSICAL="M07_AXI_awlock"/>
            <PORTMAP PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP PHYSICAL="M07_AXI_awready"/>
            <PORTMAP PHYSICAL="M07_AXI_awsize"/>
            <PORTMAP PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_bid"/>
            <PORTMAP PHYSICAL="M07_AXI_bready"/>
            <PORTMAP PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP PHYSICAL="M07_AXI_rid"/>
            <PORTMAP PHYSICAL="M07_AXI_rlast"/>
            <PORTMAP PHYSICAL="M07_AXI_rready"/>
            <PORTMAP PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP PHYSICAL="M07_AXI_wlast"/>
            <PORTMAP PHYSICAL="M07_AXI_wready"/>
            <PORTMAP PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M07_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP PHYSICAL="M08_AXI_arburst"/>
            <PORTMAP PHYSICAL="M08_AXI_arcache"/>
            <PORTMAP PHYSICAL="M08_AXI_arid"/>
            <PORTMAP PHYSICAL="M08_AXI_arlen"/>
            <PORTMAP PHYSICAL="M08_AXI_arlock"/>
            <PORTMAP PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP PHYSICAL="M08_AXI_arready"/>
            <PORTMAP PHYSICAL="M08_AXI_arsize"/>
            <PORTMAP PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M08_AXI_awburst"/>
            <PORTMAP PHYSICAL="M08_AXI_awcache"/>
            <PORTMAP PHYSICAL="M08_AXI_awid"/>
            <PORTMAP PHYSICAL="M08_AXI_awlen"/>
            <PORTMAP PHYSICAL="M08_AXI_awlock"/>
            <PORTMAP PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP PHYSICAL="M08_AXI_awready"/>
            <PORTMAP PHYSICAL="M08_AXI_awsize"/>
            <PORTMAP PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M08_AXI_bid"/>
            <PORTMAP PHYSICAL="M08_AXI_bready"/>
            <PORTMAP PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP PHYSICAL="M08_AXI_rid"/>
            <PORTMAP PHYSICAL="M08_AXI_rlast"/>
            <PORTMAP PHYSICAL="M08_AXI_rready"/>
            <PORTMAP PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP PHYSICAL="M08_AXI_wlast"/>
            <PORTMAP PHYSICAL="M08_AXI_wready"/>
            <PORTMAP PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M08_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M09_AXI" DATAWIDTH="32" NAME="M09_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M09_AXI_araddr"/>
            <PORTMAP PHYSICAL="M09_AXI_arburst"/>
            <PORTMAP PHYSICAL="M09_AXI_arcache"/>
            <PORTMAP PHYSICAL="M09_AXI_arid"/>
            <PORTMAP PHYSICAL="M09_AXI_arlen"/>
            <PORTMAP PHYSICAL="M09_AXI_arlock"/>
            <PORTMAP PHYSICAL="M09_AXI_arprot"/>
            <PORTMAP PHYSICAL="M09_AXI_arready"/>
            <PORTMAP PHYSICAL="M09_AXI_arsize"/>
            <PORTMAP PHYSICAL="M09_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M09_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M09_AXI_awburst"/>
            <PORTMAP PHYSICAL="M09_AXI_awcache"/>
            <PORTMAP PHYSICAL="M09_AXI_awid"/>
            <PORTMAP PHYSICAL="M09_AXI_awlen"/>
            <PORTMAP PHYSICAL="M09_AXI_awlock"/>
            <PORTMAP PHYSICAL="M09_AXI_awprot"/>
            <PORTMAP PHYSICAL="M09_AXI_awready"/>
            <PORTMAP PHYSICAL="M09_AXI_awsize"/>
            <PORTMAP PHYSICAL="M09_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M09_AXI_bid"/>
            <PORTMAP PHYSICAL="M09_AXI_bready"/>
            <PORTMAP PHYSICAL="M09_AXI_bresp"/>
            <PORTMAP PHYSICAL="M09_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M09_AXI_rdata"/>
            <PORTMAP PHYSICAL="M09_AXI_rid"/>
            <PORTMAP PHYSICAL="M09_AXI_rlast"/>
            <PORTMAP PHYSICAL="M09_AXI_rready"/>
            <PORTMAP PHYSICAL="M09_AXI_rresp"/>
            <PORTMAP PHYSICAL="M09_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M09_AXI_wdata"/>
            <PORTMAP PHYSICAL="M09_AXI_wlast"/>
            <PORTMAP PHYSICAL="M09_AXI_wready"/>
            <PORTMAP PHYSICAL="M09_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M09_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M10_AXI" DATAWIDTH="32" NAME="M10_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M10_AXI_araddr"/>
            <PORTMAP PHYSICAL="M10_AXI_arburst"/>
            <PORTMAP PHYSICAL="M10_AXI_arcache"/>
            <PORTMAP PHYSICAL="M10_AXI_arid"/>
            <PORTMAP PHYSICAL="M10_AXI_arlen"/>
            <PORTMAP PHYSICAL="M10_AXI_arlock"/>
            <PORTMAP PHYSICAL="M10_AXI_arprot"/>
            <PORTMAP PHYSICAL="M10_AXI_arready"/>
            <PORTMAP PHYSICAL="M10_AXI_arsize"/>
            <PORTMAP PHYSICAL="M10_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M10_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M10_AXI_awburst"/>
            <PORTMAP PHYSICAL="M10_AXI_awcache"/>
            <PORTMAP PHYSICAL="M10_AXI_awid"/>
            <PORTMAP PHYSICAL="M10_AXI_awlen"/>
            <PORTMAP PHYSICAL="M10_AXI_awlock"/>
            <PORTMAP PHYSICAL="M10_AXI_awprot"/>
            <PORTMAP PHYSICAL="M10_AXI_awready"/>
            <PORTMAP PHYSICAL="M10_AXI_awsize"/>
            <PORTMAP PHYSICAL="M10_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M10_AXI_bid"/>
            <PORTMAP PHYSICAL="M10_AXI_bready"/>
            <PORTMAP PHYSICAL="M10_AXI_bresp"/>
            <PORTMAP PHYSICAL="M10_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M10_AXI_rdata"/>
            <PORTMAP PHYSICAL="M10_AXI_rid"/>
            <PORTMAP PHYSICAL="M10_AXI_rlast"/>
            <PORTMAP PHYSICAL="M10_AXI_rready"/>
            <PORTMAP PHYSICAL="M10_AXI_rresp"/>
            <PORTMAP PHYSICAL="M10_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M10_AXI_wdata"/>
            <PORTMAP PHYSICAL="M10_AXI_wlast"/>
            <PORTMAP PHYSICAL="M10_AXI_wready"/>
            <PORTMAP PHYSICAL="M10_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M10_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M11_AXI" DATAWIDTH="32" NAME="M11_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M11_AXI_araddr"/>
            <PORTMAP PHYSICAL="M11_AXI_arburst"/>
            <PORTMAP PHYSICAL="M11_AXI_arcache"/>
            <PORTMAP PHYSICAL="M11_AXI_arid"/>
            <PORTMAP PHYSICAL="M11_AXI_arlen"/>
            <PORTMAP PHYSICAL="M11_AXI_arlock"/>
            <PORTMAP PHYSICAL="M11_AXI_arprot"/>
            <PORTMAP PHYSICAL="M11_AXI_arready"/>
            <PORTMAP PHYSICAL="M11_AXI_arsize"/>
            <PORTMAP PHYSICAL="M11_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M11_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M11_AXI_awburst"/>
            <PORTMAP PHYSICAL="M11_AXI_awcache"/>
            <PORTMAP PHYSICAL="M11_AXI_awid"/>
            <PORTMAP PHYSICAL="M11_AXI_awlen"/>
            <PORTMAP PHYSICAL="M11_AXI_awlock"/>
            <PORTMAP PHYSICAL="M11_AXI_awprot"/>
            <PORTMAP PHYSICAL="M11_AXI_awready"/>
            <PORTMAP PHYSICAL="M11_AXI_awsize"/>
            <PORTMAP PHYSICAL="M11_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M11_AXI_bid"/>
            <PORTMAP PHYSICAL="M11_AXI_bready"/>
            <PORTMAP PHYSICAL="M11_AXI_bresp"/>
            <PORTMAP PHYSICAL="M11_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M11_AXI_rdata"/>
            <PORTMAP PHYSICAL="M11_AXI_rid"/>
            <PORTMAP PHYSICAL="M11_AXI_rlast"/>
            <PORTMAP PHYSICAL="M11_AXI_rready"/>
            <PORTMAP PHYSICAL="M11_AXI_rresp"/>
            <PORTMAP PHYSICAL="M11_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M11_AXI_wdata"/>
            <PORTMAP PHYSICAL="M11_AXI_wlast"/>
            <PORTMAP PHYSICAL="M11_AXI_wready"/>
            <PORTMAP PHYSICAL="M11_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M11_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M12_AXI" DATAWIDTH="32" NAME="M12_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M12_AXI_araddr"/>
            <PORTMAP PHYSICAL="M12_AXI_arburst"/>
            <PORTMAP PHYSICAL="M12_AXI_arcache"/>
            <PORTMAP PHYSICAL="M12_AXI_arid"/>
            <PORTMAP PHYSICAL="M12_AXI_arlen"/>
            <PORTMAP PHYSICAL="M12_AXI_arlock"/>
            <PORTMAP PHYSICAL="M12_AXI_arprot"/>
            <PORTMAP PHYSICAL="M12_AXI_arready"/>
            <PORTMAP PHYSICAL="M12_AXI_arsize"/>
            <PORTMAP PHYSICAL="M12_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M12_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M12_AXI_awburst"/>
            <PORTMAP PHYSICAL="M12_AXI_awcache"/>
            <PORTMAP PHYSICAL="M12_AXI_awid"/>
            <PORTMAP PHYSICAL="M12_AXI_awlen"/>
            <PORTMAP PHYSICAL="M12_AXI_awlock"/>
            <PORTMAP PHYSICAL="M12_AXI_awprot"/>
            <PORTMAP PHYSICAL="M12_AXI_awready"/>
            <PORTMAP PHYSICAL="M12_AXI_awsize"/>
            <PORTMAP PHYSICAL="M12_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M12_AXI_bid"/>
            <PORTMAP PHYSICAL="M12_AXI_bready"/>
            <PORTMAP PHYSICAL="M12_AXI_bresp"/>
            <PORTMAP PHYSICAL="M12_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M12_AXI_rdata"/>
            <PORTMAP PHYSICAL="M12_AXI_rid"/>
            <PORTMAP PHYSICAL="M12_AXI_rlast"/>
            <PORTMAP PHYSICAL="M12_AXI_rready"/>
            <PORTMAP PHYSICAL="M12_AXI_rresp"/>
            <PORTMAP PHYSICAL="M12_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M12_AXI_wdata"/>
            <PORTMAP PHYSICAL="M12_AXI_wlast"/>
            <PORTMAP PHYSICAL="M12_AXI_wready"/>
            <PORTMAP PHYSICAL="M12_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M12_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M13_AXI" DATAWIDTH="32" NAME="M13_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M13_AXI_araddr"/>
            <PORTMAP PHYSICAL="M13_AXI_arburst"/>
            <PORTMAP PHYSICAL="M13_AXI_arcache"/>
            <PORTMAP PHYSICAL="M13_AXI_arid"/>
            <PORTMAP PHYSICAL="M13_AXI_arlen"/>
            <PORTMAP PHYSICAL="M13_AXI_arlock"/>
            <PORTMAP PHYSICAL="M13_AXI_arprot"/>
            <PORTMAP PHYSICAL="M13_AXI_arready"/>
            <PORTMAP PHYSICAL="M13_AXI_arsize"/>
            <PORTMAP PHYSICAL="M13_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M13_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M13_AXI_awburst"/>
            <PORTMAP PHYSICAL="M13_AXI_awcache"/>
            <PORTMAP PHYSICAL="M13_AXI_awid"/>
            <PORTMAP PHYSICAL="M13_AXI_awlen"/>
            <PORTMAP PHYSICAL="M13_AXI_awlock"/>
            <PORTMAP PHYSICAL="M13_AXI_awprot"/>
            <PORTMAP PHYSICAL="M13_AXI_awready"/>
            <PORTMAP PHYSICAL="M13_AXI_awsize"/>
            <PORTMAP PHYSICAL="M13_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M13_AXI_bid"/>
            <PORTMAP PHYSICAL="M13_AXI_bready"/>
            <PORTMAP PHYSICAL="M13_AXI_bresp"/>
            <PORTMAP PHYSICAL="M13_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M13_AXI_rdata"/>
            <PORTMAP PHYSICAL="M13_AXI_rid"/>
            <PORTMAP PHYSICAL="M13_AXI_rlast"/>
            <PORTMAP PHYSICAL="M13_AXI_rready"/>
            <PORTMAP PHYSICAL="M13_AXI_rresp"/>
            <PORTMAP PHYSICAL="M13_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M13_AXI_wdata"/>
            <PORTMAP PHYSICAL="M13_AXI_wlast"/>
            <PORTMAP PHYSICAL="M13_AXI_wready"/>
            <PORTMAP PHYSICAL="M13_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M13_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M14_AXI" DATAWIDTH="32" NAME="M14_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M14_AXI_araddr"/>
            <PORTMAP PHYSICAL="M14_AXI_arburst"/>
            <PORTMAP PHYSICAL="M14_AXI_arcache"/>
            <PORTMAP PHYSICAL="M14_AXI_arid"/>
            <PORTMAP PHYSICAL="M14_AXI_arlen"/>
            <PORTMAP PHYSICAL="M14_AXI_arlock"/>
            <PORTMAP PHYSICAL="M14_AXI_arprot"/>
            <PORTMAP PHYSICAL="M14_AXI_arready"/>
            <PORTMAP PHYSICAL="M14_AXI_arsize"/>
            <PORTMAP PHYSICAL="M14_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M14_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M14_AXI_awburst"/>
            <PORTMAP PHYSICAL="M14_AXI_awcache"/>
            <PORTMAP PHYSICAL="M14_AXI_awid"/>
            <PORTMAP PHYSICAL="M14_AXI_awlen"/>
            <PORTMAP PHYSICAL="M14_AXI_awlock"/>
            <PORTMAP PHYSICAL="M14_AXI_awprot"/>
            <PORTMAP PHYSICAL="M14_AXI_awready"/>
            <PORTMAP PHYSICAL="M14_AXI_awsize"/>
            <PORTMAP PHYSICAL="M14_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M14_AXI_bid"/>
            <PORTMAP PHYSICAL="M14_AXI_bready"/>
            <PORTMAP PHYSICAL="M14_AXI_bresp"/>
            <PORTMAP PHYSICAL="M14_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M14_AXI_rdata"/>
            <PORTMAP PHYSICAL="M14_AXI_rid"/>
            <PORTMAP PHYSICAL="M14_AXI_rlast"/>
            <PORTMAP PHYSICAL="M14_AXI_rready"/>
            <PORTMAP PHYSICAL="M14_AXI_rresp"/>
            <PORTMAP PHYSICAL="M14_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M14_AXI_wdata"/>
            <PORTMAP PHYSICAL="M14_AXI_wlast"/>
            <PORTMAP PHYSICAL="M14_AXI_wready"/>
            <PORTMAP PHYSICAL="M14_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M14_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_m_axi_kernel_info_p_Rd_ra" DATAWIDTH="32" NAME="S03_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP PHYSICAL="S03_AXI_awregion"/>
            <PORTMAP PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_awready"/>
            <PORTMAP PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_wready"/>
            <PORTMAP PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_bready"/>
            <PORTMAP PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP PHYSICAL="S03_AXI_arregion"/>
            <PORTMAP PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_arready"/>
            <PORTMAP PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_m_axi_kernel_info_p_A_rz" DATAWIDTH="32" NAME="S04_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP PHYSICAL="S04_AXI_awsize"/>
            <PORTMAP PHYSICAL="S04_AXI_awburst"/>
            <PORTMAP PHYSICAL="S04_AXI_awlock"/>
            <PORTMAP PHYSICAL="S04_AXI_awregion"/>
            <PORTMAP PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP PHYSICAL="S04_AXI_awqos"/>
            <PORTMAP PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S04_AXI_awready"/>
            <PORTMAP PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP PHYSICAL="S04_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S04_AXI_wready"/>
            <PORTMAP PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S04_AXI_bready"/>
            <PORTMAP PHYSICAL="S04_AXI_araddr"/>
            <PORTMAP PHYSICAL="S04_AXI_arlen"/>
            <PORTMAP PHYSICAL="S04_AXI_arsize"/>
            <PORTMAP PHYSICAL="S04_AXI_arburst"/>
            <PORTMAP PHYSICAL="S04_AXI_arlock"/>
            <PORTMAP PHYSICAL="S04_AXI_arregion"/>
            <PORTMAP PHYSICAL="S04_AXI_arcache"/>
            <PORTMAP PHYSICAL="S04_AXI_arprot"/>
            <PORTMAP PHYSICAL="S04_AXI_arqos"/>
            <PORTMAP PHYSICAL="S04_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S04_AXI_arready"/>
            <PORTMAP PHYSICAL="S04_AXI_rdata"/>
            <PORTMAP PHYSICAL="S04_AXI_rresp"/>
            <PORTMAP PHYSICAL="S04_AXI_rlast"/>
            <PORTMAP PHYSICAL="S04_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mcml_0_m_axi_kernel_info_p_Tt_ra" DATAWIDTH="32" NAME="S05_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S05_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S05_AXI_awlen"/>
            <PORTMAP PHYSICAL="S05_AXI_awsize"/>
            <PORTMAP PHYSICAL="S05_AXI_awburst"/>
            <PORTMAP PHYSICAL="S05_AXI_awlock"/>
            <PORTMAP PHYSICAL="S05_AXI_awregion"/>
            <PORTMAP PHYSICAL="S05_AXI_awcache"/>
            <PORTMAP PHYSICAL="S05_AXI_awprot"/>
            <PORTMAP PHYSICAL="S05_AXI_awqos"/>
            <PORTMAP PHYSICAL="S05_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S05_AXI_awready"/>
            <PORTMAP PHYSICAL="S05_AXI_wdata"/>
            <PORTMAP PHYSICAL="S05_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S05_AXI_wlast"/>
            <PORTMAP PHYSICAL="S05_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S05_AXI_wready"/>
            <PORTMAP PHYSICAL="S05_AXI_bresp"/>
            <PORTMAP PHYSICAL="S05_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S05_AXI_bready"/>
            <PORTMAP PHYSICAL="S05_AXI_araddr"/>
            <PORTMAP PHYSICAL="S05_AXI_arlen"/>
            <PORTMAP PHYSICAL="S05_AXI_arsize"/>
            <PORTMAP PHYSICAL="S05_AXI_arburst"/>
            <PORTMAP PHYSICAL="S05_AXI_arlock"/>
            <PORTMAP PHYSICAL="S05_AXI_arregion"/>
            <PORTMAP PHYSICAL="S05_AXI_arcache"/>
            <PORTMAP PHYSICAL="S05_AXI_arprot"/>
            <PORTMAP PHYSICAL="S05_AXI_arqos"/>
            <PORTMAP PHYSICAL="S05_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S05_AXI_arready"/>
            <PORTMAP PHYSICAL="S05_AXI_rdata"/>
            <PORTMAP PHYSICAL="S05_AXI_rresp"/>
            <PORTMAP PHYSICAL="S05_AXI_rlast"/>
            <PORTMAP PHYSICAL="S05_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_axi_periph_M15_AXI" DATAWIDTH="32" NAME="M15_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M15_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M15_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M15_AXI_awready"/>
            <PORTMAP PHYSICAL="M15_AXI_wdata"/>
            <PORTMAP PHYSICAL="M15_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M15_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M15_AXI_wready"/>
            <PORTMAP PHYSICAL="M15_AXI_bresp"/>
            <PORTMAP PHYSICAL="M15_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M15_AXI_bready"/>
            <PORTMAP PHYSICAL="M15_AXI_araddr"/>
            <PORTMAP PHYSICAL="M15_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M15_AXI_arready"/>
            <PORTMAP PHYSICAL="M15_AXI_rdata"/>
            <PORTMAP PHYSICAL="M15_AXI_rresp"/>
            <PORTMAP PHYSICAL="M15_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M15_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/dlmb_bram_if_cntlr" HWVERSION="4.0" INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="SLMB" NAME="Mem" RANGE="8192" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_MASK" VALUE="0x40000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x00800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x00800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x00800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_dlmb_bram_if_cntlr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00007FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Addr_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_WEN_A" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Dout_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BRAM_Din_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_dlmb_v10_LMB_Sl_0" NAME="SLMB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="LMB_ABus"/>
            <PORTMAP PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP PHYSICAL="LMB_BE"/>
            <PORTMAP PHYSICAL="Sl_CE"/>
            <PORTMAP PHYSICAL="Sl_DBus"/>
            <PORTMAP PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP PHYSICAL="Sl_Ready"/>
            <PORTMAP PHYSICAL="Sl_UE"/>
            <PORTMAP PHYSICAL="Sl_Wait"/>
            <PORTMAP PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR">
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP PHYSICAL="BRAM_Din_A"/>
            <PORTMAP PHYSICAL="BRAM_EN_A"/>
            <PORTMAP PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/dlmb_v10" HWVERSION="3.0" INSTANCE="microblaze_0_local_memory_dlmb_v10" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_dlmb_v10_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Data_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_Read_Strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Read_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_Write_Strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Write_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_D_AS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="D_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Data_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_Byte_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Byte_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Ready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Wait" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_UE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_CE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ReadDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Data_Read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Data_Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="microblaze_0_DReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="microblaze_0_DWait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DWait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="microblaze_0_DUE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="microblaze_0_DCE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="DCE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_dlmb_v10_LMB_Sl_0" NAME="LMB_Sl_0" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="LMB_ABus"/>
            <PORTMAP PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP PHYSICAL="LMB_BE"/>
            <PORTMAP PHYSICAL="Sl_CE"/>
            <PORTMAP PHYSICAL="Sl_DBus"/>
            <PORTMAP PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP PHYSICAL="Sl_Ready"/>
            <PORTMAP PHYSICAL="LMB_Rst"/>
            <PORTMAP PHYSICAL="Sl_UE"/>
            <PORTMAP PHYSICAL="Sl_Wait"/>
            <PORTMAP PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_DLMB" NAME="LMB_M" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_ABus"/>
            <PORTMAP PHYSICAL="M_AddrStrobe"/>
            <PORTMAP PHYSICAL="M_BE"/>
            <PORTMAP PHYSICAL="LMB_CE"/>
            <PORTMAP PHYSICAL="LMB_ReadDBus"/>
            <PORTMAP PHYSICAL="M_ReadStrobe"/>
            <PORTMAP PHYSICAL="LMB_Ready"/>
            <PORTMAP PHYSICAL="LMB_Rst"/>
            <PORTMAP PHYSICAL="LMB_UE"/>
            <PORTMAP PHYSICAL="LMB_Wait"/>
            <PORTMAP PHYSICAL="M_DBus"/>
            <PORTMAP PHYSICAL="M_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/ilmb_bram_if_cntlr" HWVERSION="4.0" INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_MASK" VALUE="0x40000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x00800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x00800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x00800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_ilmb_bram_if_cntlr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00007FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Addr_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_WEN_A" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Dout_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BRAM_Din_A" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_lmb_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_ilmb_v10_LMB_Sl_0" NAME="SLMB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="LMB_ABus"/>
            <PORTMAP PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP PHYSICAL="LMB_BE"/>
            <PORTMAP PHYSICAL="Sl_CE"/>
            <PORTMAP PHYSICAL="Sl_DBus"/>
            <PORTMAP PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP PHYSICAL="Sl_Ready"/>
            <PORTMAP PHYSICAL="Sl_UE"/>
            <PORTMAP PHYSICAL="Sl_Wait"/>
            <PORTMAP PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR">
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP PHYSICAL="BRAM_Din_A"/>
            <PORTMAP PHYSICAL="BRAM_EN_A"/>
            <PORTMAP PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/ilmb_v10" HWVERSION="3.0" INSTANCE="microblaze_0_local_memory_ilmb_v10" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_ilmb_v10_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_1_100M" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Instr_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Instr_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_IFetch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IFetch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_I_AS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="I_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_DBus" RIGHT="31" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_BE" RIGHT="3" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Ready" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Wait" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_UE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_CE" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ReadDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_Instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="microblaze_0_IReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="microblaze_0_IWAIT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IWAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="microblaze_0_IUE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="IUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="microblaze_0_ICE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="ICE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_ilmb_v10_LMB_Sl_0" NAME="LMB_Sl_0" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="LMB_ABus"/>
            <PORTMAP PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP PHYSICAL="LMB_BE"/>
            <PORTMAP PHYSICAL="Sl_CE"/>
            <PORTMAP PHYSICAL="Sl_DBus"/>
            <PORTMAP PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP PHYSICAL="Sl_Ready"/>
            <PORTMAP PHYSICAL="LMB_Rst"/>
            <PORTMAP PHYSICAL="Sl_UE"/>
            <PORTMAP PHYSICAL="Sl_Wait"/>
            <PORTMAP PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_ILMB" NAME="LMB_M" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_ABus"/>
            <PORTMAP PHYSICAL="M_AddrStrobe"/>
            <PORTMAP PHYSICAL="M_BE"/>
            <PORTMAP PHYSICAL="LMB_CE"/>
            <PORTMAP PHYSICAL="LMB_ReadDBus"/>
            <PORTMAP PHYSICAL="M_ReadStrobe"/>
            <PORTMAP PHYSICAL="LMB_Ready"/>
            <PORTMAP PHYSICAL="LMB_Rst"/>
            <PORTMAP PHYSICAL="LMB_UE"/>
            <PORTMAP PHYSICAL="LMB_Wait"/>
            <PORTMAP PHYSICAL="M_DBus"/>
            <PORTMAP PHYSICAL="M_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_local_memory/lmb_bram" HWVERSION="8.3" INSTANCE="microblaze_0_local_memory_lmb_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="mb_system_lmb_bram_0.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="8192"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="8"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_lmb_bram_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="8192"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="mb_system_lmb_bram_0.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_dlmb_bram_if_cntlr_BRAM_PORT" NAME="BRAM_PORTA" TYPE="TARGET">
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="microblaze_0_local_memory_ilmb_bram_if_cntlr_BRAM_PORT" NAME="BRAM_PORTB" TYPE="TARGET">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="32768"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/microblaze_0_xlconcat" HWVERSION="2.1" INSTANCE="microblaze_0_xlconcat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="2"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_microblaze_0_xlconcat_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="gpio_btn_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_btn" PORT="ip2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="mcml_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mcml_0" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="microblaze_0_xlconcat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/rst_clk_wiz_1_100M" HWVERSION="5.0" INSTANCE="rst_clk_wiz_1_100M" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="mb_system_rst_clk_wiz_1_100M_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_ext_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ext_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst" SIGNAME="mdm_1_Debug_SYS_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="Debug_SYS_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="clk_wiz_1_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0" PORT="Reset"/>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="processor_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_v10" PORT="SYS_Rst"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_dlmb_bram_if_cntlr" PORT="LMB_Rst"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_v10" PORT="SYS_Rst"/>
            <CONNECTION INSTANCE="microblaze_0_local_memory_ilmb_bram_if_cntlr" PORT="LMB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_1_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mdm_1" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_intc" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="gpio_led" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="gpio_btn" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M09_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M10_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M11_ARESETN"/>
            <CONNECTION INSTANCE="layerspec_cc0_ctrl" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="layerspec_cc1_ctrl" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="layerspec_g_ctrl" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="layerspec_mua_ctrl" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="layerspec_mus_ctrl" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="layerspec_n_ctrl" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="layerspec_z0_ctrl" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="layerspec_z1_ctrl" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="mcml_store_TTRA_CTRL" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="mcml_store_RDRA_CTRL" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="mcml_store_ARZ_CTRL" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S03_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M13_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S04_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M12_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="S05_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M14_ARESETN"/>
            <CONNECTION INSTANCE="microblaze_0_axi_periph" PORT="M15_ARESETN"/>
            <CONNECTION INSTANCE="mcml_0" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
