-- -------------------------------------------------------------
-- 
-- File Name: C:\QPSK\hdl_prj_zcu111\hdlsrc\hdlcoder_QPSKTxRx_RFSoC\QPSK_src_From_ADC.vhd
-- Created: 2025-09-17 13:27:52
-- 
-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: QPSK_src_From_ADC
-- Source Path: hdlcoder_QPSKTxRx_RFSoC/QPSK/From ADC
-- Hierarchy Level: 1
-- Model version: 9.4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.QPSK_src_QPSK_pkg.ALL;

ENTITY QPSK_src_From_ADC IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        adcDataI                          :   IN    vector_of_std_logic_vector16(0 TO 3);  -- int16 [4]
        adcDataQ                          :   IN    vector_of_std_logic_vector16(0 TO 3);  -- int16 [4]
        adcValid                          :   IN    std_logic;
        rx_input_gain                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        adcBus_data_re                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        adcBus_data_im                    :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        adcBus_valid                      :   OUT   std_logic
        );
END QPSK_src_From_ADC;


ARCHITECTURE rtl OF QPSK_src_From_ADC IS

  -- Component Declarations
  COMPONENT QPSK_src_From_ADC_Interface
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          adcDataI                        :   IN    vector_of_std_logic_vector16(0 TO 3);  -- int16 [4]
          adcDataQ                        :   IN    vector_of_std_logic_vector16(0 TO 3);  -- int16 [4]
          adcValid                        :   IN    std_logic;
          dataIn_re                       :   OUT   vector_of_std_logic_vector16(0 TO 3);  -- sfix16_En14 [4]
          dataIn_im                       :   OUT   vector_of_std_logic_vector16(0 TO 3);  -- sfix16_En14 [4]
          validIn                         :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT QPSK_src_Vector_Decimation
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn_re                       :   IN    vector_of_std_logic_vector16(0 TO 3);  -- sfix16_En14 [4]
          dataIn_im                       :   IN    vector_of_std_logic_vector16(0 TO 3);  -- sfix16_En14 [4]
          validIn                         :   IN    std_logic;
          dataOut_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dataOut_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT QPSK_src_Apply_Gain
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dataIn_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          validIn                         :   IN    std_logic;
          rx_input_gain                   :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          dataOut_re                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          dataOut_im                      :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT QPSK_src_To_Data_Bus
    PORT( data_re                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          data_im                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          valid                           :   IN    std_logic;
          bus_data_re                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          bus_data_im                     :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          bus_valid                       :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : QPSK_src_From_ADC_Interface
    USE ENTITY work.QPSK_src_From_ADC_Interface(rtl);

  FOR ALL : QPSK_src_Vector_Decimation
    USE ENTITY work.QPSK_src_Vector_Decimation(rtl);

  FOR ALL : QPSK_src_Apply_Gain
    USE ENTITY work.QPSK_src_Apply_Gain(rtl);

  FOR ALL : QPSK_src_To_Data_Bus
    USE ENTITY work.QPSK_src_To_Data_Bus(rtl);

  -- Signals
  SIGNAL From_ADC_Interface_dataIn_re     : vector_of_std_logic_vector16(0 TO 3);  -- ufix16 [4]
  SIGNAL From_ADC_Interface_dataIn_im     : vector_of_std_logic_vector16(0 TO 3);  -- ufix16 [4]
  SIGNAL From_ADC_Interface_validIn       : std_logic;
  SIGNAL Vector_Decimation_dataOut_re     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL Vector_Decimation_dataOut_im     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL Vector_Decimation_validOut       : std_logic;
  SIGNAL Apply_Gain_dataOut_re            : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL Apply_Gain_dataOut_im            : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL Apply_Gain_validOut              : std_logic;
  SIGNAL To_Data_Bus_bus_data_re          : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL To_Data_Bus_bus_data_im          : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL To_Data_Bus_bus_valid            : std_logic;

BEGIN
  u_From_ADC_Interface : QPSK_src_From_ADC_Interface
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              adcDataI => adcDataI,  -- int16 [4]
              adcDataQ => adcDataQ,  -- int16 [4]
              adcValid => adcValid,
              dataIn_re => From_ADC_Interface_dataIn_re,  -- sfix16_En14 [4]
              dataIn_im => From_ADC_Interface_dataIn_im,  -- sfix16_En14 [4]
              validIn => From_ADC_Interface_validIn
              );

  u_Vector_Decimation : QPSK_src_Vector_Decimation
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dataIn_re => From_ADC_Interface_dataIn_re,  -- sfix16_En14 [4]
              dataIn_im => From_ADC_Interface_dataIn_im,  -- sfix16_En14 [4]
              validIn => From_ADC_Interface_validIn,
              dataOut_re => Vector_Decimation_dataOut_re,  -- sfix16_En14
              dataOut_im => Vector_Decimation_dataOut_im,  -- sfix16_En14
              validOut => Vector_Decimation_validOut
              );

  u_Apply_Gain : QPSK_src_Apply_Gain
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dataIn_re => Vector_Decimation_dataOut_re,  -- sfix16_En14
              dataIn_im => Vector_Decimation_dataOut_im,  -- sfix16_En14
              validIn => Vector_Decimation_validOut,
              rx_input_gain => rx_input_gain,  -- sfix18_En15
              dataOut_re => Apply_Gain_dataOut_re,  -- sfix16_En14
              dataOut_im => Apply_Gain_dataOut_im,  -- sfix16_En14
              validOut => Apply_Gain_validOut
              );

  u_To_Data_Bus : QPSK_src_To_Data_Bus
    PORT MAP( data_re => Apply_Gain_dataOut_re,  -- sfix16_En14
              data_im => Apply_Gain_dataOut_im,  -- sfix16_En14
              valid => Apply_Gain_validOut,
              bus_data_re => To_Data_Bus_bus_data_re,  -- sfix16_En14
              bus_data_im => To_Data_Bus_bus_data_im,  -- sfix16_En14
              bus_valid => To_Data_Bus_bus_valid
              );

  adcBus_data_re <= To_Data_Bus_bus_data_re;

  adcBus_data_im <= To_Data_Bus_bus_data_im;

  adcBus_valid <= To_Data_Bus_bus_valid;

END rtl;

