Model {
  Name			  "ddc_bpm_476_066"
  Version		  7.8
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.241"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Created		  "Fri Mar 22 08:43:31 2013"
  Creator		  "lucas.russo"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "lucas.russo"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Mar 26 16:24:13 2013"
  RTWModifiedTimeStamp	  286196034
  ModelVersionFormat	  "1.%<AutoIncrement:241>"
  ConfigurationManager	  "None"
  SampleTimeColors	  on
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    1
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "ddc_bpm_476_066"
    overrideMode_	    [0.0]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "ddc_bpm_476_066"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      0
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      2
      Version		      "1.11.1"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  3
	  Version		  "1.11.1"
	  StartTime		  "0.0"
	  StopTime		  "5e-4"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  4
	  Version		  "1.11.1"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  5
	  Version		  "1.11.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  AccelParallelForEachSubsystem	on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  6
	  Version		  "1.11.1"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Enable All"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  7
	  Version		  "1.11.1"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "ASIC/FPGA->ASIC/FPGA"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Zero"
	  TargetEndianess	  "LittleEndian"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "MATLAB Host"
	  TargetUnknown		  off
	  ProdEqTarget		  off
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  8
	  Version		  "1.11.1"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  9
	  Version		  "1.11.1"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  10
	  Version		  "1.11.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  GenerateCodeMetricsReport off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      11
	      Version		      "1.11.1"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      12
	      Version		      "1.11.1"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      CodeExecutionProfiling  off
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 352, 105, 1248, 773 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    2
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Fcn
      Expr		      "sin(u[1])"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      GotoTagVisibility
      GotoTag		      "A"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "1"
      Phase		      "0"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SampleTime	      "0"
      FixptAsFi		      off
      NumInputs		      "1"
    }
  }
  System {
    Name		    "ddc_bpm_476_066"
    Location		    [143, 132, 1629, 806]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "1393"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      "12"
      Tag		      "genX"
      Ports		      []
      Position		      [1642, 87, 1692, 137]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      infoedit		      " System Generator"
      xilinxfamily	      "virtex6"
      part		      "xc6vlx240t"
      speed		      "-1"
      package		      "ff1156"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./netlistJTAG_COsim_ddc_bpm_476_066"
      proj_type		      "Project Navigator"
      Synth_file	      "XST Defaults"
      Impl_file		      "ISE Defaults"
      testbench		      on
      simulink_period	      "dt_sim"
      sysclk_period	      "10"
      dcm_input_clock_period  "10"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "840,296,464,470"
      block_type	      "sysgen"
      sg_icon_stat	      "50,50,0,0,token,white,0,58c5b5770fe5f7c311f53dbc6e73f0f6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 50 50 0 ],[1 1 1 ]"
      ");\npatch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.1"
      "55 36.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 3"
      "6.655 26.155 ],[0.698039 0.0313725 0.219608 ]);\npatch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.15"
      "5 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.15"
      "5 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);\nfprintf('','COMMENT: end icon graph"
      "ics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Channel0"
      SID		      "17"
      Ports		      [4, 4]
      Position		      [485, 187, 630, 313]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Channel0"
	Location		[192, 187, 1234, 746]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "ADC_in"
	  SID			  "18"
	  Position		  [125, 98, 155, 112]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DDS_valid_in"
	  SID			  "391"
	  Position		  [905, 323, 935, 337]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DDS_msine_in"
	  SID			  "393"
	  Position		  [905, 383, 935, 397]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DDS_cosine_in"
	  SID			  "392"
	  Position		  [905, 353, 935, 367]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Analysis"
	  SID			  "19"
	  Ports			  []
	  Position		  [265, 428, 305, 492]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Analysis"
	    Location		    [807, 180, 1439, 826]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Scope
	      Name		      "ADC_in1"
	      SID		      "341"
	      Ports		      [1]
	      Position		      [440, 84, 490, 146]
	      Floating		      off
	      Location		      [676, 188, 1352, 851]
	      Open		      off
	      NumInputPorts	      "1"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "-0.1"
	      YMax		      "0.1"
	      SaveName		      "ScopeData1"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "ADC_in_FPGA"
	      SID		      "20"
	      Ports		      [1]
	      Position		      [440, 174, 490, 236]
	      Floating		      off
	      Location		      [361, 151, 1037, 814]
	      Open		      off
	      NumInputPorts	      "1"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
	      }
	      List {
		ListType		ScopeGraphics
		FigureColor		"[0.5 0.5 0.5]"
		AxesColor		"[0 0 0]"
		AxesTickColor		"[1 1 1]"
		LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
		LineStyles		"-|-|-|-|-|-"
		LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
		MarkerStyles		"none|none|none|none|none|none"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "-0.25"
	      YMax		      "0.25"
	      SaveName		      "ScopeData3"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "BPF_ADC"
	      SID		      "21"
	      Ports		      [1]
	      Position		      [440, 254, 490, 316]
	      Floating		      off
	      Location		      [541, 98, 1217, 761]
	      Open		      off
	      NumInputPorts	      "1"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
	      }
	      List {
		ListType		ScopeGraphics
		FigureColor		"[0.5 0.5 0.5]"
		AxesColor		"[0 0 0]"
		AxesTickColor		"[1 1 1]"
		LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
		LineStyles		"-|-|-|-|-|-"
		LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
		MarkerStyles		"none|none|none|none|none|none"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "-0.25"
	      YMax		      "0.25"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "CORDIC"
	      SID		      "457"
	      Ports		      [2]
	      Position		      [440, 662, 500, 753]
	      Floating		      off
	      Location		      [474, 150, 1467, 813]
	      Open		      off
	      NumInputPorts	      "2"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
		axes2			"%<SignalLabel>"
	      }
	      List {
		ListType		ScopeGraphics
		FigureColor		"[0.5 0.5 0.5]"
		AxesColor		"[0 0 0]"
		AxesTickColor		"[1 1 1]"
		LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
		LineStyles		"-|-|-|-|-|-"
		LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
		MarkerStyles		"none|none|none|none|none|none"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "0.475054~-10"
	      YMax		      "0.52506~45"
	      SaveName		      "ScopeData5"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "DECIM_35"
	      SID		      "434"
	      Ports		      [2]
	      Position		      [435, 536, 495, 614]
	      Floating		      off
	      Location		      [158, 127, 834, 790]
	      Open		      off
	      NumInputPorts	      "2"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
		axes2			"%<SignalLabel>"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "0.440352~-0.0607492"
	      YMax		      "0.440353~-0.060745"
	      SaveName		      "ScopeData4"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      SID		      "24"
	      Position		      [15, 190, 130, 220]
	      GotoTag		      "ADC_IN_FPGA"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      SID		      "25"
	      Position		      [15, 271, 130, 299]
	      GotoTag		      "BPF_ADC_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From10"
	      SID		      "459"
	      Position		      [15, 714, 155, 746]
	      GotoTag		      "CORDIC_T_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      SID		      "342"
	      Position		      [15, 100, 130, 130]
	      GotoTag		      "ADC_IN"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      SID		      "398"
	      Position		      [15, 361, 130, 389]
	      GotoTag		      "MIX_I_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      SID		      "399"
	      Position		      [15, 431, 130, 459]
	      GotoTag		      "MIX_Q_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From5"
	      SID		      "435"
	      Position		      [15, 540, 145, 570]
	      GotoTag		      "DECIM_35_I_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From6"
	      SID		      "436"
	      Position		      [15, 580, 150, 610]
	      GotoTag		      "DECIM_35_Q_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From7"
	      SID		      "458"
	      Position		      [15, 670, 150, 700]
	      GotoTag		      "CORDIC_R_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From8"
	      SID		      "400"
	      Position		      [15, 396, 150, 424]
	      GotoTag		      "DDS_MSIN_FPGA_OUT"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From9"
	      SID		      "401"
	      Position		      [15, 466, 150, 494]
	      GotoTag		      "DDS_COS_FPGA_OUT"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      SID		      "345"
	      Ports		      [1, 1]
	      Position		      [225, 195, 285, 215]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      SID		      "346"
	      Ports		      [1, 1]
	      Position		      [225, 275, 285, 295]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "MIX"
	      SID		      "402"
	      Ports		      [4]
	      Position		      [430, 356, 500, 499]
	      Floating		      off
	      Location		      [531, 177, 1250, 956]
	      Open		      off
	      NumInputPorts	      "4"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
		axes4			"%<SignalLabel>"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "-0.1~-1.5~-0.002~-1.5"
	      YMax		      "1~1.5~0.00075~1.5"
	      SaveName		      "ScopeData2"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o10"
	      SID		      "403"
	      Ports		      [1, 1]
	      Position		      [230, 470, 290, 490]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o3"
	      SID		      "404"
	      Ports		      [1, 1]
	      Position		      [230, 365, 290, 385]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o4"
	      SID		      "405"
	      Ports		      [1, 1]
	      Position		      [230, 435, 290, 455]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o5"
	      SID		      "437"
	      Ports		      [1, 1]
	      Position		      [235, 545, 295, 565]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o6"
	      SID		      "438"
	      Ports		      [1, 1]
	      Position		      [235, 585, 295, 605]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o7"
	      SID		      "460"
	      Ports		      [1, 1]
	      Position		      [235, 675, 295, 695]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o8"
	      SID		      "461"
	      Ports		      [1, 1]
	      Position		      [235, 720, 295, 740]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o9"
	      SID		      "406"
	      Ports		      [1, 1]
	      Position		      [230, 400, 290, 420]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      DstBlock		      "ADC_in1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "BPF_ADC"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      DstBlock		      "ADC_in_FPGA"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o3"
	      SrcPort		      1
	      DstBlock		      "MIX"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o4"
	      SrcPort		      1
	      DstBlock		      "MIX"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From8"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o9"
	      SrcPort		      1
	      DstBlock		      "MIX"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From9"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o10"
	      SrcPort		      1
	      DstBlock		      "MIX"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o5"
	      SrcPort		      1
	      DstBlock		      "DECIM_35"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From5"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o6"
	      SrcPort		      1
	      DstBlock		      "DECIM_35"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From6"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o7"
	      SrcPort		      1
	      DstBlock		      "CORDIC"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From7"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o8"
	      SrcPort		      1
	      DstBlock		      "CORDIC"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From10"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o8"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "BPF_FPGA"
	  SID			  "45"
	  Ports			  [1, 3]
	  Position		  [605, 147, 715, 293]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIR Compiler 6.3 "
	  SourceType		  "Xilinx FIR Compiler 6.3 Block"
	  coefficientvector	  "Hbpf_adc.Numerator"
	  coefficient_sets	  "1"
	  coefficient_reload	  off
	  filter_type		  "Single_Rate"
	  rate_change_type	  "Integer"
	  interpolation_rate	  "1"
	  decimation_rate	  "1"
	  zero_pack_factor	  "1"
	  channel_sequence	  "Basic"
	  number_channels	  "1"
	  pattern_list		  "'P4-0,P4-1,P4-2,P4-3,P4-4'"
	  number_paths		  "1"
	  infoedit		  "Maximum Possible : Maximizes oversampling rate. Abstracted input handshake (no s_data_tvalid) and auto"
	  "matic rate propagation.<br>Hardware Oversampling Rate : Specifies oversampling rate relative to the input sample pe"
	  "riod. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Sample Period : Specifies ab"
	  "solute oversampling rate. No input handshake abstraction (exposes s_data_tvalid) and no rate propagation."
	  ratespecification	  "Hardware_Oversampling_Rate"
	  sampleperiod		  "94"
	  hardwareoversamplingrate "1"
	  coefficient_sign	  "Signed"
	  quantization		  "Quantize_Only"
	  coefficient_width	  "16"
	  bestprecision		  off
	  coefficient_fractional_bits "17"
	  coefficient_structure	  "Inferred"
	  output_rounding_mode	  "Full_Precision"
	  output_width		  "34"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  filter_architecture	  "Systolic_Multiply_Accumulate"
	  optimization_goal	  "Area"
	  data_buffer_type	  "Automatic"
	  coefficient_buffer_type "Automatic"
	  input_buffer_type	  "Automatic"
	  output_buffer_type	  "Automatic"
	  preference_for_other_storage "Automatic"
	  multi_column_support	  "Automatic"
	  columnconfig		  "'41'"
	  inter_column_pipe_length "4"
	  data_has_tlast	  "Not_Required"
	  m_data_has_tready	  off
	  s_data_has_fifo	  off
	  s_data_has_tuser	  "Not_Required"
	  m_data_has_tuser	  "Not_Required"
	  s_config_sync_mode	  "On_Vector"
	  s_config_method	  "Single"
	  num_reload_slots	  "1"
	  has_aclken		  off
	  has_aresetn		  off
	  infoeditControl	  "ARESETn must be asserted for a minmum of 2 cycles"
	  trim_axipin_name	  on
	  passband_min		  "0.0"
	  passband_max		  "0.5"
	  stopband_min		  "0.5"
	  stopband_max		  "1.0"
	  filter_selection	  "1"
	  gui_behaviour		  "Sysgen_GUI"
	  data_sign		  "Signed"
	  data_width		  "16"
	  data_fractional_bits	  "0"
	  data_tuser_width	  "1"
	  wrapper_available	  "true"
	  ip_wrap_arbitrary_binary_point "true"
	  simulation_type	  "external_xfix"
	  simulation_model	  "firv6_3_CModel:firv6_3_cmodel"
	  ip_name		  "FIR Compiler"
	  ip_version		  "6.3"
	  dsptool_ready		  "true"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  ipcore_xco_need_fpga_part "true"
	  port_translation_map	  "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	  run_core_at_system_period "true"
	  ipcore_fpga_part	  "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
	  has_advanced_control	  "0"
	  sggui_pos		  "633,98,644,506"
	  block_type		  "fir_compiler_v6_3"
	  sg_icon_stat		  "110,146,1,3,white,blue,0,f63fefcf,right,,[2 ],[2 3 3 ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[122 24 24 122 ],[5.466667e-001 5."
	  "800000e-001 6.400000e-001 ]);\npatch([107 107 110 110 ],[140 106 106 140 ],[5.466667e-001 5.800000e-001 6.400000e-0"
	  "01 ]);\npatch([107 107 110 110 ],[90 6 6 90 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([3 106 106 3 3 "
	  "],[0 0 146 146 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 106 106 3 3 ],[0 0 146 146 0 ]);\n\n\npa"
	  "tch([21.625 43.3 58.3 73.3 88.3 58.3 36.625 21.625 ],[89.65 89.65 104.65 89.65 104.65 104.65 104.65 89.65 ],[1 1 1 "
	  "]);\npatch([36.625 58.3 43.3 21.625 36.625 ],[74.65 74.65 89.65 89.65 74.65 ],[0.931 0.946 0.973 ]);\npatch([21.625"
	  " 43.3 58.3 36.625 21.625 ],[59.65 59.65 74.65 74.65 59.65 ],[1 1 1 ]);\npatch([36.625 88.3 73.3 58.3 43.3 21.625 36"
	  ".625 ],[44.65 44.65 59.65 44.65 59.65 59.65 44.65 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics'"
	  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tdata  ');\ncolor('black')"
	  ";port_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  data_tvalid  ');\ncolor('black'"
	  ");port_label('output',3,'  data_tdata  ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  SID			  "348"
	  Ports			  [0, 1]
	  Position		  [985, 290, 1020, 310]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "1"
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "24"
	  bin_pt		  "22"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "dt_sim"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "171,253,336,431"
	  block_type		  "constant"
	  sg_icon_stat		  "35,20,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,"
	  "'1');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  SID			  "389"
	  Ports			  [0, 1]
	  Position		  [985, 211, 1020, 229]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed (2's comp)"
	  n_bits		  "25"
	  bin_pt		  "23"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "dt_sim"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "171,253,336,431"
	  block_type		  "constant"
	  sg_icon_stat		  "35,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 18 18 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[11.22 11.22 1"
	  "3.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[9.22 9.22 11.22 11.22 9.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([14"
	  ".55 21.44 19.44 17.44 15.44 12.55 14.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  SID			  "48"
	  Ports			  [1, 1]
	  Position		  [740, 255, 785, 285]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "25"
	  bin_pt		  "23"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Flag as error"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "712,165,457,562"
	  block_type		  "convert"
	  sg_icon_stat		  "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cas"
	  "t');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DataReg_En"
	  SID			  "49"
	  Ports			  [2, 2]
	  Position		  [845, 260, 895, 300]
	  BackgroundColor	  "lightBlue"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "DataReg_En"
	    Location		    [783, 207, 1499, 864]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Din"
	      SID		      "50"
	      Position		      [65, 98, 95, 112]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "51"
	      Position		      [65, 243, 95, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "52"
	      Ports		      [2, 1]
	      Position		      [420, 92, 465, 143]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('ou"
	      "tput',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      SID		      "53"
	      Ports		      [1, 1]
	      Position		      [420, 224, 465, 276]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,52,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 52 52 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 52 52 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32."
	      "66 32.66 38.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 3"
	      "2.66 32.66 26.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}',"
	      "'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Dout"
	      SID		      "54"
	      Position		      [580, 113, 610, 127]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Valid"
	      SID		      "55"
	      Position		      [580, 243, 610, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Din"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [240, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -120]
		DstBlock		"Register"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility1"
	  SID			  "411"
	  Position		  [260, 537, 306, 562]
	  GotoTag		  "MIX_Q_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility2"
	  SID			  "412"
	  Position		  [260, 597, 306, 622]
	  GotoTag		  "MIX_I_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility29"
	  SID			  "79"
	  Position		  [45, 537, 91, 562]
	  GotoTag		  "ADC_IN"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility3"
	  SID			  "432"
	  Position		  [335, 537, 381, 562]
	  GotoTag		  "DECIM_35_Q_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility30"
	  SID			  "81"
	  Position		  [115, 537, 161, 562]
	  GotoTag		  "ADC_IN_FPGA"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility31"
	  SID			  "82"
	  Position		  [185, 537, 231, 562]
	  GotoTag		  "BPF_ADC_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility4"
	  SID			  "433"
	  Position		  [335, 597, 381, 622]
	  GotoTag		  "DECIM_35_I_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility5"
	  SID			  "455"
	  Position		  [410, 537, 456, 562]
	  GotoTag		  "CORDIC_T_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility6"
	  SID			  "456"
	  Position		  [410, 597, 456, 622]
	  GotoTag		  "CORDIC_R_FPGA_OUT"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "89"
	  Position		  [250, 207, 325, 233]
	  BlockMirror		  on
	  GotoTag		  "ADC_IN"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  SID			  "407"
	  Position		  [1070, 431, 1195, 459]
	  BlockMirror		  on
	  GotoTag		  "MIX_I_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  SID			  "408"
	  Position		  [1065, 166, 1190, 194]
	  BlockMirror		  on
	  GotoTag		  "MIX_Q_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  SID			  "444"
	  Position		  [990, 554, 1125, 586]
	  BlockMirror		  on
	  GotoTag		  "CORDIC_T_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto15"
	  SID			  "445"
	  Position		  [995, 840, 1135, 870]
	  BlockMirror		  on
	  GotoTag		  "CORDIC_R_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "94"
	  Position		  [370, 116, 495, 144]
	  BlockMirror		  on
	  GotoTag		  "ADC_IN_FPGA"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  SID			  "428"
	  Position		  [1300, 370, 1445, 400]
	  BlockMirror		  on
	  GotoTag		  "DECIM_35_I_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  SID			  "429"
	  Position		  [1295, 160, 1455, 190]
	  BlockMirror		  on
	  GotoTag		  "DECIM_35_Q_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  SID			  "97"
	  Position		  [820, 191, 945, 219]
	  BlockMirror		  on
	  GotoTag		  "BPF_ADC_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Mixer"
	  SID			  "349"
	  Ports			  [6, 3]
	  Position		  [1050, 220, 1140, 410]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Mixer"
	    Location		    [209, 262, 1387, 802]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din_q"
	      SID		      "350"
	      Position		      [75, 308, 105, 322]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din_i"
	      SID		      "351"
	      Position		      [75, 463, 105, 477]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "352"
	      Position		      [75, 393, 105, 407]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dds_valid"
	      SID		      "385"
	      Position		      [75, 23, 105, 37]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dds_cosine"
	      SID		      "386"
	      Position		      [75, 148, 105, 162]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dds_msine"
	      SID		      "387"
	      Position		      [75, 83, 105, 97]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ComplexMult"
	      SID		      "353"
	      Ports		      [6, 3]
	      Position		      [640, 32, 765, 288]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Complex Multiplier 5.0 "
	      SourceType	      "Xilinx Complex Multiplier 5.0  Block"
	      hasatlast		      off
	      hasatuser		      off
	      atuserwidth	      "1"
	      hasbtlast		      off
	      hasbtuser		      off
	      btuserwidth	      "1"
	      multtype		      "Use_Mults"
	      optimizegoal	      "Performance"
	      flowcontrol	      "NonBlocking"
	      outputwidth	      "25"
	      roundmode		      "Truncate"
	      hasctrltlast	      off
	      hasctrltuser	      off
	      ctrltuserwidth	      "1"
	      outtlastbehv	      "Null"
	      latencyconfig	      "Manual"
	      minimumlatency	      "6"
	      aclken		      off
	      aresetn		      off
	      trim_axipin_name	      on
	      aportwidth	      "63"
	      bportwidth	      "63"
	      ip_name		      "Complex Multiplier"
	      ip_version	      "5.0"
	      dsptool_ready	      "true"
	      ipcore_usecache	      "true"
	      ipcore_useipmodelcache  "true"
	      ipcore_verbose	      "false"
	      ipcore_latency_parameter "'minimumlatency'"
	      wrapper_available	      "true"
	      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst'}"
	      structural_sim	      "false"
	      has_advanced_control    "0"
	      sggui_pos		      "692,204,336,532"
	      block_type	      "cmpy_v5_0"
	      sg_icon_stat	      "125,256,6,3,white,blue,0,7e63527f,right,,[2 2 2 3 3 3 ],[4 4 4 ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[242 134 134 242 ],[6.0250"
	      "00e-001 6.400000e-001 7.075000e-001 ]);\npatch([0 0 3 3 ],[122 14 14 122 ],[4.350000e-001 4.600000e-001 5.05000"
	      "0e-001 ]);\npatch([122 122 125 125 ],[242 14 14 242 ],[2.675000e-001 2.800000e-001 3.025000e-001 ]);\npatch([3 "
	      "121 121 3 3 ],[0 0 256 256 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 121 121 3 3 ],[0 0 256 2"
	      "56 0 ]);\n\n\npatch([24.175 48.74 65.74 82.74 99.74 65.74 41.175 24.175 ],[146.87 146.87 163.87 146.87 163.87 1"
	      "63.87 163.87 146.87 ],[1 1 1 ]);\npatch([41.175 65.74 48.74 24.175 41.175 ],[129.87 129.87 146.87 146.87 129.87"
	      " ],[0.931 0.946 0.973 ]);\npatch([24.175 48.74 65.74 41.175 24.175 ],[112.87 112.87 129.87 129.87 112.87 ],[1 1"
	      " 1 ]);\npatch([41.175 99.74 82.74 65.74 48.74 24.175 41.175 ],[95.87 95.87 112.87 95.87 112.87 112.87 95.87 ],["
	      "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	      "r('black');port_label('input',1,'  a_tvalid  ');\ncolor('black');port_label('input',2,'  a_tdata_imag  ');\ncol"
	      "or('black');port_label('input',3,'  a_tdata_real  ');\ncolor('black');port_label('input',4,'  b_tvalid  ');\nco"
	      "lor('black');port_label('input',5,'  b_tdata_imag  ');\ncolor('black');port_label('input',6,'  b_tdata_real  ')"
	      ";\ncolor('black');port_label('output',1,'  dout_tvalid  ');\ncolor('black');port_label('output',2,'  dout_tdata"
	      "_imag  ');\ncolor('black');port_label('output',3,'  dout_tdata_real  ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "354"
	      Ports		      [1, 1]
	      Position		      [900, 233, 930, 257]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "25"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "357,175,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      SID		      "355"
	      Ports		      [1, 1]
	      Position		      [900, 148, 930, 172]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "25"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "357,175,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "DataReg_En"
	      SID		      "357"
	      Ports		      [2, 2]
	      Position		      [340, 301, 415, 359]
	      BackgroundColor	      "lightBlue"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"DataReg_En"
		Location		[783, 207, 1499, 864]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Din"
		  SID			  "358"
		  Position		  [65, 98, 95, 112]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  SID			  "359"
		  Position		  [65, 243, 95, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "360"
		  Ports			  [2, 1]
		  Position		  [420, 92, 465, 143]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31.66 31.66 3"
		  "7.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 31.66 31.66 25"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('bla"
		  "ck');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "361"
		  Ports			  [1, 1]
		  Position		  [420, 224, 465, 276]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,52,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 52 52 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 52 52 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32.66 32.66 3"
		  "8.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 32.66 32.66 26"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Dout"
		  SID			  "362"
		  Position		  [580, 113, 610, 127]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  SID			  "363"
		  Position		  [580, 243, 610, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Din"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "Dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "Valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [240, 0]
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -120]
		    DstBlock		    "Register"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "DataReg_En1"
	      SID		      "364"
	      Ports		      [2, 2]
	      Position		      [345, 456, 420, 514]
	      BackgroundColor	      "lightBlue"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"DataReg_En1"
		Location		[460, 74, 1389, 772]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Din"
		  SID			  "365"
		  Position		  [65, 98, 95, 112]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  SID			  "366"
		  Position		  [65, 243, 95, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "367"
		  Ports			  [2, 1]
		  Position		  [420, 92, 465, 143]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31.66 31.66 3"
		  "7.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 31.66 31.66 25"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('bla"
		  "ck');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "368"
		  Ports			  [1, 1]
		  Position		  [420, 224, 465, 276]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,52,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 52 52 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 52 52 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32.66 32.66 3"
		  "8.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 32.66 32.66 26"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Dout"
		  SID			  "369"
		  Position		  [580, 113, 610, 127]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  SID			  "370"
		  Position		  [580, 243, 610, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [260, 0]
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -120]
		    DstBlock		    "Register"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "Valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "Dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Din"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "371"
	      Ports		      [1, 1]
	      Position		      [495, 304, 530, 326]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p. If register retiming is enabled, the delay line is a chain of flip-flops."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[7 14 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,268"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"b_i"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "372"
	      Ports		      [1, 1]
	      Position		      [495, 459, 530, 481]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p. If register retiming is enabled, the delay line is a chain of flip-flops."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[7 14 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,268"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"b_r"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      SID		      "373"
	      Ports		      [2, 1]
	      Position		      [240, 83, 270, 112]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 "
	      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 1"
	      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('input',2,'en');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"a_i"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      SID		      "374"
	      Ports		      [2, 1]
	      Position		      [240, 148, 270, 177]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 "
	      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 1"
	      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('input',2,'en');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"a_r"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      SID		      "375"
	      Ports		      [2, 1]
	      Position		      [975, 153, 1005, 182]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 "
	      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 1"
	      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('input',2,'en');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      SID		      "376"
	      Ports		      [2, 1]
	      Position		      [980, 238, 1010, 267]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 "
	      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 1"
	      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('input',2,'en');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "380"
	      Ports		      [1, 1]
	      Position		      [820, 149, 855, 171]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      off
	      arith_type	      "Unsigned"
	      force_bin_pt	      off
	      bin_pt		      "22"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      SID		      "381"
	      Ports		      [1, 1]
	      Position		      [820, 234, 855, 256]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      off
	      arith_type	      "Unsigned"
	      force_bin_pt	      off
	      bin_pt		      "22"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      "382"
	      Position		      [1040, 163, 1070, 177]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "I"
	      SID		      "383"
	      Position		      [1040, 248, 1070, 262]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      SID		      "384"
	      Position		      [445, 493, 475, 507]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din_q"
	      SrcPort		      1
	      DstBlock		      "DataReg_En"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DataReg_En"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din_i"
	      SrcPort		      1
	      DstBlock		      "DataReg_En1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DataReg_En1"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [210, 0]
	      Branch {
		Points			[0, -55]
		DstBlock		"DataReg_En"
		DstPort			2
	      }
	      Branch {
		Points			[0, 100]
		DstBlock		"DataReg_En1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "dds_cosine"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dds_msine"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "a_r"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [295, 0; 0, -25]
	      DstBlock		      "ComplexMult"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	    Line {
	      Name		      "a_i"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "ComplexMult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ComplexMult"
	      SrcPort		      2
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ComplexMult"
	      SrcPort		      3
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ComplexMult"
	      SrcPort		      1
	      Points		      [20, 0; 0, 100]
	      Branch {
		Points			[0, 85]
		DstBlock		"Delay7"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay6"
		DstPort			2
	      }
	    }
	    Line {
	      Name		      "b_r"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [55, 0; 0, -210]
	      DstBlock		      "ComplexMult"
	      DstPort		      6
	    }
	    Line {
	      Name		      "b_i"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [35, 0; 0, -95]
	      DstBlock		      "ComplexMult"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "DataReg_En"
	      SrcPort		      2
	      Points		      [45, 0; 0, -165]
	      DstBlock		      "ComplexMult"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "I"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DataReg_En1"
	      SrcPort		      2
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Delay7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "Delay6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dds_valid"
	      SrcPort		      1
	      Points		      [70, 0; 0, 30]
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Delay2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 65]
		  DstBlock		  "Delay3"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"ComplexMult"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  SID			  "134"
	  Ports			  [1, 1]
	  Position		  [545, 204, 575, 236]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "230,349,348,192"
	  block_type		  "register"
	  sg_icon_stat		  "30,32,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 32 32 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[20.44 20.44 24.44 "
	  "20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 20.44 16.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register4"
	  SID			  "446"
	  Ports			  [2, 1]
	  Position		  [1155, 616, 1185, 649]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,33,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 33 33 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 33 33 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[20.44 20.44 24.44 "
	  "20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 20.44 16.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register5"
	  SID			  "447"
	  Ports			  [2, 1]
	  Position		  [1155, 766, 1185, 799]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,33,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 33 33 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 33 33 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[20.44 20.44 24.44 "
	  "20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 20.44 16.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register6"
	  SID			  "448"
	  Ports			  [1, 1]
	  Position		  [1155, 678, 1185, 712]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,34,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 34 34 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 34 34 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 "
	  "21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.44 17.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  SID			  "449"
	  Ports			  [1, 1]
	  Position		  [1055, 614, 1090, 636]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  off
	  arith_type		  "Unsigned"
	  force_bin_pt		  off
	  bin_pt		  "18"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  SID			  "450"
	  Ports			  [1, 1]
	  Position		  [1055, 729, 1090, 751]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  off
	  arith_type		  "Unsigned"
	  force_bin_pt		  off
	  bin_pt		  "19"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "142"
	  Position		  [740, 165, 750, 175]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "430"
	  Position		  [1390, 260, 1400, 270]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "1375"
	  Position		  [910, 285, 920, 295]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "410"
	  Position		  [1155, 375, 1165, 385]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "462"
	  Position		  [1055, 105, 1065, 115]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  "463"
	  Position		  [1365, 850, 1375, 860]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  SID			  "464"
	  Position		  [1310, 440, 1320, 450]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "465"
	  Position		  [1305, 105, 1315, 115]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  SID			  "475"
	  Position		  [1610, 180, 1620, 190]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator9"
	  SID			  "467"
	  Position		  [1610, 105, 1620, 115]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adc_ch0_i"
	  SID			  "152"
	  Ports			  [1, 1]
	  Position		  [430, 210, 495, 230]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "15"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "dt_sim"
	  dbl_ovrd		  off
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "508,0,348,645"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bpf_ch0_o"
	  SID			  "468"
	  Ports			  [1, 1]
	  Position		  [980, 100, 1040, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "decim35"
	  SID			  "413"
	  Ports			  [2, 4]
	  Position		  [1290, 215, 1375, 345]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "decim35"
	    Location		    [472, 414, 1306, 791]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Q_in"
	      SID		      "414"
	      Position		      [20, 71, 55, 89]
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "I_in"
	      SID		      "415"
	      Position		      [20, 230, 55, 250]
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "416"
	      Ports		      [1, 1]
	      Position		      [390, 88, 420, 112]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "25"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "696,164,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      SID		      "417"
	      Ports		      [1, 1]
	      Position		      [390, 248, 420, 272]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "25"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "357,175,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FIR_decim_35_tbt_I"
	      SID		      "440"
	      Ports		      [1, 3]
	      Position		      [120, 209, 265, 271]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/FIR Compiler 6.2 "
	      SourceType	      "Xilinx FIR Compiler 6.2 Block"
	      coefficientvector	      "Hpoly_35.Numerator"
	      coefficient_sets	      "1"
	      filter_type	      "Decimation"
	      rate_change_type	      "Integer"
	      interpolation_rate      "1"
	      decimation_rate	      "35"
	      number_channels	      "1"
	      infoedit		      "Maximum Possible : Maximizes oversampling rate. Abstracted input handshake (no s_data_tvalid) "
	      "and automatic rate propagation.<br>Hardware Oversampling Rate : Specifies oversampling rate relative to the inp"
	      "ut sample period. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Sample Perio"
	      "d : Specifies absolute oversampling rate. No input handshake abstraction (exposes s_data_tvalid) and no rate pr"
	      "opagation."
	      ratespecification	      "Maximum_Possible"
	      sampleperiod	      "1"
	      hardwareoversamplingrate "1"
	      filter_architecture     "Systolic_Multiply_Accumulate"
	      coefficient_reload      off
	      coefficient_sign	      "Signed"
	      quantization	      "Quantize_Only"
	      coefficient_width	      "16"
	      bestprecision	      on
	      coefficient_fractional_bits "20"
	      coefficient_structure   "Inferred"
	      number_paths	      "1"
	      output_rounding_mode    "Full_Precision"
	      output_width	      "37"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      optimization_goal	      "Area"
	      data_has_tlast	      "Not_Required"
	      m_data_has_tready	      off
	      s_data_has_fifo	      off
	      s_data_has_tuser	      "Not_Required"
	      m_data_has_tuser	      "Not_Required"
	      s_config_sync_mode      "On_Vector"
	      s_config_method	      "Single"
	      num_reload_slots	      "1"
	      has_aclken	      off
	      has_aresetn	      off
	      multi_column_support    "Disabled"
	      columnconfig	      "'14'"
	      inter_column_pipe_length "4"
	      data_buffer_type	      "Automatic"
	      coefficient_buffer_type "Automatic"
	      input_buffer_type	      "Automatic"
	      output_buffer_type      "Automatic"
	      preference_for_other_storage "Automatic"
	      trim_axipin_name	      on
	      passband_min	      "0.0"
	      passband_max	      "0.5"
	      stopband_min	      "0.5"
	      stopband_max	      "1.0"
	      filter_selection	      "1"
	      gui_behaviour	      "Sysgen_GUI"
	      data_sign		      "Signed"
	      data_width	      "16"
	      data_fractional_bits    "0"
	      wrapper_available	      "true"
	      ip_wrap_arbitrary_binary_point "true"
	      ip_name		      "FIR Compiler"
	      ip_version	      "6.2"
	      dsptool_ready	      "true"
	      ipcore_usecache	      "true"
	      ipcore_useipmodelcache  "true"
	      ipcore_xco_need_fpga_part	"true"
	      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	      run_core_at_system_period	"true"
	      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
	      structural_sim	      "false"
	      has_advanced_control    "0"
	      sggui_pos		      "172,83,549,592"
	      block_type	      "fir_compiler_v6_2"
	      sg_icon_stat	      "145,62,1,3,white,blue,0,f63fefcf,right,,[2 ],[2 3 3 ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[52 10 10 52 ],[5.466667e-"
	      "001 5.800000e-001 6.400000e-001 ]);\npatch([142 142 145 145 ],[58 44 44 58 ],[5.466667e-001 5.800000e-001 6.400"
	      "000e-001 ]);\npatch([142 142 145 145 ],[38 4 4 38 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([3 14"
	      "1 141 3 3 ],[0 0 62 62 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 141 141 3 3 ],[0 0 62 62 0 ]"
	      ");\n\n\npatch([54.2 65.76 73.76 81.76 89.76 73.76 62.2 54.2 ],[39.88 39.88 47.88 39.88 47.88 47.88 47.88 39.88 "
	      "],[1 1 1 ]);\npatch([62.2 73.76 65.76 54.2 62.2 ],[31.88 31.88 39.88 39.88 31.88 ],[0.931 0.946 0.973 ]);\npatc"
	      "h([54.2 65.76 73.76 62.2 54.2 ],[23.88 23.88 31.88 31.88 23.88 ],[1 1 1 ]);\npatch([62.2 89.76 81.76 73.76 65.7"
	      "6 54.2 62.2 ],[15.88 15.88 23.88 15.88 23.88 23.88 15.88 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end ico"
	      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tdata  ');\n"
	      "color('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  data_tvalid  "
	      "');\ncolor('black');port_label('output',3,'  data_tdata  ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FIR_decim_35_tbt_Q"
	      SID		      "439"
	      Ports		      [1, 3]
	      Position		      [120, 46, 260, 114]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/FIR Compiler 6.2 "
	      SourceType	      "Xilinx FIR Compiler 6.2 Block"
	      coefficientvector	      "Hpoly_35.Numerator"
	      coefficient_sets	      "1"
	      filter_type	      "Decimation"
	      rate_change_type	      "Integer"
	      interpolation_rate      "1"
	      decimation_rate	      "35"
	      number_channels	      "1"
	      infoedit		      "Maximum Possible : Maximizes oversampling rate. Abstracted input handshake (no s_data_tvalid) "
	      "and automatic rate propagation.<br>Hardware Oversampling Rate : Specifies oversampling rate relative to the inp"
	      "ut sample period. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Sample Perio"
	      "d : Specifies absolute oversampling rate. No input handshake abstraction (exposes s_data_tvalid) and no rate pr"
	      "opagation."
	      ratespecification	      "Maximum_Possible"
	      sampleperiod	      "1"
	      hardwareoversamplingrate "1"
	      filter_architecture     "Systolic_Multiply_Accumulate"
	      coefficient_reload      off
	      coefficient_sign	      "Signed"
	      quantization	      "Quantize_Only"
	      coefficient_width	      "16"
	      bestprecision	      on
	      coefficient_fractional_bits "20"
	      coefficient_structure   "Inferred"
	      number_paths	      "1"
	      output_rounding_mode    "Full_Precision"
	      output_width	      "37"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      optimization_goal	      "Area"
	      data_has_tlast	      "Not_Required"
	      m_data_has_tready	      off
	      s_data_has_fifo	      off
	      s_data_has_tuser	      "Not_Required"
	      m_data_has_tuser	      "Not_Required"
	      s_config_sync_mode      "On_Vector"
	      s_config_method	      "Single"
	      num_reload_slots	      "1"
	      has_aclken	      off
	      has_aresetn	      off
	      multi_column_support    "Disabled"
	      columnconfig	      "'14'"
	      inter_column_pipe_length "4"
	      data_buffer_type	      "Automatic"
	      coefficient_buffer_type "Automatic"
	      input_buffer_type	      "Automatic"
	      output_buffer_type      "Automatic"
	      preference_for_other_storage "Automatic"
	      trim_axipin_name	      on
	      passband_min	      "0.0"
	      passband_max	      "0.5"
	      stopband_min	      "0.5"
	      stopband_max	      "1.0"
	      filter_selection	      "1"
	      gui_behaviour	      "Sysgen_GUI"
	      data_sign		      "Signed"
	      data_width	      "16"
	      data_fractional_bits    "0"
	      wrapper_available	      "true"
	      ip_wrap_arbitrary_binary_point "true"
	      ip_name		      "FIR Compiler"
	      ip_version	      "6.2"
	      dsptool_ready	      "true"
	      ipcore_usecache	      "true"
	      ipcore_useipmodelcache  "true"
	      ipcore_xco_need_fpga_part	"true"
	      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	      run_core_at_system_period	"true"
	      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
	      structural_sim	      "false"
	      has_advanced_control    "0"
	      sggui_pos		      "172,83,549,592"
	      block_type	      "fir_compiler_v6_2"
	      sg_icon_stat	      "140,68,1,3,white,blue,0,f63fefcf,right,,[2 ],[2 3 3 ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[57 11 11 57 ],[5.466667e-"
	      "001 5.800000e-001 6.400000e-001 ]);\npatch([137 137 140 140 ],[61 47 47 61 ],[5.466667e-001 5.800000e-001 6.400"
	      "000e-001 ]);\npatch([137 137 140 140 ],[41 7 7 41 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([3 13"
	      "6 136 3 3 ],[0 0 68 68 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 136 136 3 3 ],[0 0 68 68 0 ]"
	      ");\n\n\npatch([49.975 62.98 71.98 80.98 89.98 71.98 58.975 49.975 ],[43.99 43.99 52.99 43.99 52.99 52.99 52.99 "
	      "43.99 ],[1 1 1 ]);\npatch([58.975 71.98 62.98 49.975 58.975 ],[34.99 34.99 43.99 43.99 34.99 ],[0.931 0.946 0.9"
	      "73 ]);\npatch([49.975 62.98 71.98 58.975 49.975 ],[25.99 25.99 34.99 34.99 25.99 ],[1 1 1 ]);\npatch([58.975 89"
	      ".98 80.98 71.98 62.98 49.975 58.975 ],[16.99 16.99 25.99 16.99 25.99 25.99 16.99 ],[0.931 0.946 0.973 ]);\nfpri"
	      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
	      "t',1,'  data_tdata  ');\ncolor('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('o"
	      "utput',2,'  data_tvalid  ');\ncolor('black');port_label('output',3,'  data_tdata  ');\nfprintf('','COMMENT: end"
	      " icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "420"
	      Ports		      [1, 1]
	      Position		      [310, 89, 345, 111]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      off
	      arith_type	      "Unsigned"
	      force_bin_pt	      off
	      bin_pt		      "43"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      SID		      "421"
	      Ports		      [1, 1]
	      Position		      [310, 249, 345, 271]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      off
	      arith_type	      "Unsigned"
	      force_bin_pt	      off
	      bin_pt		      "43"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      "422"
	      Position		      [310, 215, 320, 225]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      SID		      "423"
	      Position		      [310, 55, 320, 65]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q_out"
	      SID		      "424"
	      Position		      [480, 93, 510, 107]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q_valid"
	      SID		      "425"
	      Position		      [480, 53, 510, 67]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "I_out"
	      SID		      "426"
	      Position		      [470, 253, 500, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "I_valid"
	      SID		      "427"
	      Position		      [470, 213, 500, 227]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "I_in"
	      SrcPort		      1
	      DstBlock		      "FIR_decim_35_tbt_I"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_I"
	      SrcPort		      2
	      Points		      [185, 0]
	      DstBlock		      "I_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Q_in"
	      SrcPort		      1
	      DstBlock		      "FIR_decim_35_tbt_Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_Q"
	      SrcPort		      2
	      Points		      [200, 0]
	      DstBlock		      "Q_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_I"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_Q"
	      SrcPort		      1
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_Q"
	      SrcPort		      3
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Q_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_I"
	      SrcPort		      3
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "I_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "mix_ch0_i_o"
	  SID			  "470"
	  Ports			  [1, 1]
	  Position		  [1235, 435, 1295, 455]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mix_ch0_q_o"
	  SID			  "471"
	  Ports			  [1, 1]
	  Position		  [1230, 100, 1290, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "poly35_ch0_i_o"
	  SID			  "474"
	  Ports			  [1, 1]
	  Position		  [1535, 175, 1595, 195]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "poly35_ch0_q_o"
	  SID			  "473"
	  Ports			  [1, 1]
	  Position		  [1535, 100, 1595, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rect2pol"
	  SID			  "443"
	  Ports			  [3, 3]
	  Position		  [720, 646, 935, 724]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/CORDIC 5.0 "
	  SourceType		  "Xilinx CORDIC 5.0 Block"
	  infoedit		  "CORDIC 5.0"
	  functional_selection	  "Translate"
	  architectural_configuration "Parallel"
	  pipelining_mode	  "Maximum"
	  data_format		  "SignedFraction"
	  phase_format		  "Radians"
	  input_width		  "25"
	  output_width		  "25"
	  round_mode		  "Nearest_Even"
	  iterations		  "0"
	  precision		  "0"
	  compensation_scaling	  "BRAM"
	  coarse_rotation	  on
	  aclken		  off
	  aresetn		  off
	  out_tready		  off
	  cartesian_has_tuser	  off
	  cartesian_has_tlast	  off
	  cartesian_tuser_width	  "1"
	  phase_has_tuser	  off
	  phase_has_tlast	  off
	  phase_tuser_width	  "1"
	  out_tlast_behv	  "Null"
	  flow_control		  "NonBlocking"
	  optimize_goal		  "Resources"
	  trim_axipin_name	  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  ip_name		  "CORDIC"
	  ip_version		  "5.0"
	  dsptool_ready		  "true"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  wrapper_available	  "true"
	  port_translation_map	  "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	  has_advanced_control	  "0"
	  sggui_pos		  "517,178,614,496"
	  block_type		  "cordic_v5_0"
	  sg_icon_stat		  "215,78,3,3,white,blue,0,852305f7,right,,[2 2 2 ],[3 3 3 ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[73 5 5 73 ],[5.466667e-001 5.8000"
	  "00e-001 6.400000e-001 ]);\npatch([211 211 215 215 ],[73 5 5 73 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npa"
	  "tch([4 210 210 4 4 ],[0 0 78 78 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([4 210 210 4 4 ],[0 0 78 7"
	  "8 0 ]);\n\n\npatch([82.525 98.42 109.42 120.42 131.42 109.42 93.525 82.525 ],[51.21 51.21 62.21 51.21 62.21 62.21 6"
	  "2.21 51.21 ],[1 1 1 ]);\npatch([93.525 109.42 98.42 82.525 93.525 ],[40.21 40.21 51.21 51.21 40.21 ],[0.931 0.946 0"
	  ".973 ]);\npatch([82.525 98.42 109.42 93.525 82.525 ],[29.21 29.21 40.21 40.21 29.21 ],[1 1 1 ]);\npatch([93.525 131"
	  ".42 120.42 109.42 98.42 82.525 93.525 ],[18.21 18.21 29.21 18.21 29.21 29.21 18.21 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "  cartesian_tvalid  ');\ncolor('black');port_label('input',2,'  cartesian_tdata_imag  ');\ncolor('black');port_labe"
	  "l('input',3,'  cartesian_tdata_real  ');\ncolor('black');port_label('output',1,'  dout_tvalid  ');\ncolor('black');"
	  "port_label('output',2,'  dout_tdata_phase  ');\ncolor('black');port_label('output',3,'  dout_tdata_real  ');\nfprin"
	  "tf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "tbt_amp_ch0_o"
	  SID			  "469"
	  Ports			  [1, 1]
	  Position		  [1290, 845, 1350, 865]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc_ch0_dbg"
	  SID			  "178"
	  Position		  [545, 298, 575, 312]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Amp F"
	  SID			  "452"
	  Position		  [1280, 778, 1310, 792]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Phase F"
	  SID			  "453"
	  Position		  [1280, 628, 1310, 642]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Valid F"
	  SID			  "454"
	  Position		  [1280, 688, 1310, 702]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "adc_ch0_i"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Register"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "adc_ch0_dbg"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -90]
	    DstBlock		    "Goto2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "BPF_FPGA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ADC_in"
	  SrcPort		  1
	  Points		  [195, 0; 0, 115]
	  Branch {
	    DstBlock		    "Goto1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "adc_ch0_i"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Mixer"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [5, 0; 0, 20]
	  DstBlock		  "Mixer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DDS_valid_in"
	  SrcPort		  1
	  DstBlock		  "Mixer"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "DDS_cosine_in"
	  SrcPort		  1
	  DstBlock		  "Mixer"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "DDS_msine_in"
	  SrcPort		  1
	  DstBlock		  "Mixer"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Mixer"
	  SrcPort		  2
	  Points		  [70, 0]
	  Branch {
	    DstBlock		    "decim35"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 130]
	    Branch {
	      DstBlock		      "Goto10"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "mix_ch0_i_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Mixer"
	  SrcPort		  3
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mixer"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    DstBlock		    "decim35"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -70]
	    Branch {
	      DstBlock		      "Goto11"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -70]
	      DstBlock		      "mix_ch0_q_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "decim35"
	  SrcPort		  3
	  Points		  [110, 0]
	  Branch {
	    Points		    [0, 0; 0, 90]
	    DstBlock		    "Goto3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [20, 0]
	    Branch {
	      Points		      [40, 0; 0, 205; -880, 0; 0, 210]
	      DstBlock		      "rect2pol"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, -110]
	      DstBlock		      "poly35_ch0_i_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "decim35"
	  SrcPort		  1
	  Points		  [110, 0]
	  Branch {
	    Points		    [40, 0; 0, 285; -845, 0; 0, 165]
	    DstBlock		    "rect2pol"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -60]
	    Branch {
	      DstBlock		      "Goto4"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -65]
	      DstBlock		      "poly35_ch0_q_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "decim35"
	  SrcPort		  2
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decim35"
	  SrcPort		  4
	  Points		  [130, 0; 0, 215; -810, 0; 0, 120]
	  DstBlock		  "rect2pol"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rect2pol"
	  SrcPort		  1
	  Points		  [35, 0; 0, 10]
	  Branch {
	    Points		    [145, 0; 0, -30]
	    DstBlock		    "Register4"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 25]
	    Branch {
	      Points		      [0, 95]
	      DstBlock		      "Register5"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Register6"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "rect2pol"
	  SrcPort		  2
	  Points		  [85, 0; 0, -60]
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rect2pol"
	  SrcPort		  3
	  Points		  [85, 0; 0, 30]
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register4"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Phase F"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "Goto14"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register5"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    DstBlock		    "Amp F"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    Branch {
	      DstBlock		      "Goto15"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "tbt_amp_ch0_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Register6"
	  SrcPort		  1
	  DstBlock		  "Valid F"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Register4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [25, 0; 0, 35]
	  DstBlock		  "Register5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bpf_ch0_o"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tbt_amp_ch0_o"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mix_ch0_i_o"
	  SrcPort		  1
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mix_ch0_q_o"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "poly35_ch0_q_o"
	  SrcPort		  1
	  DstBlock		  "Terminator9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "poly35_ch0_i_o"
	  SrcPort		  1
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BPF_FPGA"
	  SrcPort		  3
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "DataReg_En"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DataReg_En"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    DstBlock		    "Mixer"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -65]
	    Branch {
	      DstBlock		      "Goto9"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "bpf_ch0_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "BPF_FPGA"
	  SrcPort		  2
	  Points		  [85, 0; 0, 70]
	  DstBlock		  "DataReg_En"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DataReg_En"
	  SrcPort		  2
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BPF_FPGA"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Annotation {
	  Position		  [472, 225]
	}
	Annotation {
	  Position		  [192, 112]
	}
	Annotation {
	  Position		  [258, 119]
	}
	Annotation {
	  Position		  [277, 449]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Channel1"
      SID		      "476"
      Ports		      [4, 4]
      Position		      [485, 482, 630, 608]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Channel1"
	Location		[7, 164, 1278, 599]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "ADC_in"
	  SID			  "477"
	  Position		  [125, 98, 155, 112]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DDS_valid_in"
	  SID			  "478"
	  Position		  [905, 323, 935, 337]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DDS_msine_in"
	  SID			  "479"
	  Position		  [905, 383, 935, 397]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DDS_cosine_in"
	  SID			  "480"
	  Position		  [905, 353, 935, 367]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Analysis"
	  SID			  "481"
	  Ports			  []
	  Position		  [265, 428, 305, 492]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Analysis"
	    Location		    [807, 180, 1439, 826]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Scope
	      Name		      "ADC_in1"
	      SID		      "482"
	      Ports		      [1]
	      Position		      [440, 84, 490, 146]
	      Floating		      off
	      Location		      [676, 188, 1352, 851]
	      Open		      off
	      NumInputPorts	      "1"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "-0.1"
	      YMax		      "0.1"
	      SaveName		      "ScopeData1"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "ADC_in_FPGA"
	      SID		      "483"
	      Ports		      [1]
	      Position		      [440, 174, 490, 236]
	      Floating		      off
	      Location		      [168, 89, 844, 752]
	      Open		      off
	      NumInputPorts	      "1"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "-0.25"
	      YMax		      "0.25"
	      SaveName		      "ScopeData3"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "BPF_ADC"
	      SID		      "484"
	      Ports		      [1]
	      Position		      [440, 254, 490, 316]
	      Floating		      off
	      Location		      [541, 98, 1217, 761]
	      Open		      off
	      NumInputPorts	      "1"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "-0.25"
	      YMax		      "0.25"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "CORDIC"
	      SID		      "485"
	      Ports		      [2]
	      Position		      [440, 662, 500, 753]
	      Floating		      off
	      Location		      [485, 124, 1157, 787]
	      Open		      off
	      NumInputPorts	      "2"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
		axes2			"%<SignalLabel>"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "0~-10"
	      YMax		      "0.13~45"
	      SaveName		      "ScopeData5"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "DECIM_35"
	      SID		      "486"
	      Ports		      [2]
	      Position		      [435, 536, 495, 614]
	      Floating		      off
	      Location		      [158, 127, 834, 790]
	      Open		      off
	      NumInputPorts	      "2"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
		axes2			"%<SignalLabel>"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "2.60209e-018~-0.0607492"
	      YMax		      "0.0475~-0.060745"
	      SaveName		      "ScopeData4"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      SID		      "487"
	      Position		      [15, 190, 130, 220]
	      GotoTag		      "ADC_IN_FPGA"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      SID		      "488"
	      Position		      [15, 271, 130, 299]
	      GotoTag		      "BPF_ADC_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From10"
	      SID		      "489"
	      Position		      [15, 714, 155, 746]
	      GotoTag		      "CORDIC_T_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      SID		      "490"
	      Position		      [15, 100, 130, 130]
	      GotoTag		      "ADC_IN"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      SID		      "491"
	      Position		      [15, 361, 130, 389]
	      GotoTag		      "MIX_I_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      SID		      "492"
	      Position		      [15, 431, 130, 459]
	      GotoTag		      "MIX_Q_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From5"
	      SID		      "493"
	      Position		      [15, 540, 145, 570]
	      GotoTag		      "DECIM_35_I_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From6"
	      SID		      "494"
	      Position		      [15, 580, 150, 610]
	      GotoTag		      "DECIM_35_Q_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From7"
	      SID		      "495"
	      Position		      [15, 670, 150, 700]
	      GotoTag		      "CORDIC_R_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From8"
	      SID		      "496"
	      Position		      [15, 396, 150, 424]
	      GotoTag		      "DDS_MSIN_FPGA_OUT"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From9"
	      SID		      "497"
	      Position		      [15, 466, 150, 494]
	      GotoTag		      "DDS_COS_FPGA_OUT"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      SID		      "498"
	      Ports		      [1, 1]
	      Position		      [225, 195, 285, 215]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      SID		      "499"
	      Ports		      [1, 1]
	      Position		      [225, 275, 285, 295]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "MIX"
	      SID		      "500"
	      Ports		      [4]
	      Position		      [430, 356, 500, 499]
	      Floating		      off
	      Location		      [531, 177, 1250, 956]
	      Open		      off
	      NumInputPorts	      "4"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
		axes4			"%<SignalLabel>"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "-0.1~-1.5~-0.002~-1.5"
	      YMax		      "1~1.5~0.00075~1.5"
	      SaveName		      "ScopeData2"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o10"
	      SID		      "501"
	      Ports		      [1, 1]
	      Position		      [230, 470, 290, 490]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o3"
	      SID		      "502"
	      Ports		      [1, 1]
	      Position		      [230, 365, 290, 385]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o4"
	      SID		      "503"
	      Ports		      [1, 1]
	      Position		      [230, 435, 290, 455]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o5"
	      SID		      "504"
	      Ports		      [1, 1]
	      Position		      [235, 545, 295, 565]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o6"
	      SID		      "505"
	      Ports		      [1, 1]
	      Position		      [235, 585, 295, 605]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o7"
	      SID		      "506"
	      Ports		      [1, 1]
	      Position		      [235, 675, 295, 695]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o8"
	      SID		      "507"
	      Ports		      [1, 1]
	      Position		      [235, 720, 295, 740]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o9"
	      SID		      "508"
	      Ports		      [1, 1]
	      Position		      [230, 400, 290, 420]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      DstBlock		      "ADC_in1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "BPF_ADC"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      DstBlock		      "ADC_in_FPGA"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o3"
	      SrcPort		      1
	      DstBlock		      "MIX"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o4"
	      SrcPort		      1
	      DstBlock		      "MIX"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From8"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o9"
	      SrcPort		      1
	      DstBlock		      "MIX"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From9"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o10"
	      SrcPort		      1
	      DstBlock		      "MIX"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o5"
	      SrcPort		      1
	      DstBlock		      "DECIM_35"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From5"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o6"
	      SrcPort		      1
	      DstBlock		      "DECIM_35"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From6"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o7"
	      SrcPort		      1
	      DstBlock		      "CORDIC"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From7"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o8"
	      SrcPort		      1
	      DstBlock		      "CORDIC"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From10"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o8"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "BPF_FPGA"
	  SID			  "509"
	  Ports			  [1, 3]
	  Position		  [610, 148, 705, 292]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIR Compiler 6.3 "
	  SourceType		  "Xilinx FIR Compiler 6.3 Block"
	  coefficientvector	  "Hbpf_adc.Numerator"
	  coefficient_sets	  "1"
	  coefficient_reload	  off
	  filter_type		  "Single_Rate"
	  rate_change_type	  "Integer"
	  interpolation_rate	  "1"
	  decimation_rate	  "1"
	  zero_pack_factor	  "1"
	  channel_sequence	  "Basic"
	  number_channels	  "1"
	  pattern_list		  "'P4-0,P4-1,P4-2,P4-3,P4-4'"
	  number_paths		  "1"
	  infoedit		  "Maximum Possible : Maximizes oversampling rate. Abstracted input handshake (no s_data_tvalid) and auto"
	  "matic rate propagation.<br>Hardware Oversampling Rate : Specifies oversampling rate relative to the input sample pe"
	  "riod. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Sample Period : Specifies ab"
	  "solute oversampling rate. No input handshake abstraction (exposes s_data_tvalid) and no rate propagation."
	  ratespecification	  "Hardware_Oversampling_Rate"
	  sampleperiod		  "94"
	  hardwareoversamplingrate "1"
	  coefficient_sign	  "Signed"
	  quantization		  "Quantize_Only"
	  coefficient_width	  "16"
	  bestprecision		  off
	  coefficient_fractional_bits "17"
	  coefficient_structure	  "Inferred"
	  output_rounding_mode	  "Full_Precision"
	  output_width		  "34"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  filter_architecture	  "Systolic_Multiply_Accumulate"
	  optimization_goal	  "Area"
	  data_buffer_type	  "Automatic"
	  coefficient_buffer_type "Automatic"
	  input_buffer_type	  "Automatic"
	  output_buffer_type	  "Automatic"
	  preference_for_other_storage "Automatic"
	  multi_column_support	  "Automatic"
	  columnconfig		  "'41'"
	  inter_column_pipe_length "4"
	  data_has_tlast	  "Not_Required"
	  m_data_has_tready	  off
	  s_data_has_fifo	  off
	  s_data_has_tuser	  "Not_Required"
	  m_data_has_tuser	  "Not_Required"
	  s_config_sync_mode	  "On_Vector"
	  s_config_method	  "Single"
	  num_reload_slots	  "1"
	  has_aclken		  off
	  has_aresetn		  off
	  infoeditControl	  "ARESETn must be asserted for a minmum of 2 cycles"
	  trim_axipin_name	  on
	  passband_min		  "0.0"
	  passband_max		  "0.5"
	  stopband_min		  "0.5"
	  stopband_max		  "1.0"
	  filter_selection	  "1"
	  gui_behaviour		  "Sysgen_GUI"
	  data_sign		  "Signed"
	  data_width		  "16"
	  data_fractional_bits	  "0"
	  data_tuser_width	  "1"
	  wrapper_available	  "true"
	  ip_wrap_arbitrary_binary_point "true"
	  simulation_type	  "external_xfix"
	  simulation_model	  "firv6_3_CModel:firv6_3_cmodel"
	  ip_name		  "FIR Compiler"
	  ip_version		  "6.3"
	  dsptool_ready		  "true"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  ipcore_xco_need_fpga_part "true"
	  port_translation_map	  "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	  run_core_at_system_period "true"
	  ipcore_fpga_part	  "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
	  has_advanced_control	  "0"
	  sggui_pos		  "633,98,644,506"
	  block_type		  "fir_compiler_v6_3"
	  sg_icon_stat		  "95,144,1,3,white,blue,0,f63fefcf,right,,[2 ],[2 3 3 ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 2 2 ],[121 23 23 121 ],[5.466667e-001 5."
	  "800000e-001 6.400000e-001 ]);\npatch([93 93 95 95 ],[139 105 105 139 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]"
	  ");\npatch([93 93 95 95 ],[89 5 5 89 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([2 92 92 2 2 ],[0 0 144"
	  " 144 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([2 92 92 2 2 ],[0 0 144 144 0 ]);\n\n\npatch([18.075 "
	  "36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[86.43 86.43 99.43 86.43 99.43 99.43 99.43 86.43 ],[1 1 1 ]);\npatch("
	  "[31.075 49.86 36.86 18.075 31.075 ],[73.43 73.43 86.43 86.43 73.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49"
	  ".86 31.075 18.075 ],[60.43 60.43 73.43 73.43 60.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.07"
	  "5 ],[47.43 47.43 60.43 47.43 60.43 60.43 47.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tdata  ');\ncolor('black');por"
	  "t_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  data_tvalid  ');\ncolor('black');po"
	  "rt_label('output',3,'  data_tdata  ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  SID			  "510"
	  Ports			  [0, 1]
	  Position		  [985, 290, 1020, 310]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "1"
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "24"
	  bin_pt		  "22"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "dt_sim"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "171,253,336,431"
	  block_type		  "constant"
	  sg_icon_stat		  "35,20,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,"
	  "'1');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  SID			  "511"
	  Ports			  [0, 1]
	  Position		  [985, 211, 1020, 229]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed (2's comp)"
	  n_bits		  "25"
	  bin_pt		  "23"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "dt_sim"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "171,253,336,431"
	  block_type		  "constant"
	  sg_icon_stat		  "35,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 18 18 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[11.22 11.22 1"
	  "3.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[9.22 9.22 11.22 11.22 9.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([14"
	  ".55 21.44 19.44 17.44 15.44 12.55 14.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  SID			  "1366"
	  Ports			  [1, 1]
	  Position		  [740, 255, 785, 285]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "25"
	  bin_pt		  "23"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Flag as error"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "399,129,457,562"
	  block_type		  "convert"
	  sg_icon_stat		  "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cas"
	  "t');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DataReg_En"
	  SID			  "1367"
	  Ports			  [2, 2]
	  Position		  [845, 260, 895, 300]
	  BackgroundColor	  "lightBlue"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "DataReg_En"
	    Location		    [783, 207, 1499, 864]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Din"
	      SID		      "1368"
	      Position		      [65, 98, 95, 112]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "1369"
	      Position		      [65, 243, 95, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "1370"
	      Ports		      [2, 1]
	      Position		      [420, 92, 465, 143]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('ou"
	      "tput',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      SID		      "1371"
	      Ports		      [1, 1]
	      Position		      [420, 224, 465, 276]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,52,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 52 52 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 52 52 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32."
	      "66 32.66 38.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 3"
	      "2.66 32.66 26.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}',"
	      "'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Dout"
	      SID		      "1372"
	      Position		      [580, 113, 610, 127]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Valid"
	      SID		      "1373"
	      Position		      [580, 243, 610, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Din"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [240, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -120]
		DstBlock		"Register"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility1"
	  SID			  "520"
	  Position		  [260, 537, 306, 562]
	  GotoTag		  "MIX_Q_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility2"
	  SID			  "521"
	  Position		  [260, 597, 306, 622]
	  GotoTag		  "MIX_I_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility29"
	  SID			  "522"
	  Position		  [45, 537, 91, 562]
	  GotoTag		  "ADC_IN"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility3"
	  SID			  "523"
	  Position		  [335, 537, 381, 562]
	  GotoTag		  "DECIM_35_Q_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility30"
	  SID			  "524"
	  Position		  [115, 537, 161, 562]
	  GotoTag		  "ADC_IN_FPGA"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility31"
	  SID			  "525"
	  Position		  [185, 537, 231, 562]
	  GotoTag		  "BPF_ADC_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility4"
	  SID			  "526"
	  Position		  [335, 597, 381, 622]
	  GotoTag		  "DECIM_35_I_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility5"
	  SID			  "527"
	  Position		  [410, 537, 456, 562]
	  GotoTag		  "CORDIC_T_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility6"
	  SID			  "528"
	  Position		  [410, 597, 456, 622]
	  GotoTag		  "CORDIC_R_FPGA_OUT"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "529"
	  Position		  [250, 207, 325, 233]
	  BlockMirror		  on
	  GotoTag		  "ADC_IN"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  SID			  "530"
	  Position		  [1070, 431, 1195, 459]
	  BlockMirror		  on
	  GotoTag		  "MIX_I_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  SID			  "531"
	  Position		  [1065, 166, 1190, 194]
	  BlockMirror		  on
	  GotoTag		  "MIX_Q_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  SID			  "532"
	  Position		  [990, 554, 1125, 586]
	  BlockMirror		  on
	  GotoTag		  "CORDIC_T_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto15"
	  SID			  "533"
	  Position		  [995, 840, 1135, 870]
	  BlockMirror		  on
	  GotoTag		  "CORDIC_R_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "534"
	  Position		  [370, 116, 495, 144]
	  BlockMirror		  on
	  GotoTag		  "ADC_IN_FPGA"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  SID			  "535"
	  Position		  [1300, 370, 1445, 400]
	  BlockMirror		  on
	  GotoTag		  "DECIM_35_I_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  SID			  "536"
	  Position		  [1295, 160, 1455, 190]
	  BlockMirror		  on
	  GotoTag		  "DECIM_35_Q_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  SID			  "537"
	  Position		  [820, 191, 945, 219]
	  BlockMirror		  on
	  GotoTag		  "BPF_ADC_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Mixer"
	  SID			  "538"
	  Ports			  [6, 3]
	  Position		  [1050, 220, 1140, 410]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Mixer"
	    Location		    [209, 262, 1387, 802]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din_q"
	      SID		      "539"
	      Position		      [75, 308, 105, 322]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din_i"
	      SID		      "540"
	      Position		      [75, 463, 105, 477]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "541"
	      Position		      [75, 393, 105, 407]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dds_valid"
	      SID		      "542"
	      Position		      [75, 23, 105, 37]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dds_cosine"
	      SID		      "543"
	      Position		      [75, 148, 105, 162]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dds_msine"
	      SID		      "544"
	      Position		      [75, 83, 105, 97]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ComplexMult"
	      SID		      "545"
	      Ports		      [6, 3]
	      Position		      [640, 32, 765, 288]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Complex Multiplier 5.0 "
	      SourceType	      "Xilinx Complex Multiplier 5.0  Block"
	      hasatlast		      off
	      hasatuser		      off
	      atuserwidth	      "1"
	      hasbtlast		      off
	      hasbtuser		      off
	      btuserwidth	      "1"
	      multtype		      "Use_Mults"
	      optimizegoal	      "Performance"
	      flowcontrol	      "NonBlocking"
	      outputwidth	      "25"
	      roundmode		      "Truncate"
	      hasctrltlast	      off
	      hasctrltuser	      off
	      ctrltuserwidth	      "1"
	      outtlastbehv	      "Null"
	      latencyconfig	      "Manual"
	      minimumlatency	      "6"
	      aclken		      off
	      aresetn		      off
	      trim_axipin_name	      on
	      aportwidth	      "63"
	      bportwidth	      "63"
	      ip_name		      "Complex Multiplier"
	      ip_version	      "5.0"
	      dsptool_ready	      "true"
	      ipcore_usecache	      "true"
	      ipcore_useipmodelcache  "true"
	      ipcore_verbose	      "false"
	      ipcore_latency_parameter "'minimumlatency'"
	      wrapper_available	      "true"
	      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst'}"
	      structural_sim	      "false"
	      has_advanced_control    "0"
	      sggui_pos		      "742,302,336,532"
	      block_type	      "cmpy_v5_0"
	      sg_icon_stat	      "125,256,6,3,white,blue,0,7e63527f,right,,[2 2 2 3 3 3 ],[4 4 4 ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[242 134 134 242 ],[6.0250"
	      "00e-001 6.400000e-001 7.075000e-001 ]);\npatch([0 0 3 3 ],[122 14 14 122 ],[4.350000e-001 4.600000e-001 5.05000"
	      "0e-001 ]);\npatch([122 122 125 125 ],[242 14 14 242 ],[2.675000e-001 2.800000e-001 3.025000e-001 ]);\npatch([3 "
	      "121 121 3 3 ],[0 0 256 256 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 121 121 3 3 ],[0 0 256 2"
	      "56 0 ]);\n\n\npatch([24.175 48.74 65.74 82.74 99.74 65.74 41.175 24.175 ],[146.87 146.87 163.87 146.87 163.87 1"
	      "63.87 163.87 146.87 ],[1 1 1 ]);\npatch([41.175 65.74 48.74 24.175 41.175 ],[129.87 129.87 146.87 146.87 129.87"
	      " ],[0.931 0.946 0.973 ]);\npatch([24.175 48.74 65.74 41.175 24.175 ],[112.87 112.87 129.87 129.87 112.87 ],[1 1"
	      " 1 ]);\npatch([41.175 99.74 82.74 65.74 48.74 24.175 41.175 ],[95.87 95.87 112.87 95.87 112.87 112.87 95.87 ],["
	      "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	      "r('black');port_label('input',1,'  a_tvalid  ');\ncolor('black');port_label('input',2,'  a_tdata_imag  ');\ncol"
	      "or('black');port_label('input',3,'  a_tdata_real  ');\ncolor('black');port_label('input',4,'  b_tvalid  ');\nco"
	      "lor('black');port_label('input',5,'  b_tdata_imag  ');\ncolor('black');port_label('input',6,'  b_tdata_real  ')"
	      ";\ncolor('black');port_label('output',1,'  dout_tvalid  ');\ncolor('black');port_label('output',2,'  dout_tdata"
	      "_imag  ');\ncolor('black');port_label('output',3,'  dout_tdata_real  ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "546"
	      Ports		      [1, 1]
	      Position		      [900, 233, 930, 257]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "25"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "357,175,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      SID		      "547"
	      Ports		      [1, 1]
	      Position		      [900, 148, 930, 172]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "25"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "357,175,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "DataReg_En"
	      SID		      "548"
	      Ports		      [2, 2]
	      Position		      [340, 301, 415, 359]
	      BackgroundColor	      "lightBlue"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"DataReg_En"
		Location		[783, 207, 1499, 864]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Din"
		  SID			  "549"
		  Position		  [65, 98, 95, 112]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  SID			  "550"
		  Position		  [65, 243, 95, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "551"
		  Ports			  [2, 1]
		  Position		  [420, 92, 465, 143]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31.66 31.66 3"
		  "7.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 31.66 31.66 25"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('bla"
		  "ck');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "552"
		  Ports			  [1, 1]
		  Position		  [420, 224, 465, 276]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,52,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 52 52 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 52 52 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32.66 32.66 3"
		  "8.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 32.66 32.66 26"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Dout"
		  SID			  "553"
		  Position		  [580, 113, 610, 127]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  SID			  "554"
		  Position		  [580, 243, 610, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Din"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "Dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "Valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [240, 0]
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -120]
		    DstBlock		    "Register"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "DataReg_En1"
	      SID		      "555"
	      Ports		      [2, 2]
	      Position		      [345, 456, 420, 514]
	      BackgroundColor	      "lightBlue"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"DataReg_En1"
		Location		[460, 74, 1389, 772]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Din"
		  SID			  "556"
		  Position		  [65, 98, 95, 112]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  SID			  "557"
		  Position		  [65, 243, 95, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "558"
		  Ports			  [2, 1]
		  Position		  [420, 92, 465, 143]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31.66 31.66 3"
		  "7.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 31.66 31.66 25"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('bla"
		  "ck');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "559"
		  Ports			  [1, 1]
		  Position		  [420, 224, 465, 276]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,52,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 52 52 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 52 52 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32.66 32.66 3"
		  "8.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 32.66 32.66 26"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Dout"
		  SID			  "560"
		  Position		  [580, 113, 610, 127]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  SID			  "561"
		  Position		  [580, 243, 610, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [260, 0]
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -120]
		    DstBlock		    "Register"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "Valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "Dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Din"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "562"
	      Ports		      [1, 1]
	      Position		      [495, 304, 530, 326]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p. If register retiming is enabled, the delay line is a chain of flip-flops."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[7 14 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,268"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"b_i"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "563"
	      Ports		      [1, 1]
	      Position		      [495, 459, 530, 481]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p. If register retiming is enabled, the delay line is a chain of flip-flops."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[7 14 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,268"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"b_r"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      SID		      "564"
	      Ports		      [2, 1]
	      Position		      [240, 83, 270, 112]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 "
	      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 1"
	      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('input',2,'en');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"a_i"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      SID		      "565"
	      Ports		      [2, 1]
	      Position		      [240, 148, 270, 177]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 "
	      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 1"
	      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('input',2,'en');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"a_r"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      SID		      "566"
	      Ports		      [2, 1]
	      Position		      [975, 153, 1005, 182]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 "
	      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 1"
	      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('input',2,'en');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      SID		      "567"
	      Ports		      [2, 1]
	      Position		      [980, 238, 1010, 267]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 "
	      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 1"
	      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('input',2,'en');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "568"
	      Ports		      [1, 1]
	      Position		      [820, 149, 855, 171]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      off
	      arith_type	      "Unsigned"
	      force_bin_pt	      off
	      bin_pt		      "22"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      SID		      "569"
	      Ports		      [1, 1]
	      Position		      [820, 234, 855, 256]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      off
	      arith_type	      "Unsigned"
	      force_bin_pt	      off
	      bin_pt		      "22"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      "570"
	      Position		      [1040, 163, 1070, 177]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "I"
	      SID		      "571"
	      Position		      [1040, 248, 1070, 262]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      SID		      "572"
	      Position		      [445, 493, 475, 507]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din_q"
	      SrcPort		      1
	      DstBlock		      "DataReg_En"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DataReg_En"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din_i"
	      SrcPort		      1
	      DstBlock		      "DataReg_En1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DataReg_En1"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [210, 0]
	      Branch {
		Points			[0, -55]
		DstBlock		"DataReg_En"
		DstPort			2
	      }
	      Branch {
		Points			[0, 100]
		DstBlock		"DataReg_En1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "dds_cosine"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dds_msine"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "a_r"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [295, 0; 0, -25]
	      DstBlock		      "ComplexMult"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	    Line {
	      Name		      "a_i"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "ComplexMult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ComplexMult"
	      SrcPort		      2
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ComplexMult"
	      SrcPort		      3
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ComplexMult"
	      SrcPort		      1
	      Points		      [20, 0; 0, 100]
	      Branch {
		Points			[0, 85]
		DstBlock		"Delay7"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay6"
		DstPort			2
	      }
	    }
	    Line {
	      Name		      "b_r"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [55, 0; 0, -210]
	      DstBlock		      "ComplexMult"
	      DstPort		      6
	    }
	    Line {
	      Name		      "b_i"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [35, 0; 0, -95]
	      DstBlock		      "ComplexMult"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "DataReg_En"
	      SrcPort		      2
	      Points		      [45, 0; 0, -165]
	      DstBlock		      "ComplexMult"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "I"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DataReg_En1"
	      SrcPort		      2
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Delay7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "Delay6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dds_valid"
	      SrcPort		      1
	      Points		      [70, 0; 0, 30]
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Delay2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 65]
		  DstBlock		  "Delay3"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"ComplexMult"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  SID			  "573"
	  Ports			  [1, 1]
	  Position		  [545, 204, 575, 236]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "230,349,348,192"
	  block_type		  "register"
	  sg_icon_stat		  "30,32,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 32 32 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[20.44 20.44 24.44 "
	  "20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 20.44 16.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register4"
	  SID			  "574"
	  Ports			  [2, 1]
	  Position		  [1155, 616, 1185, 649]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,33,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 33 33 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 33 33 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[20.44 20.44 24.44 "
	  "20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 20.44 16.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register5"
	  SID			  "575"
	  Ports			  [2, 1]
	  Position		  [1155, 766, 1185, 799]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,33,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 33 33 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 33 33 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[20.44 20.44 24.44 "
	  "20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 20.44 16.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register6"
	  SID			  "576"
	  Ports			  [1, 1]
	  Position		  [1155, 678, 1185, 712]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,34,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 34 34 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 34 34 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 "
	  "21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.44 17.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  SID			  "577"
	  Ports			  [1, 1]
	  Position		  [1055, 614, 1090, 636]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  off
	  arith_type		  "Unsigned"
	  force_bin_pt		  off
	  bin_pt		  "18"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  SID			  "578"
	  Ports			  [1, 1]
	  Position		  [1055, 729, 1090, 751]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  off
	  arith_type		  "Unsigned"
	  force_bin_pt		  off
	  bin_pt		  "19"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "579"
	  Position		  [715, 165, 725, 175]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "580"
	  Position		  [1390, 260, 1400, 270]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "1374"
	  Position		  [910, 285, 920, 295]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "582"
	  Position		  [1155, 375, 1165, 385]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "583"
	  Position		  [1055, 105, 1065, 115]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  "584"
	  Position		  [1365, 850, 1375, 860]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  SID			  "585"
	  Position		  [1310, 440, 1320, 450]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "586"
	  Position		  [1305, 105, 1315, 115]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  SID			  "587"
	  Position		  [1610, 180, 1620, 190]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator9"
	  SID			  "588"
	  Position		  [1610, 105, 1620, 115]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adc_ch1_i"
	  SID			  "589"
	  Ports			  [1, 1]
	  Position		  [430, 210, 495, 230]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "15"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "dt_sim"
	  dbl_ovrd		  off
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "508,0,348,645"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bpf_ch1_o"
	  SID			  "590"
	  Ports			  [1, 1]
	  Position		  [980, 100, 1040, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "decim35"
	  SID			  "592"
	  Ports			  [2, 4]
	  Position		  [1290, 215, 1375, 345]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "decim35"
	    Location		    [472, 414, 1306, 791]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Q_in"
	      SID		      "593"
	      Position		      [20, 71, 55, 89]
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "I_in"
	      SID		      "594"
	      Position		      [20, 230, 55, 250]
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "595"
	      Ports		      [1, 1]
	      Position		      [390, 88, 420, 112]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "25"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "696,164,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      SID		      "596"
	      Ports		      [1, 1]
	      Position		      [390, 248, 420, 272]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "25"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "357,175,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FIR_decim_35_tbt_I"
	      SID		      "597"
	      Ports		      [1, 3]
	      Position		      [120, 209, 265, 271]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/FIR Compiler 6.2 "
	      SourceType	      "Xilinx FIR Compiler 6.2 Block"
	      coefficientvector	      "Hpoly_35.Numerator"
	      coefficient_sets	      "1"
	      filter_type	      "Decimation"
	      rate_change_type	      "Integer"
	      interpolation_rate      "1"
	      decimation_rate	      "35"
	      number_channels	      "1"
	      infoedit		      "Maximum Possible : Maximizes oversampling rate. Abstracted input handshake (no s_data_tvalid) "
	      "and automatic rate propagation.<br>Hardware Oversampling Rate : Specifies oversampling rate relative to the inp"
	      "ut sample period. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Sample Perio"
	      "d : Specifies absolute oversampling rate. No input handshake abstraction (exposes s_data_tvalid) and no rate pr"
	      "opagation."
	      ratespecification	      "Maximum_Possible"
	      sampleperiod	      "1"
	      hardwareoversamplingrate "1"
	      filter_architecture     "Systolic_Multiply_Accumulate"
	      coefficient_reload      off
	      coefficient_sign	      "Signed"
	      quantization	      "Quantize_Only"
	      coefficient_width	      "16"
	      bestprecision	      on
	      coefficient_fractional_bits "20"
	      coefficient_structure   "Inferred"
	      number_paths	      "1"
	      output_rounding_mode    "Full_Precision"
	      output_width	      "37"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      optimization_goal	      "Area"
	      data_has_tlast	      "Not_Required"
	      m_data_has_tready	      off
	      s_data_has_fifo	      off
	      s_data_has_tuser	      "Not_Required"
	      m_data_has_tuser	      "Not_Required"
	      s_config_sync_mode      "On_Vector"
	      s_config_method	      "Single"
	      num_reload_slots	      "1"
	      has_aclken	      off
	      has_aresetn	      off
	      multi_column_support    "Disabled"
	      columnconfig	      "'14'"
	      inter_column_pipe_length "4"
	      data_buffer_type	      "Automatic"
	      coefficient_buffer_type "Automatic"
	      input_buffer_type	      "Automatic"
	      output_buffer_type      "Automatic"
	      preference_for_other_storage "Automatic"
	      trim_axipin_name	      on
	      passband_min	      "0.0"
	      passband_max	      "0.5"
	      stopband_min	      "0.5"
	      stopband_max	      "1.0"
	      filter_selection	      "1"
	      gui_behaviour	      "Sysgen_GUI"
	      data_sign		      "Signed"
	      data_width	      "16"
	      data_fractional_bits    "0"
	      wrapper_available	      "true"
	      ip_wrap_arbitrary_binary_point "true"
	      ip_name		      "FIR Compiler"
	      ip_version	      "6.2"
	      dsptool_ready	      "true"
	      ipcore_usecache	      "true"
	      ipcore_useipmodelcache  "true"
	      ipcore_xco_need_fpga_part	"true"
	      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	      run_core_at_system_period	"true"
	      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
	      structural_sim	      "false"
	      has_advanced_control    "0"
	      sggui_pos		      "172,83,549,592"
	      block_type	      "fir_compiler_v6_2"
	      sg_icon_stat	      "145,62,1,3,white,blue,0,f63fefcf,right,,[2 ],[2 3 3 ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[52 10 10 52 ],[5.466667e-"
	      "001 5.800000e-001 6.400000e-001 ]);\npatch([142 142 145 145 ],[58 44 44 58 ],[5.466667e-001 5.800000e-001 6.400"
	      "000e-001 ]);\npatch([142 142 145 145 ],[38 4 4 38 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([3 14"
	      "1 141 3 3 ],[0 0 62 62 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 141 141 3 3 ],[0 0 62 62 0 ]"
	      ");\n\n\npatch([54.2 65.76 73.76 81.76 89.76 73.76 62.2 54.2 ],[39.88 39.88 47.88 39.88 47.88 47.88 47.88 39.88 "
	      "],[1 1 1 ]);\npatch([62.2 73.76 65.76 54.2 62.2 ],[31.88 31.88 39.88 39.88 31.88 ],[0.931 0.946 0.973 ]);\npatc"
	      "h([54.2 65.76 73.76 62.2 54.2 ],[23.88 23.88 31.88 31.88 23.88 ],[1 1 1 ]);\npatch([62.2 89.76 81.76 73.76 65.7"
	      "6 54.2 62.2 ],[15.88 15.88 23.88 15.88 23.88 23.88 15.88 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end ico"
	      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tdata  ');\n"
	      "color('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  data_tvalid  "
	      "');\ncolor('black');port_label('output',3,'  data_tdata  ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FIR_decim_35_tbt_Q"
	      SID		      "598"
	      Ports		      [1, 3]
	      Position		      [120, 46, 260, 114]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/FIR Compiler 6.2 "
	      SourceType	      "Xilinx FIR Compiler 6.2 Block"
	      coefficientvector	      "Hpoly_35.Numerator"
	      coefficient_sets	      "1"
	      filter_type	      "Decimation"
	      rate_change_type	      "Integer"
	      interpolation_rate      "1"
	      decimation_rate	      "35"
	      number_channels	      "1"
	      infoedit		      "Maximum Possible : Maximizes oversampling rate. Abstracted input handshake (no s_data_tvalid) "
	      "and automatic rate propagation.<br>Hardware Oversampling Rate : Specifies oversampling rate relative to the inp"
	      "ut sample period. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Sample Perio"
	      "d : Specifies absolute oversampling rate. No input handshake abstraction (exposes s_data_tvalid) and no rate pr"
	      "opagation."
	      ratespecification	      "Maximum_Possible"
	      sampleperiod	      "1"
	      hardwareoversamplingrate "1"
	      filter_architecture     "Systolic_Multiply_Accumulate"
	      coefficient_reload      off
	      coefficient_sign	      "Signed"
	      quantization	      "Quantize_Only"
	      coefficient_width	      "16"
	      bestprecision	      on
	      coefficient_fractional_bits "20"
	      coefficient_structure   "Inferred"
	      number_paths	      "1"
	      output_rounding_mode    "Full_Precision"
	      output_width	      "37"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      optimization_goal	      "Area"
	      data_has_tlast	      "Not_Required"
	      m_data_has_tready	      off
	      s_data_has_fifo	      off
	      s_data_has_tuser	      "Not_Required"
	      m_data_has_tuser	      "Not_Required"
	      s_config_sync_mode      "On_Vector"
	      s_config_method	      "Single"
	      num_reload_slots	      "1"
	      has_aclken	      off
	      has_aresetn	      off
	      multi_column_support    "Disabled"
	      columnconfig	      "'14'"
	      inter_column_pipe_length "4"
	      data_buffer_type	      "Automatic"
	      coefficient_buffer_type "Automatic"
	      input_buffer_type	      "Automatic"
	      output_buffer_type      "Automatic"
	      preference_for_other_storage "Automatic"
	      trim_axipin_name	      on
	      passband_min	      "0.0"
	      passband_max	      "0.5"
	      stopband_min	      "0.5"
	      stopband_max	      "1.0"
	      filter_selection	      "1"
	      gui_behaviour	      "Sysgen_GUI"
	      data_sign		      "Signed"
	      data_width	      "16"
	      data_fractional_bits    "0"
	      wrapper_available	      "true"
	      ip_wrap_arbitrary_binary_point "true"
	      ip_name		      "FIR Compiler"
	      ip_version	      "6.2"
	      dsptool_ready	      "true"
	      ipcore_usecache	      "true"
	      ipcore_useipmodelcache  "true"
	      ipcore_xco_need_fpga_part	"true"
	      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	      run_core_at_system_period	"true"
	      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
	      structural_sim	      "false"
	      has_advanced_control    "0"
	      sggui_pos		      "172,83,549,592"
	      block_type	      "fir_compiler_v6_2"
	      sg_icon_stat	      "140,68,1,3,white,blue,0,f63fefcf,right,,[2 ],[2 3 3 ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[57 11 11 57 ],[5.466667e-"
	      "001 5.800000e-001 6.400000e-001 ]);\npatch([137 137 140 140 ],[61 47 47 61 ],[5.466667e-001 5.800000e-001 6.400"
	      "000e-001 ]);\npatch([137 137 140 140 ],[41 7 7 41 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([3 13"
	      "6 136 3 3 ],[0 0 68 68 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 136 136 3 3 ],[0 0 68 68 0 ]"
	      ");\n\n\npatch([49.975 62.98 71.98 80.98 89.98 71.98 58.975 49.975 ],[43.99 43.99 52.99 43.99 52.99 52.99 52.99 "
	      "43.99 ],[1 1 1 ]);\npatch([58.975 71.98 62.98 49.975 58.975 ],[34.99 34.99 43.99 43.99 34.99 ],[0.931 0.946 0.9"
	      "73 ]);\npatch([49.975 62.98 71.98 58.975 49.975 ],[25.99 25.99 34.99 34.99 25.99 ],[1 1 1 ]);\npatch([58.975 89"
	      ".98 80.98 71.98 62.98 49.975 58.975 ],[16.99 16.99 25.99 16.99 25.99 25.99 16.99 ],[0.931 0.946 0.973 ]);\nfpri"
	      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
	      "t',1,'  data_tdata  ');\ncolor('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('o"
	      "utput',2,'  data_tvalid  ');\ncolor('black');port_label('output',3,'  data_tdata  ');\nfprintf('','COMMENT: end"
	      " icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "599"
	      Ports		      [1, 1]
	      Position		      [310, 89, 345, 111]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      off
	      arith_type	      "Unsigned"
	      force_bin_pt	      off
	      bin_pt		      "43"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      SID		      "600"
	      Ports		      [1, 1]
	      Position		      [310, 249, 345, 271]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      off
	      arith_type	      "Unsigned"
	      force_bin_pt	      off
	      bin_pt		      "43"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      "601"
	      Position		      [310, 215, 320, 225]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      SID		      "602"
	      Position		      [310, 55, 320, 65]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q_out"
	      SID		      "603"
	      Position		      [480, 93, 510, 107]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q_valid"
	      SID		      "604"
	      Position		      [480, 53, 510, 67]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "I_out"
	      SID		      "605"
	      Position		      [470, 253, 500, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "I_valid"
	      SID		      "606"
	      Position		      [470, 213, 500, 227]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "I_in"
	      SrcPort		      1
	      DstBlock		      "FIR_decim_35_tbt_I"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_I"
	      SrcPort		      2
	      Points		      [185, 0]
	      DstBlock		      "I_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Q_in"
	      SrcPort		      1
	      DstBlock		      "FIR_decim_35_tbt_Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_Q"
	      SrcPort		      2
	      Points		      [200, 0]
	      DstBlock		      "Q_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_I"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_Q"
	      SrcPort		      1
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_Q"
	      SrcPort		      3
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Q_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_I"
	      SrcPort		      3
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "I_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "mix_ch1_i_o"
	  SID			  "607"
	  Ports			  [1, 1]
	  Position		  [1235, 435, 1295, 455]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mix_ch1_q_o"
	  SID			  "608"
	  Ports			  [1, 1]
	  Position		  [1230, 100, 1290, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "poly35_ch1_i_o"
	  SID			  "609"
	  Ports			  [1, 1]
	  Position		  [1535, 175, 1595, 195]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "poly35_ch1_q_o"
	  SID			  "610"
	  Ports			  [1, 1]
	  Position		  [1535, 100, 1595, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rect2pol"
	  SID			  "611"
	  Ports			  [3, 3]
	  Position		  [720, 646, 935, 724]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/CORDIC 5.0 "
	  SourceType		  "Xilinx CORDIC 5.0 Block"
	  infoedit		  "CORDIC 5.0"
	  functional_selection	  "Translate"
	  architectural_configuration "Parallel"
	  pipelining_mode	  "Maximum"
	  data_format		  "SignedFraction"
	  phase_format		  "Radians"
	  input_width		  "25"
	  output_width		  "25"
	  round_mode		  "Nearest_Even"
	  iterations		  "0"
	  precision		  "0"
	  compensation_scaling	  "BRAM"
	  coarse_rotation	  on
	  aclken		  off
	  aresetn		  off
	  out_tready		  off
	  cartesian_has_tuser	  off
	  cartesian_has_tlast	  off
	  cartesian_tuser_width	  "1"
	  phase_has_tuser	  off
	  phase_has_tlast	  off
	  phase_tuser_width	  "1"
	  out_tlast_behv	  "Null"
	  flow_control		  "NonBlocking"
	  optimize_goal		  "Resources"
	  trim_axipin_name	  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  ip_name		  "CORDIC"
	  ip_version		  "5.0"
	  dsptool_ready		  "true"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  wrapper_available	  "true"
	  port_translation_map	  "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	  has_advanced_control	  "0"
	  sggui_pos		  "517,178,614,496"
	  block_type		  "cordic_v5_0"
	  sg_icon_stat		  "215,78,3,3,white,blue,0,852305f7,right,,[2 2 2 ],[3 3 3 ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[73 5 5 73 ],[5.466667e-001 5.8000"
	  "00e-001 6.400000e-001 ]);\npatch([211 211 215 215 ],[73 5 5 73 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npa"
	  "tch([4 210 210 4 4 ],[0 0 78 78 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([4 210 210 4 4 ],[0 0 78 7"
	  "8 0 ]);\n\n\npatch([82.525 98.42 109.42 120.42 131.42 109.42 93.525 82.525 ],[51.21 51.21 62.21 51.21 62.21 62.21 6"
	  "2.21 51.21 ],[1 1 1 ]);\npatch([93.525 109.42 98.42 82.525 93.525 ],[40.21 40.21 51.21 51.21 40.21 ],[0.931 0.946 0"
	  ".973 ]);\npatch([82.525 98.42 109.42 93.525 82.525 ],[29.21 29.21 40.21 40.21 29.21 ],[1 1 1 ]);\npatch([93.525 131"
	  ".42 120.42 109.42 98.42 82.525 93.525 ],[18.21 18.21 29.21 18.21 29.21 29.21 18.21 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "  cartesian_tvalid  ');\ncolor('black');port_label('input',2,'  cartesian_tdata_imag  ');\ncolor('black');port_labe"
	  "l('input',3,'  cartesian_tdata_real  ');\ncolor('black');port_label('output',1,'  dout_tvalid  ');\ncolor('black');"
	  "port_label('output',2,'  dout_tdata_phase  ');\ncolor('black');port_label('output',3,'  dout_tdata_real  ');\nfprin"
	  "tf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "tbt_amp_ch1_o"
	  SID			  "591"
	  Ports			  [1, 1]
	  Position		  [1290, 845, 1350, 865]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc_ch1_dbg"
	  SID			  "612"
	  Position		  [545, 298, 575, 312]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Amp F"
	  SID			  "613"
	  Position		  [1280, 778, 1310, 792]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Phase F"
	  SID			  "614"
	  Position		  [1280, 628, 1310, 642]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Valid F"
	  SID			  "615"
	  Position		  [1280, 688, 1310, 702]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "adc_ch1_i"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Register"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "adc_ch1_dbg"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -90]
	    DstBlock		    "Goto2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "DataReg_En"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    DstBlock		    "Mixer"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -65]
	    Branch {
	      DstBlock		      "Goto9"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -95]
	      DstBlock		      "bpf_ch1_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "BPF_FPGA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BPF_FPGA"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ADC_in"
	  SrcPort		  1
	  Points		  [195, 0; 0, 115]
	  Branch {
	    DstBlock		    "Goto1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "adc_ch1_i"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Mixer"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [5, 0; 0, 20]
	  DstBlock		  "Mixer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DDS_valid_in"
	  SrcPort		  1
	  DstBlock		  "Mixer"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "DDS_cosine_in"
	  SrcPort		  1
	  DstBlock		  "Mixer"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "DDS_msine_in"
	  SrcPort		  1
	  DstBlock		  "Mixer"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Mixer"
	  SrcPort		  2
	  Points		  [70, 0]
	  Branch {
	    DstBlock		    "decim35"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 130]
	    Branch {
	      DstBlock		      "Goto10"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "mix_ch1_i_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Mixer"
	  SrcPort		  3
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mixer"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    DstBlock		    "decim35"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -70]
	    Branch {
	      DstBlock		      "Goto11"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -70]
	      DstBlock		      "mix_ch1_q_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "decim35"
	  SrcPort		  3
	  Points		  [110, 0]
	  Branch {
	    Points		    [0, 0; 0, 90]
	    DstBlock		    "Goto3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [20, 0]
	    Branch {
	      Points		      [40, 0; 0, 205; -880, 0; 0, 210]
	      DstBlock		      "rect2pol"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, -110]
	      DstBlock		      "poly35_ch1_i_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "decim35"
	  SrcPort		  1
	  Points		  [110, 0]
	  Branch {
	    Points		    [40, 0; 0, 285; -845, 0; 0, 165]
	    DstBlock		    "rect2pol"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -60]
	    Branch {
	      DstBlock		      "Goto4"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -65]
	      DstBlock		      "poly35_ch1_q_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "decim35"
	  SrcPort		  2
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decim35"
	  SrcPort		  4
	  Points		  [130, 0; 0, 215; -810, 0; 0, 120]
	  DstBlock		  "rect2pol"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rect2pol"
	  SrcPort		  1
	  Points		  [35, 0; 0, 10]
	  Branch {
	    Points		    [145, 0; 0, -30]
	    DstBlock		    "Register4"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 25]
	    Branch {
	      Points		      [0, 95]
	      DstBlock		      "Register5"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Register6"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "rect2pol"
	  SrcPort		  2
	  Points		  [85, 0; 0, -60]
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rect2pol"
	  SrcPort		  3
	  Points		  [85, 0; 0, 30]
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register4"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Phase F"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "Goto14"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register5"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    DstBlock		    "Amp F"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    Branch {
	      DstBlock		      "Goto15"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "tbt_amp_ch1_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Register6"
	  SrcPort		  1
	  DstBlock		  "Valid F"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Register4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [25, 0; 0, 35]
	  DstBlock		  "Register5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bpf_ch1_o"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tbt_amp_ch1_o"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mix_ch1_i_o"
	  SrcPort		  1
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mix_ch1_q_o"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "poly35_ch1_q_o"
	  SrcPort		  1
	  DstBlock		  "Terminator9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "poly35_ch1_i_o"
	  SrcPort		  1
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "DataReg_En"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BPF_FPGA"
	  SrcPort		  2
	  Points		  [90, 0; 0, 70]
	  DstBlock		  "DataReg_En"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "BPF_FPGA"
	  SrcPort		  3
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DataReg_En"
	  SrcPort		  2
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Annotation {
	  Position		  [472, 225]
	}
	Annotation {
	  Position		  [192, 112]
	}
	Annotation {
	  Position		  [258, 119]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Channel2"
      SID		      "616"
      Ports		      [4, 4]
      Position		      [485, 757, 630, 883]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Channel2"
	Location		[204, 235, 1151, 760]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "ADC_in"
	  SID			  "617"
	  Position		  [125, 98, 155, 112]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DDS_valid_in"
	  SID			  "618"
	  Position		  [905, 323, 935, 337]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DDS_msine_in"
	  SID			  "619"
	  Position		  [905, 383, 935, 397]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DDS_cosine_in"
	  SID			  "620"
	  Position		  [905, 353, 935, 367]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Analysis"
	  SID			  "621"
	  Ports			  []
	  Position		  [265, 428, 305, 492]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Analysis"
	    Location		    [492, 142, 1124, 788]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Scope
	      Name		      "ADC_in1"
	      SID		      "622"
	      Ports		      [1]
	      Position		      [440, 84, 490, 146]
	      Floating		      off
	      Location		      [676, 188, 1352, 851]
	      Open		      off
	      NumInputPorts	      "1"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
	      }
	      List {
		ListType		ScopeGraphics
		FigureColor		"[0.5 0.5 0.5]"
		AxesColor		"[0 0 0]"
		AxesTickColor		"[1 1 1]"
		LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
		LineStyles		"-|-|-|-|-|-"
		LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
		MarkerStyles		"none|none|none|none|none|none"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "-0.1"
	      YMax		      "0.1"
	      SaveName		      "ScopeData1"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "ADC_in_FPGA"
	      SID		      "623"
	      Ports		      [1]
	      Position		      [440, 174, 490, 236]
	      Floating		      off
	      Location		      [373, 187, 1151, 850]
	      Open		      off
	      NumInputPorts	      "1"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
	      }
	      List {
		ListType		ScopeGraphics
		FigureColor		"[0.5 0.5 0.5]"
		AxesColor		"[0 0 0]"
		AxesTickColor		"[1 1 1]"
		LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
		LineStyles		"-|-|-|-|-|-"
		LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
		MarkerStyles		"none|none|none|none|none|none"
	      }
	      TimeRange		      "0.0001075609756097562"
	      YMin		      "0.009979213734834376"
	      YMax		      "0.009979298526549949"
	      SaveName		      "ScopeData3"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "BPF_ADC"
	      SID		      "624"
	      Ports		      [1]
	      Position		      [440, 254, 490, 316]
	      Floating		      off
	      Location		      [541, 98, 1217, 761]
	      Open		      off
	      NumInputPorts	      "1"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
	      }
	      List {
		ListType		ScopeGraphics
		FigureColor		"[0.5 0.5 0.5]"
		AxesColor		"[0 0 0]"
		AxesTickColor		"[1 1 1]"
		LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
		LineStyles		"-|-|-|-|-|-"
		LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
		MarkerStyles		"none|none|none|none|none|none"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "-0.25"
	      YMax		      "0.25"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "CORDIC"
	      SID		      "625"
	      Ports		      [2]
	      Position		      [440, 662, 500, 753]
	      Floating		      off
	      Location		      [361, 345, 1349, 1008]
	      Open		      off
	      NumInputPorts	      "2"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
		axes2			"%<SignalLabel>"
	      }
	      List {
		ListType		ScopeGraphics
		FigureColor		"[0.5 0.5 0.5]"
		AxesColor		"[0 0 0]"
		AxesTickColor		"[1 1 1]"
		LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
		LineStyles		"-|-|-|-|-|-"
		LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
		MarkerStyles		"none|none|none|none|none|none"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "0~-10"
	      YMax		      "0.13~45"
	      SaveName		      "ScopeData5"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "DECIM_35"
	      SID		      "626"
	      Ports		      [2]
	      Position		      [435, 536, 495, 614]
	      Floating		      off
	      Location		      [254, 155, 980, 818]
	      Open		      off
	      NumInputPorts	      "2"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
		axes2			"%<SignalLabel>"
	      }
	      List {
		ListType		ScopeGraphics
		FigureColor		"[0.5 0.5 0.5]"
		AxesColor		"[0 0 0]"
		AxesTickColor		"[1 1 1]"
		LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
		LineStyles		"-|-|-|-|-|-"
		LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
		MarkerStyles		"none|none|none|none|none|none"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "2.60209e-018~-0.0607492"
	      YMax		      "0.0475~-0.060745"
	      SaveName		      "ScopeData4"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      SID		      "627"
	      Position		      [15, 190, 130, 220]
	      GotoTag		      "ADC_IN_FPGA"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      SID		      "628"
	      Position		      [15, 271, 130, 299]
	      GotoTag		      "BPF_ADC_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From10"
	      SID		      "629"
	      Position		      [15, 714, 155, 746]
	      GotoTag		      "CORDIC_T_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      SID		      "630"
	      Position		      [15, 100, 130, 130]
	      GotoTag		      "ADC_IN"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      SID		      "631"
	      Position		      [15, 361, 130, 389]
	      GotoTag		      "MIX_I_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      SID		      "632"
	      Position		      [15, 431, 130, 459]
	      GotoTag		      "MIX_Q_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From5"
	      SID		      "633"
	      Position		      [15, 540, 145, 570]
	      GotoTag		      "DECIM_35_I_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From6"
	      SID		      "634"
	      Position		      [15, 580, 150, 610]
	      GotoTag		      "DECIM_35_Q_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From7"
	      SID		      "635"
	      Position		      [15, 670, 150, 700]
	      GotoTag		      "CORDIC_R_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From8"
	      SID		      "636"
	      Position		      [15, 396, 150, 424]
	      GotoTag		      "DDS_MSIN_FPGA_OUT"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From9"
	      SID		      "637"
	      Position		      [15, 466, 150, 494]
	      GotoTag		      "DDS_COS_FPGA_OUT"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      SID		      "638"
	      Ports		      [1, 1]
	      Position		      [225, 195, 285, 215]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      SID		      "639"
	      Ports		      [1, 1]
	      Position		      [225, 275, 285, 295]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "MIX"
	      SID		      "640"
	      Ports		      [4]
	      Position		      [430, 356, 500, 499]
	      Floating		      off
	      Location		      [531, 177, 1250, 956]
	      Open		      off
	      NumInputPorts	      "4"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
		axes4			"%<SignalLabel>"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "-0.1~-1.5~-0.002~-1.5"
	      YMax		      "1~1.5~0.00075~1.5"
	      SaveName		      "ScopeData2"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o10"
	      SID		      "641"
	      Ports		      [1, 1]
	      Position		      [230, 470, 290, 490]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o3"
	      SID		      "642"
	      Ports		      [1, 1]
	      Position		      [230, 365, 290, 385]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o4"
	      SID		      "643"
	      Ports		      [1, 1]
	      Position		      [230, 435, 290, 455]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o5"
	      SID		      "644"
	      Ports		      [1, 1]
	      Position		      [235, 545, 295, 565]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o6"
	      SID		      "645"
	      Ports		      [1, 1]
	      Position		      [235, 585, 295, 605]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o7"
	      SID		      "646"
	      Ports		      [1, 1]
	      Position		      [235, 675, 295, 695]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o8"
	      SID		      "647"
	      Ports		      [1, 1]
	      Position		      [235, 720, 295, 740]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o9"
	      SID		      "648"
	      Ports		      [1, 1]
	      Position		      [230, 400, 290, 420]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      DstBlock		      "ADC_in1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "BPF_ADC"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      DstBlock		      "ADC_in_FPGA"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o3"
	      SrcPort		      1
	      DstBlock		      "MIX"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o4"
	      SrcPort		      1
	      DstBlock		      "MIX"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From8"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o9"
	      SrcPort		      1
	      DstBlock		      "MIX"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From9"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o10"
	      SrcPort		      1
	      DstBlock		      "MIX"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o5"
	      SrcPort		      1
	      DstBlock		      "DECIM_35"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From5"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o6"
	      SrcPort		      1
	      DstBlock		      "DECIM_35"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From6"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o7"
	      SrcPort		      1
	      DstBlock		      "CORDIC"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From7"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o8"
	      SrcPort		      1
	      DstBlock		      "CORDIC"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From10"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o8"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "BPF_FPGA"
	  SID			  "649"
	  Ports			  [1, 3]
	  Position		  [610, 148, 705, 292]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIR Compiler 6.3 "
	  SourceType		  "Xilinx FIR Compiler 6.3 Block"
	  coefficientvector	  "Hbpf_adc.Numerator"
	  coefficient_sets	  "1"
	  coefficient_reload	  off
	  filter_type		  "Single_Rate"
	  rate_change_type	  "Integer"
	  interpolation_rate	  "1"
	  decimation_rate	  "1"
	  zero_pack_factor	  "1"
	  channel_sequence	  "Basic"
	  number_channels	  "1"
	  pattern_list		  "'P4-0,P4-1,P4-2,P4-3,P4-4'"
	  number_paths		  "1"
	  infoedit		  "Maximum Possible : Maximizes oversampling rate. Abstracted input handshake (no s_data_tvalid) and auto"
	  "matic rate propagation.<br>Hardware Oversampling Rate : Specifies oversampling rate relative to the input sample pe"
	  "riod. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Sample Period : Specifies ab"
	  "solute oversampling rate. No input handshake abstraction (exposes s_data_tvalid) and no rate propagation."
	  ratespecification	  "Hardware_Oversampling_Rate"
	  sampleperiod		  "94"
	  hardwareoversamplingrate "1"
	  coefficient_sign	  "Signed"
	  quantization		  "Quantize_Only"
	  coefficient_width	  "16"
	  bestprecision		  off
	  coefficient_fractional_bits "17"
	  coefficient_structure	  "Inferred"
	  output_rounding_mode	  "Full_Precision"
	  output_width		  "34"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  filter_architecture	  "Systolic_Multiply_Accumulate"
	  optimization_goal	  "Area"
	  data_buffer_type	  "Automatic"
	  coefficient_buffer_type "Automatic"
	  input_buffer_type	  "Automatic"
	  output_buffer_type	  "Automatic"
	  preference_for_other_storage "Automatic"
	  multi_column_support	  "Automatic"
	  columnconfig		  "'41'"
	  inter_column_pipe_length "4"
	  data_has_tlast	  "Not_Required"
	  m_data_has_tready	  off
	  s_data_has_fifo	  off
	  s_data_has_tuser	  "Not_Required"
	  m_data_has_tuser	  "Not_Required"
	  s_config_sync_mode	  "On_Vector"
	  s_config_method	  "Single"
	  num_reload_slots	  "1"
	  has_aclken		  off
	  has_aresetn		  off
	  infoeditControl	  "ARESETn must be asserted for a minmum of 2 cycles"
	  trim_axipin_name	  on
	  passband_min		  "0.0"
	  passband_max		  "0.5"
	  stopband_min		  "0.5"
	  stopband_max		  "1.0"
	  filter_selection	  "1"
	  gui_behaviour		  "Sysgen_GUI"
	  data_sign		  "Signed"
	  data_width		  "16"
	  data_fractional_bits	  "0"
	  data_tuser_width	  "1"
	  wrapper_available	  "true"
	  ip_wrap_arbitrary_binary_point "true"
	  simulation_type	  "external_xfix"
	  simulation_model	  "firv6_3_CModel:firv6_3_cmodel"
	  ip_name		  "FIR Compiler"
	  ip_version		  "6.3"
	  dsptool_ready		  "true"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  ipcore_xco_need_fpga_part "true"
	  port_translation_map	  "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	  run_core_at_system_period "true"
	  ipcore_fpga_part	  "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
	  has_advanced_control	  "0"
	  sggui_pos		  "767,271,644,506"
	  block_type		  "fir_compiler_v6_3"
	  sg_icon_stat		  "95,144,1,3,white,blue,0,f63fefcf,right,,[2 ],[2 3 3 ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 2 2 ],[121 23 23 121 ],[5.466667e-001 5."
	  "800000e-001 6.400000e-001 ]);\npatch([93 93 95 95 ],[139 105 105 139 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]"
	  ");\npatch([93 93 95 95 ],[89 5 5 89 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([2 92 92 2 2 ],[0 0 144"
	  " 144 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([2 92 92 2 2 ],[0 0 144 144 0 ]);\n\n\npatch([18.075 "
	  "36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[86.43 86.43 99.43 86.43 99.43 99.43 99.43 86.43 ],[1 1 1 ]);\npatch("
	  "[31.075 49.86 36.86 18.075 31.075 ],[73.43 73.43 86.43 86.43 73.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49"
	  ".86 31.075 18.075 ],[60.43 60.43 73.43 73.43 60.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.07"
	  "5 ],[47.43 47.43 60.43 47.43 60.43 60.43 47.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tdata  ');\ncolor('black');por"
	  "t_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  data_tvalid  ');\ncolor('black');po"
	  "rt_label('output',3,'  data_tdata  ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  SID			  "650"
	  Ports			  [0, 1]
	  Position		  [985, 290, 1020, 310]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "1"
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "24"
	  bin_pt		  "22"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "dt_sim"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "171,253,336,431"
	  block_type		  "constant"
	  sg_icon_stat		  "35,20,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,"
	  "'1');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  SID			  "651"
	  Ports			  [0, 1]
	  Position		  [985, 211, 1020, 229]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed (2's comp)"
	  n_bits		  "25"
	  bin_pt		  "23"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "dt_sim"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "171,253,336,431"
	  block_type		  "constant"
	  sg_icon_stat		  "35,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 18 18 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[11.22 11.22 1"
	  "3.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[9.22 9.22 11.22 11.22 9.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([14"
	  ".55 21.44 19.44 17.44 15.44 12.55 14.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  SID			  "1376"
	  Ports			  [1, 1]
	  Position		  [750, 255, 795, 285]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "25"
	  bin_pt		  "23"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Flag as error"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "399,129,457,562"
	  block_type		  "convert"
	  sg_icon_stat		  "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cas"
	  "t');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DataReg_En"
	  SID			  "1377"
	  Ports			  [2, 2]
	  Position		  [845, 260, 895, 300]
	  BackgroundColor	  "lightBlue"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "DataReg_En"
	    Location		    [783, 207, 1499, 864]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Din"
	      SID		      "1378"
	      Position		      [65, 98, 95, 112]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "1379"
	      Position		      [65, 243, 95, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "1380"
	      Ports		      [2, 1]
	      Position		      [420, 92, 465, 143]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('ou"
	      "tput',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      SID		      "1381"
	      Ports		      [1, 1]
	      Position		      [420, 224, 465, 276]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,52,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 52 52 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 52 52 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32."
	      "66 32.66 38.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 3"
	      "2.66 32.66 26.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}',"
	      "'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Dout"
	      SID		      "1382"
	      Position		      [580, 113, 610, 127]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Valid"
	      SID		      "1383"
	      Position		      [580, 243, 610, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Din"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [240, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -120]
		DstBlock		"Register"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility1"
	  SID			  "660"
	  Position		  [260, 537, 306, 562]
	  GotoTag		  "MIX_Q_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility2"
	  SID			  "661"
	  Position		  [260, 597, 306, 622]
	  GotoTag		  "MIX_I_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility29"
	  SID			  "662"
	  Position		  [45, 537, 91, 562]
	  GotoTag		  "ADC_IN"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility3"
	  SID			  "663"
	  Position		  [335, 537, 381, 562]
	  GotoTag		  "DECIM_35_Q_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility30"
	  SID			  "664"
	  Position		  [115, 537, 161, 562]
	  GotoTag		  "ADC_IN_FPGA"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility31"
	  SID			  "665"
	  Position		  [185, 537, 231, 562]
	  GotoTag		  "BPF_ADC_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility4"
	  SID			  "666"
	  Position		  [335, 597, 381, 622]
	  GotoTag		  "DECIM_35_I_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility5"
	  SID			  "667"
	  Position		  [410, 537, 456, 562]
	  GotoTag		  "CORDIC_T_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility6"
	  SID			  "668"
	  Position		  [410, 597, 456, 622]
	  GotoTag		  "CORDIC_R_FPGA_OUT"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "669"
	  Position		  [250, 207, 325, 233]
	  BlockMirror		  on
	  GotoTag		  "ADC_IN"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  SID			  "670"
	  Position		  [1070, 431, 1195, 459]
	  BlockMirror		  on
	  GotoTag		  "MIX_I_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  SID			  "671"
	  Position		  [1065, 166, 1190, 194]
	  BlockMirror		  on
	  GotoTag		  "MIX_Q_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  SID			  "672"
	  Position		  [990, 554, 1125, 586]
	  BlockMirror		  on
	  GotoTag		  "CORDIC_T_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto15"
	  SID			  "673"
	  Position		  [995, 840, 1135, 870]
	  BlockMirror		  on
	  GotoTag		  "CORDIC_R_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "674"
	  Position		  [370, 116, 495, 144]
	  BlockMirror		  on
	  GotoTag		  "ADC_IN_FPGA"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  SID			  "675"
	  Position		  [1300, 370, 1445, 400]
	  BlockMirror		  on
	  GotoTag		  "DECIM_35_I_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  SID			  "676"
	  Position		  [1295, 160, 1455, 190]
	  BlockMirror		  on
	  GotoTag		  "DECIM_35_Q_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  SID			  "677"
	  Position		  [820, 191, 945, 219]
	  BlockMirror		  on
	  GotoTag		  "BPF_ADC_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Mixer"
	  SID			  "678"
	  Ports			  [6, 3]
	  Position		  [1050, 220, 1140, 410]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Mixer"
	    Location		    [209, 262, 1387, 802]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din_q"
	      SID		      "679"
	      Position		      [75, 308, 105, 322]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din_i"
	      SID		      "680"
	      Position		      [75, 463, 105, 477]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "681"
	      Position		      [75, 393, 105, 407]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dds_valid"
	      SID		      "682"
	      Position		      [75, 23, 105, 37]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dds_cosine"
	      SID		      "683"
	      Position		      [75, 148, 105, 162]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dds_msine"
	      SID		      "684"
	      Position		      [75, 83, 105, 97]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ComplexMult"
	      SID		      "685"
	      Ports		      [6, 3]
	      Position		      [640, 32, 765, 288]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Complex Multiplier 5.0 "
	      SourceType	      "Xilinx Complex Multiplier 5.0  Block"
	      hasatlast		      off
	      hasatuser		      off
	      atuserwidth	      "1"
	      hasbtlast		      off
	      hasbtuser		      off
	      btuserwidth	      "1"
	      multtype		      "Use_Mults"
	      optimizegoal	      "Performance"
	      flowcontrol	      "NonBlocking"
	      outputwidth	      "25"
	      roundmode		      "Truncate"
	      hasctrltlast	      off
	      hasctrltuser	      off
	      ctrltuserwidth	      "1"
	      outtlastbehv	      "Null"
	      latencyconfig	      "Manual"
	      minimumlatency	      "6"
	      aclken		      off
	      aresetn		      off
	      trim_axipin_name	      on
	      aportwidth	      "63"
	      bportwidth	      "63"
	      ip_name		      "Complex Multiplier"
	      ip_version	      "5.0"
	      dsptool_ready	      "true"
	      ipcore_usecache	      "true"
	      ipcore_useipmodelcache  "true"
	      ipcore_verbose	      "false"
	      ipcore_latency_parameter "'minimumlatency'"
	      wrapper_available	      "true"
	      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst'}"
	      structural_sim	      "false"
	      has_advanced_control    "0"
	      sggui_pos		      "683,208,336,532"
	      block_type	      "cmpy_v5_0"
	      sg_icon_stat	      "125,256,6,3,white,blue,0,7e63527f,right,,[2 2 2 3 3 3 ],[4 4 4 ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[242 134 134 242 ],[6.0250"
	      "00e-001 6.400000e-001 7.075000e-001 ]);\npatch([0 0 3 3 ],[122 14 14 122 ],[4.350000e-001 4.600000e-001 5.05000"
	      "0e-001 ]);\npatch([122 122 125 125 ],[242 14 14 242 ],[2.675000e-001 2.800000e-001 3.025000e-001 ]);\npatch([3 "
	      "121 121 3 3 ],[0 0 256 256 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 121 121 3 3 ],[0 0 256 2"
	      "56 0 ]);\n\n\npatch([24.175 48.74 65.74 82.74 99.74 65.74 41.175 24.175 ],[146.87 146.87 163.87 146.87 163.87 1"
	      "63.87 163.87 146.87 ],[1 1 1 ]);\npatch([41.175 65.74 48.74 24.175 41.175 ],[129.87 129.87 146.87 146.87 129.87"
	      " ],[0.931 0.946 0.973 ]);\npatch([24.175 48.74 65.74 41.175 24.175 ],[112.87 112.87 129.87 129.87 112.87 ],[1 1"
	      " 1 ]);\npatch([41.175 99.74 82.74 65.74 48.74 24.175 41.175 ],[95.87 95.87 112.87 95.87 112.87 112.87 95.87 ],["
	      "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	      "r('black');port_label('input',1,'  a_tvalid  ');\ncolor('black');port_label('input',2,'  a_tdata_imag  ');\ncol"
	      "or('black');port_label('input',3,'  a_tdata_real  ');\ncolor('black');port_label('input',4,'  b_tvalid  ');\nco"
	      "lor('black');port_label('input',5,'  b_tdata_imag  ');\ncolor('black');port_label('input',6,'  b_tdata_real  ')"
	      ";\ncolor('black');port_label('output',1,'  dout_tvalid  ');\ncolor('black');port_label('output',2,'  dout_tdata"
	      "_imag  ');\ncolor('black');port_label('output',3,'  dout_tdata_real  ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "686"
	      Ports		      [1, 1]
	      Position		      [900, 233, 930, 257]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "25"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "357,175,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      SID		      "687"
	      Ports		      [1, 1]
	      Position		      [900, 148, 930, 172]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "25"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "357,175,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "DataReg_En"
	      SID		      "688"
	      Ports		      [2, 2]
	      Position		      [340, 301, 415, 359]
	      BackgroundColor	      "lightBlue"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"DataReg_En"
		Location		[783, 207, 1499, 864]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Din"
		  SID			  "689"
		  Position		  [65, 98, 95, 112]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  SID			  "690"
		  Position		  [65, 243, 95, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "691"
		  Ports			  [2, 1]
		  Position		  [420, 92, 465, 143]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31.66 31.66 3"
		  "7.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 31.66 31.66 25"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('bla"
		  "ck');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "692"
		  Ports			  [1, 1]
		  Position		  [420, 224, 465, 276]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,52,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 52 52 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 52 52 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32.66 32.66 3"
		  "8.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 32.66 32.66 26"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Dout"
		  SID			  "693"
		  Position		  [580, 113, 610, 127]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  SID			  "694"
		  Position		  [580, 243, 610, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Din"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "Dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "Valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [240, 0]
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -120]
		    DstBlock		    "Register"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "DataReg_En1"
	      SID		      "695"
	      Ports		      [2, 2]
	      Position		      [345, 456, 420, 514]
	      BackgroundColor	      "lightBlue"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"DataReg_En1"
		Location		[460, 74, 1389, 772]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Din"
		  SID			  "696"
		  Position		  [65, 98, 95, 112]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  SID			  "697"
		  Position		  [65, 243, 95, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "698"
		  Ports			  [2, 1]
		  Position		  [420, 92, 465, 143]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31.66 31.66 3"
		  "7.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 31.66 31.66 25"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('bla"
		  "ck');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "699"
		  Ports			  [1, 1]
		  Position		  [420, 224, 465, 276]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,52,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 52 52 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 52 52 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32.66 32.66 3"
		  "8.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 32.66 32.66 26"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Dout"
		  SID			  "700"
		  Position		  [580, 113, 610, 127]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  SID			  "701"
		  Position		  [580, 243, 610, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [260, 0]
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -120]
		    DstBlock		    "Register"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "Valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "Dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Din"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "702"
	      Ports		      [1, 1]
	      Position		      [495, 304, 530, 326]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p. If register retiming is enabled, the delay line is a chain of flip-flops."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[7 14 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,268"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"b_i"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "703"
	      Ports		      [1, 1]
	      Position		      [495, 459, 530, 481]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p. If register retiming is enabled, the delay line is a chain of flip-flops."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[7 14 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,268"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"b_r"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      SID		      "704"
	      Ports		      [2, 1]
	      Position		      [240, 83, 270, 112]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 "
	      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 1"
	      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('input',2,'en');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"a_i"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      SID		      "705"
	      Ports		      [2, 1]
	      Position		      [240, 148, 270, 177]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 "
	      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 1"
	      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('input',2,'en');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"a_r"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      SID		      "706"
	      Ports		      [2, 1]
	      Position		      [975, 153, 1005, 182]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 "
	      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 1"
	      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('input',2,'en');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      SID		      "707"
	      Ports		      [2, 1]
	      Position		      [980, 238, 1010, 267]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 "
	      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 1"
	      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('input',2,'en');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "708"
	      Ports		      [1, 1]
	      Position		      [820, 149, 855, 171]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      off
	      arith_type	      "Unsigned"
	      force_bin_pt	      off
	      bin_pt		      "22"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      SID		      "709"
	      Ports		      [1, 1]
	      Position		      [820, 234, 855, 256]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      off
	      arith_type	      "Unsigned"
	      force_bin_pt	      off
	      bin_pt		      "22"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      "710"
	      Position		      [1040, 163, 1070, 177]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "I"
	      SID		      "711"
	      Position		      [1040, 248, 1070, 262]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      SID		      "712"
	      Position		      [445, 493, 475, 507]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din_q"
	      SrcPort		      1
	      DstBlock		      "DataReg_En"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DataReg_En"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din_i"
	      SrcPort		      1
	      DstBlock		      "DataReg_En1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DataReg_En1"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [210, 0]
	      Branch {
		Points			[0, -55]
		DstBlock		"DataReg_En"
		DstPort			2
	      }
	      Branch {
		Points			[0, 100]
		DstBlock		"DataReg_En1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "dds_cosine"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dds_msine"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "a_r"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [295, 0; 0, -25]
	      DstBlock		      "ComplexMult"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	    Line {
	      Name		      "a_i"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "ComplexMult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ComplexMult"
	      SrcPort		      2
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ComplexMult"
	      SrcPort		      3
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ComplexMult"
	      SrcPort		      1
	      Points		      [20, 0; 0, 100]
	      Branch {
		Points			[0, 85]
		DstBlock		"Delay7"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay6"
		DstPort			2
	      }
	    }
	    Line {
	      Name		      "b_r"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [55, 0; 0, -210]
	      DstBlock		      "ComplexMult"
	      DstPort		      6
	    }
	    Line {
	      Name		      "b_i"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [35, 0; 0, -95]
	      DstBlock		      "ComplexMult"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "DataReg_En"
	      SrcPort		      2
	      Points		      [45, 0; 0, -165]
	      DstBlock		      "ComplexMult"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "I"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DataReg_En1"
	      SrcPort		      2
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Delay7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "Delay6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dds_valid"
	      SrcPort		      1
	      Points		      [70, 0; 0, 30]
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Delay2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 65]
		  DstBlock		  "Delay3"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"ComplexMult"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  SID			  "713"
	  Ports			  [1, 1]
	  Position		  [545, 204, 575, 236]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "230,349,348,192"
	  block_type		  "register"
	  sg_icon_stat		  "30,32,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 32 32 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[20.44 20.44 24.44 "
	  "20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 20.44 16.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register4"
	  SID			  "714"
	  Ports			  [2, 1]
	  Position		  [1155, 616, 1185, 649]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,33,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 33 33 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 33 33 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[20.44 20.44 24.44 "
	  "20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 20.44 16.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register5"
	  SID			  "715"
	  Ports			  [2, 1]
	  Position		  [1155, 766, 1185, 799]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,33,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 33 33 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 33 33 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[20.44 20.44 24.44 "
	  "20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 20.44 16.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register6"
	  SID			  "716"
	  Ports			  [1, 1]
	  Position		  [1155, 678, 1185, 712]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,34,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 34 34 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 34 34 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 "
	  "21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.44 17.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  SID			  "717"
	  Ports			  [1, 1]
	  Position		  [1055, 614, 1090, 636]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  off
	  arith_type		  "Unsigned"
	  force_bin_pt		  off
	  bin_pt		  "18"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  SID			  "718"
	  Ports			  [1, 1]
	  Position		  [1055, 729, 1090, 751]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  off
	  arith_type		  "Unsigned"
	  force_bin_pt		  off
	  bin_pt		  "19"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "719"
	  Position		  [715, 165, 725, 175]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "720"
	  Position		  [1390, 260, 1400, 270]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "1384"
	  Position		  [910, 285, 920, 295]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "722"
	  Position		  [1155, 375, 1165, 385]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "723"
	  Position		  [1055, 105, 1065, 115]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  "724"
	  Position		  [1365, 850, 1375, 860]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  SID			  "725"
	  Position		  [1310, 440, 1320, 450]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "726"
	  Position		  [1305, 105, 1315, 115]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  SID			  "727"
	  Position		  [1610, 180, 1620, 190]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator9"
	  SID			  "728"
	  Position		  [1610, 105, 1620, 115]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adc_ch2_i"
	  SID			  "729"
	  Ports			  [1, 1]
	  Position		  [430, 210, 495, 230]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "15"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "dt_sim"
	  dbl_ovrd		  off
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "508,0,348,645"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bpf_ch2_o"
	  SID			  "730"
	  Ports			  [1, 1]
	  Position		  [980, 100, 1040, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "decim35"
	  SID			  "732"
	  Ports			  [2, 4]
	  Position		  [1290, 215, 1375, 345]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "decim35"
	    Location		    [472, 414, 1306, 791]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Q_in"
	      SID		      "733"
	      Position		      [20, 71, 55, 89]
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "I_in"
	      SID		      "734"
	      Position		      [20, 230, 55, 250]
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "735"
	      Ports		      [1, 1]
	      Position		      [390, 88, 420, 112]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "25"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "696,164,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      SID		      "736"
	      Ports		      [1, 1]
	      Position		      [390, 248, 420, 272]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "25"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "357,175,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FIR_decim_35_tbt_I"
	      SID		      "737"
	      Ports		      [1, 3]
	      Position		      [120, 209, 265, 271]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/FIR Compiler 6.2 "
	      SourceType	      "Xilinx FIR Compiler 6.2 Block"
	      coefficientvector	      "Hpoly_35.Numerator"
	      coefficient_sets	      "1"
	      filter_type	      "Decimation"
	      rate_change_type	      "Integer"
	      interpolation_rate      "1"
	      decimation_rate	      "35"
	      number_channels	      "1"
	      infoedit		      "Maximum Possible : Maximizes oversampling rate. Abstracted input handshake (no s_data_tvalid) "
	      "and automatic rate propagation.<br>Hardware Oversampling Rate : Specifies oversampling rate relative to the inp"
	      "ut sample period. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Sample Perio"
	      "d : Specifies absolute oversampling rate. No input handshake abstraction (exposes s_data_tvalid) and no rate pr"
	      "opagation."
	      ratespecification	      "Maximum_Possible"
	      sampleperiod	      "1"
	      hardwareoversamplingrate "1"
	      filter_architecture     "Systolic_Multiply_Accumulate"
	      coefficient_reload      off
	      coefficient_sign	      "Signed"
	      quantization	      "Quantize_Only"
	      coefficient_width	      "16"
	      bestprecision	      on
	      coefficient_fractional_bits "20"
	      coefficient_structure   "Inferred"
	      number_paths	      "1"
	      output_rounding_mode    "Full_Precision"
	      output_width	      "37"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      optimization_goal	      "Area"
	      data_has_tlast	      "Not_Required"
	      m_data_has_tready	      off
	      s_data_has_fifo	      off
	      s_data_has_tuser	      "Not_Required"
	      m_data_has_tuser	      "Not_Required"
	      s_config_sync_mode      "On_Vector"
	      s_config_method	      "Single"
	      num_reload_slots	      "1"
	      has_aclken	      off
	      has_aresetn	      off
	      multi_column_support    "Disabled"
	      columnconfig	      "'14'"
	      inter_column_pipe_length "4"
	      data_buffer_type	      "Automatic"
	      coefficient_buffer_type "Automatic"
	      input_buffer_type	      "Automatic"
	      output_buffer_type      "Automatic"
	      preference_for_other_storage "Automatic"
	      trim_axipin_name	      on
	      passband_min	      "0.0"
	      passband_max	      "0.5"
	      stopband_min	      "0.5"
	      stopband_max	      "1.0"
	      filter_selection	      "1"
	      gui_behaviour	      "Sysgen_GUI"
	      data_sign		      "Signed"
	      data_width	      "16"
	      data_fractional_bits    "0"
	      wrapper_available	      "true"
	      ip_wrap_arbitrary_binary_point "true"
	      ip_name		      "FIR Compiler"
	      ip_version	      "6.2"
	      dsptool_ready	      "true"
	      ipcore_usecache	      "true"
	      ipcore_useipmodelcache  "true"
	      ipcore_xco_need_fpga_part	"true"
	      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	      run_core_at_system_period	"true"
	      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
	      structural_sim	      "false"
	      has_advanced_control    "0"
	      sggui_pos		      "172,83,549,592"
	      block_type	      "fir_compiler_v6_2"
	      sg_icon_stat	      "145,62,1,3,white,blue,0,f63fefcf,right,,[2 ],[2 3 3 ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[52 10 10 52 ],[5.466667e-"
	      "001 5.800000e-001 6.400000e-001 ]);\npatch([142 142 145 145 ],[58 44 44 58 ],[5.466667e-001 5.800000e-001 6.400"
	      "000e-001 ]);\npatch([142 142 145 145 ],[38 4 4 38 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([3 14"
	      "1 141 3 3 ],[0 0 62 62 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 141 141 3 3 ],[0 0 62 62 0 ]"
	      ");\n\n\npatch([54.2 65.76 73.76 81.76 89.76 73.76 62.2 54.2 ],[39.88 39.88 47.88 39.88 47.88 47.88 47.88 39.88 "
	      "],[1 1 1 ]);\npatch([62.2 73.76 65.76 54.2 62.2 ],[31.88 31.88 39.88 39.88 31.88 ],[0.931 0.946 0.973 ]);\npatc"
	      "h([54.2 65.76 73.76 62.2 54.2 ],[23.88 23.88 31.88 31.88 23.88 ],[1 1 1 ]);\npatch([62.2 89.76 81.76 73.76 65.7"
	      "6 54.2 62.2 ],[15.88 15.88 23.88 15.88 23.88 23.88 15.88 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end ico"
	      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tdata  ');\n"
	      "color('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  data_tvalid  "
	      "');\ncolor('black');port_label('output',3,'  data_tdata  ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FIR_decim_35_tbt_Q"
	      SID		      "738"
	      Ports		      [1, 3]
	      Position		      [120, 46, 260, 114]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/FIR Compiler 6.2 "
	      SourceType	      "Xilinx FIR Compiler 6.2 Block"
	      coefficientvector	      "Hpoly_35.Numerator"
	      coefficient_sets	      "1"
	      filter_type	      "Decimation"
	      rate_change_type	      "Integer"
	      interpolation_rate      "1"
	      decimation_rate	      "35"
	      number_channels	      "1"
	      infoedit		      "Maximum Possible : Maximizes oversampling rate. Abstracted input handshake (no s_data_tvalid) "
	      "and automatic rate propagation.<br>Hardware Oversampling Rate : Specifies oversampling rate relative to the inp"
	      "ut sample period. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Sample Perio"
	      "d : Specifies absolute oversampling rate. No input handshake abstraction (exposes s_data_tvalid) and no rate pr"
	      "opagation."
	      ratespecification	      "Maximum_Possible"
	      sampleperiod	      "1"
	      hardwareoversamplingrate "1"
	      filter_architecture     "Systolic_Multiply_Accumulate"
	      coefficient_reload      off
	      coefficient_sign	      "Signed"
	      quantization	      "Quantize_Only"
	      coefficient_width	      "16"
	      bestprecision	      on
	      coefficient_fractional_bits "20"
	      coefficient_structure   "Inferred"
	      number_paths	      "1"
	      output_rounding_mode    "Full_Precision"
	      output_width	      "37"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      optimization_goal	      "Area"
	      data_has_tlast	      "Not_Required"
	      m_data_has_tready	      off
	      s_data_has_fifo	      off
	      s_data_has_tuser	      "Not_Required"
	      m_data_has_tuser	      "Not_Required"
	      s_config_sync_mode      "On_Vector"
	      s_config_method	      "Single"
	      num_reload_slots	      "1"
	      has_aclken	      off
	      has_aresetn	      off
	      multi_column_support    "Disabled"
	      columnconfig	      "'14'"
	      inter_column_pipe_length "4"
	      data_buffer_type	      "Automatic"
	      coefficient_buffer_type "Automatic"
	      input_buffer_type	      "Automatic"
	      output_buffer_type      "Automatic"
	      preference_for_other_storage "Automatic"
	      trim_axipin_name	      on
	      passband_min	      "0.0"
	      passband_max	      "0.5"
	      stopband_min	      "0.5"
	      stopband_max	      "1.0"
	      filter_selection	      "1"
	      gui_behaviour	      "Sysgen_GUI"
	      data_sign		      "Signed"
	      data_width	      "16"
	      data_fractional_bits    "0"
	      wrapper_available	      "true"
	      ip_wrap_arbitrary_binary_point "true"
	      ip_name		      "FIR Compiler"
	      ip_version	      "6.2"
	      dsptool_ready	      "true"
	      ipcore_usecache	      "true"
	      ipcore_useipmodelcache  "true"
	      ipcore_xco_need_fpga_part	"true"
	      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	      run_core_at_system_period	"true"
	      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
	      structural_sim	      "false"
	      has_advanced_control    "0"
	      sggui_pos		      "172,83,549,592"
	      block_type	      "fir_compiler_v6_2"
	      sg_icon_stat	      "140,68,1,3,white,blue,0,f63fefcf,right,,[2 ],[2 3 3 ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[57 11 11 57 ],[5.466667e-"
	      "001 5.800000e-001 6.400000e-001 ]);\npatch([137 137 140 140 ],[61 47 47 61 ],[5.466667e-001 5.800000e-001 6.400"
	      "000e-001 ]);\npatch([137 137 140 140 ],[41 7 7 41 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([3 13"
	      "6 136 3 3 ],[0 0 68 68 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 136 136 3 3 ],[0 0 68 68 0 ]"
	      ");\n\n\npatch([49.975 62.98 71.98 80.98 89.98 71.98 58.975 49.975 ],[43.99 43.99 52.99 43.99 52.99 52.99 52.99 "
	      "43.99 ],[1 1 1 ]);\npatch([58.975 71.98 62.98 49.975 58.975 ],[34.99 34.99 43.99 43.99 34.99 ],[0.931 0.946 0.9"
	      "73 ]);\npatch([49.975 62.98 71.98 58.975 49.975 ],[25.99 25.99 34.99 34.99 25.99 ],[1 1 1 ]);\npatch([58.975 89"
	      ".98 80.98 71.98 62.98 49.975 58.975 ],[16.99 16.99 25.99 16.99 25.99 25.99 16.99 ],[0.931 0.946 0.973 ]);\nfpri"
	      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
	      "t',1,'  data_tdata  ');\ncolor('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('o"
	      "utput',2,'  data_tvalid  ');\ncolor('black');port_label('output',3,'  data_tdata  ');\nfprintf('','COMMENT: end"
	      " icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "739"
	      Ports		      [1, 1]
	      Position		      [310, 89, 345, 111]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      off
	      arith_type	      "Unsigned"
	      force_bin_pt	      off
	      bin_pt		      "43"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      SID		      "740"
	      Ports		      [1, 1]
	      Position		      [310, 249, 345, 271]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      off
	      arith_type	      "Unsigned"
	      force_bin_pt	      off
	      bin_pt		      "43"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      "741"
	      Position		      [310, 215, 320, 225]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      SID		      "742"
	      Position		      [310, 55, 320, 65]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q_out"
	      SID		      "743"
	      Position		      [480, 93, 510, 107]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q_valid"
	      SID		      "744"
	      Position		      [480, 53, 510, 67]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "I_out"
	      SID		      "745"
	      Position		      [470, 253, 500, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "I_valid"
	      SID		      "746"
	      Position		      [470, 213, 500, 227]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "I_in"
	      SrcPort		      1
	      DstBlock		      "FIR_decim_35_tbt_I"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_I"
	      SrcPort		      2
	      Points		      [185, 0]
	      DstBlock		      "I_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Q_in"
	      SrcPort		      1
	      DstBlock		      "FIR_decim_35_tbt_Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_Q"
	      SrcPort		      2
	      Points		      [200, 0]
	      DstBlock		      "Q_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_I"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_Q"
	      SrcPort		      1
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_Q"
	      SrcPort		      3
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Q_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_I"
	      SrcPort		      3
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "I_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "mix_ch2_i_o"
	  SID			  "747"
	  Ports			  [1, 1]
	  Position		  [1235, 435, 1295, 455]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mix_ch2_q_o"
	  SID			  "748"
	  Ports			  [1, 1]
	  Position		  [1230, 100, 1290, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "poly35_ch2_i_o"
	  SID			  "749"
	  Ports			  [1, 1]
	  Position		  [1535, 175, 1595, 195]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "poly35_ch2_q_o"
	  SID			  "750"
	  Ports			  [1, 1]
	  Position		  [1535, 100, 1595, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rect2pol"
	  SID			  "751"
	  Ports			  [3, 3]
	  Position		  [720, 646, 935, 724]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/CORDIC 5.0 "
	  SourceType		  "Xilinx CORDIC 5.0 Block"
	  infoedit		  "CORDIC 5.0"
	  functional_selection	  "Translate"
	  architectural_configuration "Parallel"
	  pipelining_mode	  "Maximum"
	  data_format		  "SignedFraction"
	  phase_format		  "Radians"
	  input_width		  "25"
	  output_width		  "25"
	  round_mode		  "Nearest_Even"
	  iterations		  "0"
	  precision		  "0"
	  compensation_scaling	  "BRAM"
	  coarse_rotation	  on
	  aclken		  off
	  aresetn		  off
	  out_tready		  off
	  cartesian_has_tuser	  off
	  cartesian_has_tlast	  off
	  cartesian_tuser_width	  "1"
	  phase_has_tuser	  off
	  phase_has_tlast	  off
	  phase_tuser_width	  "1"
	  out_tlast_behv	  "Null"
	  flow_control		  "NonBlocking"
	  optimize_goal		  "Resources"
	  trim_axipin_name	  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  ip_name		  "CORDIC"
	  ip_version		  "5.0"
	  dsptool_ready		  "true"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  wrapper_available	  "true"
	  port_translation_map	  "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	  has_advanced_control	  "0"
	  sggui_pos		  "517,178,614,496"
	  block_type		  "cordic_v5_0"
	  sg_icon_stat		  "215,78,3,3,white,blue,0,852305f7,right,,[2 2 2 ],[3 3 3 ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[73 5 5 73 ],[5.466667e-001 5.8000"
	  "00e-001 6.400000e-001 ]);\npatch([211 211 215 215 ],[73 5 5 73 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npa"
	  "tch([4 210 210 4 4 ],[0 0 78 78 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([4 210 210 4 4 ],[0 0 78 7"
	  "8 0 ]);\n\n\npatch([82.525 98.42 109.42 120.42 131.42 109.42 93.525 82.525 ],[51.21 51.21 62.21 51.21 62.21 62.21 6"
	  "2.21 51.21 ],[1 1 1 ]);\npatch([93.525 109.42 98.42 82.525 93.525 ],[40.21 40.21 51.21 51.21 40.21 ],[0.931 0.946 0"
	  ".973 ]);\npatch([82.525 98.42 109.42 93.525 82.525 ],[29.21 29.21 40.21 40.21 29.21 ],[1 1 1 ]);\npatch([93.525 131"
	  ".42 120.42 109.42 98.42 82.525 93.525 ],[18.21 18.21 29.21 18.21 29.21 29.21 18.21 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "  cartesian_tvalid  ');\ncolor('black');port_label('input',2,'  cartesian_tdata_imag  ');\ncolor('black');port_labe"
	  "l('input',3,'  cartesian_tdata_real  ');\ncolor('black');port_label('output',1,'  dout_tvalid  ');\ncolor('black');"
	  "port_label('output',2,'  dout_tdata_phase  ');\ncolor('black');port_label('output',3,'  dout_tdata_real  ');\nfprin"
	  "tf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "tbt_amp_ch2_o"
	  SID			  "731"
	  Ports			  [1, 1]
	  Position		  [1290, 845, 1350, 865]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc_ch2_dbg"
	  SID			  "752"
	  Position		  [545, 298, 575, 312]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Amp F"
	  SID			  "753"
	  Position		  [1280, 778, 1310, 792]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Phase F"
	  SID			  "754"
	  Position		  [1280, 628, 1310, 642]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Valid F"
	  SID			  "755"
	  Position		  [1280, 688, 1310, 702]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "adc_ch2_i"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Register"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "adc_ch2_dbg"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -90]
	    DstBlock		    "Goto2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "BPF_FPGA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BPF_FPGA"
	  SrcPort		  3
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BPF_FPGA"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ADC_in"
	  SrcPort		  1
	  Points		  [195, 0; 0, 115]
	  Branch {
	    DstBlock		    "Goto1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "adc_ch2_i"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Mixer"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [5, 0; 0, 20]
	  DstBlock		  "Mixer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DDS_valid_in"
	  SrcPort		  1
	  DstBlock		  "Mixer"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "DDS_cosine_in"
	  SrcPort		  1
	  DstBlock		  "Mixer"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "DDS_msine_in"
	  SrcPort		  1
	  DstBlock		  "Mixer"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Mixer"
	  SrcPort		  2
	  Points		  [70, 0]
	  Branch {
	    DstBlock		    "decim35"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 130]
	    Branch {
	      DstBlock		      "Goto10"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "mix_ch2_i_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Mixer"
	  SrcPort		  3
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mixer"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    DstBlock		    "decim35"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -70]
	    Branch {
	      DstBlock		      "Goto11"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -70]
	      DstBlock		      "mix_ch2_q_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "decim35"
	  SrcPort		  3
	  Points		  [110, 0]
	  Branch {
	    Points		    [0, 0; 0, 90]
	    DstBlock		    "Goto3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [20, 0]
	    Branch {
	      Points		      [40, 0; 0, 205; -880, 0; 0, 210]
	      DstBlock		      "rect2pol"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, -110]
	      DstBlock		      "poly35_ch2_i_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "decim35"
	  SrcPort		  1
	  Points		  [110, 0]
	  Branch {
	    Points		    [40, 0; 0, 285; -845, 0; 0, 165]
	    DstBlock		    "rect2pol"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -60]
	    Branch {
	      DstBlock		      "Goto4"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -65]
	      DstBlock		      "poly35_ch2_q_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "decim35"
	  SrcPort		  2
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decim35"
	  SrcPort		  4
	  Points		  [130, 0; 0, 215; -810, 0; 0, 120]
	  DstBlock		  "rect2pol"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rect2pol"
	  SrcPort		  1
	  Points		  [35, 0; 0, 10]
	  Branch {
	    Points		    [145, 0; 0, -30]
	    DstBlock		    "Register4"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 25]
	    Branch {
	      Points		      [0, 95]
	      DstBlock		      "Register5"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Register6"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "rect2pol"
	  SrcPort		  2
	  Points		  [85, 0; 0, -60]
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rect2pol"
	  SrcPort		  3
	  Points		  [85, 0; 0, 30]
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register4"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Phase F"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "Goto14"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register5"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    DstBlock		    "Amp F"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    Branch {
	      DstBlock		      "Goto15"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "tbt_amp_ch2_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Register6"
	  SrcPort		  1
	  DstBlock		  "Valid F"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Register4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [25, 0; 0, 35]
	  DstBlock		  "Register5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bpf_ch2_o"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tbt_amp_ch2_o"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mix_ch2_i_o"
	  SrcPort		  1
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mix_ch2_q_o"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "poly35_ch2_q_o"
	  SrcPort		  1
	  DstBlock		  "Terminator9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "poly35_ch2_i_o"
	  SrcPort		  1
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DataReg_En"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    DstBlock		    "Mixer"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -65]
	    Branch {
	      DstBlock		      "Goto9"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -95]
	      DstBlock		      "bpf_ch2_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "DataReg_En"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BPF_FPGA"
	  SrcPort		  2
	  Points		  [95, 0; 0, 70]
	  DstBlock		  "DataReg_En"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DataReg_En"
	  SrcPort		  2
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Annotation {
	  Position		  [472, 225]
	}
	Annotation {
	  Position		  [192, 112]
	}
	Annotation {
	  Position		  [258, 119]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Channel3"
      SID		      "756"
      Ports		      [4, 4]
      Position		      [485, 1082, 630, 1208]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Channel3"
	Location		[294, 196, 1237, 729]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "ADC_in"
	  SID			  "757"
	  Position		  [125, 98, 155, 112]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DDS_valid_in"
	  SID			  "758"
	  Position		  [905, 323, 935, 337]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DDS_msine_in"
	  SID			  "759"
	  Position		  [905, 383, 935, 397]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DDS_cosine_in"
	  SID			  "760"
	  Position		  [905, 353, 935, 367]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Analysis"
	  SID			  "761"
	  Ports			  []
	  Position		  [265, 428, 305, 492]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Analysis"
	    Location		    [807, 180, 1439, 826]
	    Open		    on
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Scope
	      Name		      "ADC_in1"
	      SID		      "762"
	      Ports		      [1]
	      Position		      [440, 84, 490, 146]
	      Floating		      off
	      Location		      [676, 188, 1352, 851]
	      Open		      off
	      NumInputPorts	      "1"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "-0.1"
	      YMax		      "0.1"
	      SaveName		      "ScopeData1"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "ADC_in_FPGA"
	      SID		      "763"
	      Ports		      [1]
	      Position		      [440, 174, 490, 236]
	      Floating		      off
	      Location		      [168, 89, 844, 752]
	      Open		      on
	      NumInputPorts	      "1"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
	      }
	      List {
		ListType		ScopeGraphics
		FigureColor		"[0.5 0.5 0.5]"
		AxesColor		"[0 0 0]"
		AxesTickColor		"[1 1 1]"
		LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
		LineStyles		"-|-|-|-|-|-"
		LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
		MarkerStyles		"none|none|none|none|none|none"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "-0.25"
	      YMax		      "0.25"
	      SaveName		      "ScopeData3"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "BPF_ADC"
	      SID		      "764"
	      Ports		      [1]
	      Position		      [440, 254, 490, 316]
	      Floating		      off
	      Location		      [541, 98, 1217, 761]
	      Open		      off
	      NumInputPorts	      "1"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "-0.25"
	      YMax		      "0.25"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "CORDIC"
	      SID		      "765"
	      Ports		      [2]
	      Position		      [440, 662, 500, 753]
	      Floating		      off
	      Location		      [485, 124, 1157, 787]
	      Open		      off
	      NumInputPorts	      "2"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
		axes2			"%<SignalLabel>"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "0~-10"
	      YMax		      "0.13~45"
	      SaveName		      "ScopeData5"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "DECIM_35"
	      SID		      "766"
	      Ports		      [2]
	      Position		      [435, 536, 495, 614]
	      Floating		      off
	      Location		      [158, 127, 834, 790]
	      Open		      off
	      NumInputPorts	      "2"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
		axes2			"%<SignalLabel>"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "2.60209e-018~-0.0607492"
	      YMax		      "0.0475~-0.060745"
	      SaveName		      "ScopeData4"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      SID		      "767"
	      Position		      [15, 190, 130, 220]
	      GotoTag		      "ADC_IN_FPGA"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      SID		      "768"
	      Position		      [15, 271, 130, 299]
	      GotoTag		      "BPF_ADC_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From10"
	      SID		      "769"
	      Position		      [15, 714, 155, 746]
	      GotoTag		      "CORDIC_T_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      SID		      "770"
	      Position		      [15, 100, 130, 130]
	      GotoTag		      "ADC_IN"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      SID		      "771"
	      Position		      [15, 361, 130, 389]
	      GotoTag		      "MIX_I_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      SID		      "772"
	      Position		      [15, 431, 130, 459]
	      GotoTag		      "MIX_Q_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From5"
	      SID		      "773"
	      Position		      [15, 540, 145, 570]
	      GotoTag		      "DECIM_35_I_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From6"
	      SID		      "774"
	      Position		      [15, 580, 150, 610]
	      GotoTag		      "DECIM_35_Q_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From7"
	      SID		      "775"
	      Position		      [15, 670, 150, 700]
	      GotoTag		      "CORDIC_R_FPGA_OUT"
	      TagVisibility	      "scoped"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From8"
	      SID		      "776"
	      Position		      [15, 396, 150, 424]
	      GotoTag		      "DDS_MSIN_FPGA_OUT"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From9"
	      SID		      "777"
	      Position		      [15, 466, 150, 494]
	      GotoTag		      "DDS_COS_FPGA_OUT"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      SID		      "778"
	      Ports		      [1, 1]
	      Position		      [225, 195, 285, 215]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      SID		      "779"
	      Ports		      [1, 1]
	      Position		      [225, 275, 285, 295]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "MIX"
	      SID		      "780"
	      Ports		      [4]
	      Position		      [430, 356, 500, 499]
	      Floating		      off
	      Location		      [531, 177, 1250, 956]
	      Open		      off
	      NumInputPorts	      "4"
	      List {
		ListType		AxesTitles
		axes1			"BPF ADC Output"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
		axes4			"%<SignalLabel>"
	      }
	      TimeRange		      "0.00011214"
	      YMin		      "-0.1~-1.5~-0.002~-1.5"
	      YMax		      "1~1.5~0.00075~1.5"
	      SaveName		      "ScopeData2"
	      DataFormat	      "StructureWithTime"
	      MaxDataPoints	      "1000000"
	      SampleInput	      on
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o10"
	      SID		      "781"
	      Ports		      [1, 1]
	      Position		      [230, 470, 290, 490]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o3"
	      SID		      "782"
	      Ports		      [1, 1]
	      Position		      [230, 365, 290, 385]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o4"
	      SID		      "783"
	      Ports		      [1, 1]
	      Position		      [230, 435, 290, 455]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o5"
	      SID		      "784"
	      Ports		      [1, 1]
	      Position		      [235, 545, 295, 565]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o6"
	      SID		      "785"
	      Ports		      [1, 1]
	      Position		      [235, 585, 295, 605]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o7"
	      SID		      "786"
	      Ports		      [1, 1]
	      Position		      [235, 675, 295, 695]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o8"
	      SID		      "787"
	      Ports		      [1, 1]
	      Position		      [235, 720, 295, 740]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bpf_ch0_o9"
	      SID		      "788"
	      Ports		      [1, 1]
	      Position		      [230, 400, 290, 420]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      DstBlock		      "ADC_in1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "BPF_ADC"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      DstBlock		      "ADC_in_FPGA"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o3"
	      SrcPort		      1
	      DstBlock		      "MIX"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o4"
	      SrcPort		      1
	      DstBlock		      "MIX"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From8"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o9"
	      SrcPort		      1
	      DstBlock		      "MIX"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From9"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o10"
	      SrcPort		      1
	      DstBlock		      "MIX"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o5"
	      SrcPort		      1
	      DstBlock		      "DECIM_35"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From5"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o6"
	      SrcPort		      1
	      DstBlock		      "DECIM_35"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From6"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o7"
	      SrcPort		      1
	      DstBlock		      "CORDIC"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From7"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bpf_ch0_o8"
	      SrcPort		      1
	      DstBlock		      "CORDIC"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From10"
	      SrcPort		      1
	      DstBlock		      "bpf_ch0_o8"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "BPF_FPGA"
	  SID			  "789"
	  Ports			  [1, 3]
	  Position		  [610, 148, 705, 292]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIR Compiler 6.3 "
	  SourceType		  "Xilinx FIR Compiler 6.3 Block"
	  coefficientvector	  "Hbpf_adc.Numerator"
	  coefficient_sets	  "1"
	  coefficient_reload	  off
	  filter_type		  "Single_Rate"
	  rate_change_type	  "Integer"
	  interpolation_rate	  "1"
	  decimation_rate	  "1"
	  zero_pack_factor	  "1"
	  channel_sequence	  "Basic"
	  number_channels	  "1"
	  pattern_list		  "'P4-0,P4-1,P4-2,P4-3,P4-4'"
	  number_paths		  "1"
	  infoedit		  "Maximum Possible : Maximizes oversampling rate. Abstracted input handshake (no s_data_tvalid) and auto"
	  "matic rate propagation.<br>Hardware Oversampling Rate : Specifies oversampling rate relative to the input sample pe"
	  "riod. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Sample Period : Specifies ab"
	  "solute oversampling rate. No input handshake abstraction (exposes s_data_tvalid) and no rate propagation."
	  ratespecification	  "Hardware_Oversampling_Rate"
	  sampleperiod		  "94"
	  hardwareoversamplingrate "1"
	  coefficient_sign	  "Signed"
	  quantization		  "Quantize_Only"
	  coefficient_width	  "16"
	  bestprecision		  off
	  coefficient_fractional_bits "17"
	  coefficient_structure	  "Inferred"
	  output_rounding_mode	  "Full_Precision"
	  output_width		  "34"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  filter_architecture	  "Systolic_Multiply_Accumulate"
	  optimization_goal	  "Area"
	  data_buffer_type	  "Automatic"
	  coefficient_buffer_type "Automatic"
	  input_buffer_type	  "Automatic"
	  output_buffer_type	  "Automatic"
	  preference_for_other_storage "Automatic"
	  multi_column_support	  "Automatic"
	  columnconfig		  "'41'"
	  inter_column_pipe_length "4"
	  data_has_tlast	  "Not_Required"
	  m_data_has_tready	  off
	  s_data_has_fifo	  off
	  s_data_has_tuser	  "Not_Required"
	  m_data_has_tuser	  "Not_Required"
	  s_config_sync_mode	  "On_Vector"
	  s_config_method	  "Single"
	  num_reload_slots	  "1"
	  has_aclken		  off
	  has_aresetn		  off
	  infoeditControl	  "ARESETn must be asserted for a minmum of 2 cycles"
	  trim_axipin_name	  on
	  passband_min		  "0.0"
	  passband_max		  "0.5"
	  stopband_min		  "0.5"
	  stopband_max		  "1.0"
	  filter_selection	  "1"
	  gui_behaviour		  "Sysgen_GUI"
	  data_sign		  "Signed"
	  data_width		  "16"
	  data_fractional_bits	  "0"
	  data_tuser_width	  "1"
	  wrapper_available	  "true"
	  ip_wrap_arbitrary_binary_point "true"
	  simulation_type	  "external_xfix"
	  simulation_model	  "firv6_3_CModel:firv6_3_cmodel"
	  ip_name		  "FIR Compiler"
	  ip_version		  "6.3"
	  dsptool_ready		  "true"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  ipcore_xco_need_fpga_part "true"
	  port_translation_map	  "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	  run_core_at_system_period "true"
	  ipcore_fpga_part	  "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
	  has_advanced_control	  "0"
	  sggui_pos		  "633,98,644,506"
	  block_type		  "fir_compiler_v6_3"
	  sg_icon_stat		  "95,144,1,3,white,blue,0,f63fefcf,right,,[2 ],[2 3 3 ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 2 2 ],[121 23 23 121 ],[5.466667e-001 5."
	  "800000e-001 6.400000e-001 ]);\npatch([93 93 95 95 ],[139 105 105 139 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]"
	  ");\npatch([93 93 95 95 ],[89 5 5 89 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([2 92 92 2 2 ],[0 0 144"
	  " 144 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([2 92 92 2 2 ],[0 0 144 144 0 ]);\n\n\npatch([18.075 "
	  "36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[86.43 86.43 99.43 86.43 99.43 99.43 99.43 86.43 ],[1 1 1 ]);\npatch("
	  "[31.075 49.86 36.86 18.075 31.075 ],[73.43 73.43 86.43 86.43 73.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49"
	  ".86 31.075 18.075 ],[60.43 60.43 73.43 73.43 60.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.07"
	  "5 ],[47.43 47.43 60.43 47.43 60.43 60.43 47.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tdata  ');\ncolor('black');por"
	  "t_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  data_tvalid  ');\ncolor('black');po"
	  "rt_label('output',3,'  data_tdata  ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  SID			  "790"
	  Ports			  [0, 1]
	  Position		  [985, 290, 1020, 310]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "1"
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "24"
	  bin_pt		  "22"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "dt_sim"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "171,253,336,431"
	  block_type		  "constant"
	  sg_icon_stat		  "35,20,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,"
	  "'1');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  SID			  "791"
	  Ports			  [0, 1]
	  Position		  [985, 211, 1020, 229]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed (2's comp)"
	  n_bits		  "25"
	  bin_pt		  "23"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "dt_sim"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "171,253,336,431"
	  block_type		  "constant"
	  sg_icon_stat		  "35,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 18 18 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[11.22 11.22 1"
	  "3.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[9.22 9.22 11.22 11.22 9.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([14"
	  ".55 21.44 19.44 17.44 15.44 12.55 14.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  SID			  "1385"
	  Ports			  [1, 1]
	  Position		  [745, 255, 790, 285]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "25"
	  bin_pt		  "23"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Flag as error"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "399,129,457,562"
	  block_type		  "convert"
	  sg_icon_stat		  "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cas"
	  "t');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DataReg_En"
	  SID			  "1386"
	  Ports			  [2, 2]
	  Position		  [850, 260, 900, 300]
	  BackgroundColor	  "lightBlue"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "DataReg_En"
	    Location		    [783, 207, 1499, 864]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Din"
	      SID		      "1387"
	      Position		      [65, 98, 95, 112]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "1388"
	      Position		      [65, 243, 95, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "1389"
	      Ports		      [2, 1]
	      Position		      [420, 92, 465, 143]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('ou"
	      "tput',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      SID		      "1390"
	      Ports		      [1, 1]
	      Position		      [420, 224, 465, 276]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,52,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 52 52 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 52 52 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32."
	      "66 32.66 38.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 3"
	      "2.66 32.66 26.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}',"
	      "'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Dout"
	      SID		      "1391"
	      Position		      [580, 113, 610, 127]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Valid"
	      SID		      "1392"
	      Position		      [580, 243, 610, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Din"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [240, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -120]
		DstBlock		"Register"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility1"
	  SID			  "800"
	  Position		  [260, 537, 306, 562]
	  GotoTag		  "MIX_Q_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility2"
	  SID			  "801"
	  Position		  [260, 597, 306, 622]
	  GotoTag		  "MIX_I_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility29"
	  SID			  "802"
	  Position		  [45, 537, 91, 562]
	  GotoTag		  "ADC_IN"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility3"
	  SID			  "803"
	  Position		  [335, 537, 381, 562]
	  GotoTag		  "DECIM_35_Q_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility30"
	  SID			  "804"
	  Position		  [115, 537, 161, 562]
	  GotoTag		  "ADC_IN_FPGA"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility31"
	  SID			  "805"
	  Position		  [185, 537, 231, 562]
	  GotoTag		  "BPF_ADC_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility4"
	  SID			  "806"
	  Position		  [335, 597, 381, 622]
	  GotoTag		  "DECIM_35_I_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility5"
	  SID			  "807"
	  Position		  [410, 537, 456, 562]
	  GotoTag		  "CORDIC_T_FPGA_OUT"
	}
	Block {
	  BlockType		  GotoTagVisibility
	  Name			  "Goto Tag\nVisibility6"
	  SID			  "808"
	  Position		  [410, 597, 456, 622]
	  GotoTag		  "CORDIC_R_FPGA_OUT"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "809"
	  Position		  [250, 207, 325, 233]
	  BlockMirror		  on
	  GotoTag		  "ADC_IN"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  SID			  "810"
	  Position		  [1070, 431, 1195, 459]
	  BlockMirror		  on
	  GotoTag		  "MIX_I_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  SID			  "811"
	  Position		  [1065, 166, 1190, 194]
	  BlockMirror		  on
	  GotoTag		  "MIX_Q_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  SID			  "812"
	  Position		  [990, 554, 1125, 586]
	  BlockMirror		  on
	  GotoTag		  "CORDIC_T_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto15"
	  SID			  "813"
	  Position		  [995, 840, 1135, 870]
	  BlockMirror		  on
	  GotoTag		  "CORDIC_R_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "814"
	  Position		  [370, 116, 495, 144]
	  BlockMirror		  on
	  GotoTag		  "ADC_IN_FPGA"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  SID			  "815"
	  Position		  [1300, 370, 1445, 400]
	  BlockMirror		  on
	  GotoTag		  "DECIM_35_I_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  SID			  "816"
	  Position		  [1295, 160, 1455, 190]
	  BlockMirror		  on
	  GotoTag		  "DECIM_35_Q_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  SID			  "817"
	  Position		  [820, 191, 945, 219]
	  BlockMirror		  on
	  GotoTag		  "BPF_ADC_FPGA_OUT"
	  TagVisibility		  "scoped"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Mixer"
	  SID			  "818"
	  Ports			  [6, 3]
	  Position		  [1050, 220, 1140, 410]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Mixer"
	    Location		    [209, 262, 1387, 802]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din_q"
	      SID		      "819"
	      Position		      [75, 308, 105, 322]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din_i"
	      SID		      "820"
	      Position		      [75, 463, 105, 477]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "821"
	      Position		      [75, 393, 105, 407]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dds_valid"
	      SID		      "822"
	      Position		      [75, 23, 105, 37]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dds_cosine"
	      SID		      "823"
	      Position		      [75, 148, 105, 162]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dds_msine"
	      SID		      "824"
	      Position		      [75, 83, 105, 97]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ComplexMult"
	      SID		      "825"
	      Ports		      [6, 3]
	      Position		      [640, 32, 765, 288]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Complex Multiplier 5.0 "
	      SourceType	      "Xilinx Complex Multiplier 5.0  Block"
	      hasatlast		      off
	      hasatuser		      off
	      atuserwidth	      "1"
	      hasbtlast		      off
	      hasbtuser		      off
	      btuserwidth	      "1"
	      multtype		      "Use_Mults"
	      optimizegoal	      "Performance"
	      flowcontrol	      "NonBlocking"
	      outputwidth	      "25"
	      roundmode		      "Truncate"
	      hasctrltlast	      off
	      hasctrltuser	      off
	      ctrltuserwidth	      "1"
	      outtlastbehv	      "Null"
	      latencyconfig	      "Manual"
	      minimumlatency	      "6"
	      aclken		      off
	      aresetn		      off
	      trim_axipin_name	      on
	      aportwidth	      "63"
	      bportwidth	      "63"
	      ip_name		      "Complex Multiplier"
	      ip_version	      "5.0"
	      dsptool_ready	      "true"
	      ipcore_usecache	      "true"
	      ipcore_useipmodelcache  "true"
	      ipcore_verbose	      "false"
	      ipcore_latency_parameter "'minimumlatency'"
	      wrapper_available	      "true"
	      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst'}"
	      structural_sim	      "false"
	      has_advanced_control    "0"
	      sggui_pos		      "671,160,336,532"
	      block_type	      "cmpy_v5_0"
	      sg_icon_stat	      "125,256,6,3,white,blue,0,7e63527f,right,,[2 2 2 3 3 3 ],[4 4 4 ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[242 134 134 242 ],[6.0250"
	      "00e-001 6.400000e-001 7.075000e-001 ]);\npatch([0 0 3 3 ],[122 14 14 122 ],[4.350000e-001 4.600000e-001 5.05000"
	      "0e-001 ]);\npatch([122 122 125 125 ],[242 14 14 242 ],[2.675000e-001 2.800000e-001 3.025000e-001 ]);\npatch([3 "
	      "121 121 3 3 ],[0 0 256 256 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 121 121 3 3 ],[0 0 256 2"
	      "56 0 ]);\n\n\npatch([24.175 48.74 65.74 82.74 99.74 65.74 41.175 24.175 ],[146.87 146.87 163.87 146.87 163.87 1"
	      "63.87 163.87 146.87 ],[1 1 1 ]);\npatch([41.175 65.74 48.74 24.175 41.175 ],[129.87 129.87 146.87 146.87 129.87"
	      " ],[0.931 0.946 0.973 ]);\npatch([24.175 48.74 65.74 41.175 24.175 ],[112.87 112.87 129.87 129.87 112.87 ],[1 1"
	      " 1 ]);\npatch([41.175 99.74 82.74 65.74 48.74 24.175 41.175 ],[95.87 95.87 112.87 95.87 112.87 112.87 95.87 ],["
	      "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	      "r('black');port_label('input',1,'  a_tvalid  ');\ncolor('black');port_label('input',2,'  a_tdata_imag  ');\ncol"
	      "or('black');port_label('input',3,'  a_tdata_real  ');\ncolor('black');port_label('input',4,'  b_tvalid  ');\nco"
	      "lor('black');port_label('input',5,'  b_tdata_imag  ');\ncolor('black');port_label('input',6,'  b_tdata_real  ')"
	      ";\ncolor('black');port_label('output',1,'  dout_tvalid  ');\ncolor('black');port_label('output',2,'  dout_tdata"
	      "_imag  ');\ncolor('black');port_label('output',3,'  dout_tdata_real  ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "826"
	      Ports		      [1, 1]
	      Position		      [900, 233, 930, 257]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "25"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "357,175,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      SID		      "827"
	      Ports		      [1, 1]
	      Position		      [900, 148, 930, 172]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "25"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "357,175,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "DataReg_En"
	      SID		      "828"
	      Ports		      [2, 2]
	      Position		      [340, 301, 415, 359]
	      BackgroundColor	      "lightBlue"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"DataReg_En"
		Location		[783, 207, 1499, 864]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Din"
		  SID			  "829"
		  Position		  [65, 98, 95, 112]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  SID			  "830"
		  Position		  [65, 243, 95, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "831"
		  Ports			  [2, 1]
		  Position		  [420, 92, 465, 143]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31.66 31.66 3"
		  "7.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 31.66 31.66 25"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('bla"
		  "ck');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "832"
		  Ports			  [1, 1]
		  Position		  [420, 224, 465, 276]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,52,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 52 52 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 52 52 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32.66 32.66 3"
		  "8.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 32.66 32.66 26"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Dout"
		  SID			  "833"
		  Position		  [580, 113, 610, 127]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  SID			  "834"
		  Position		  [580, 243, 610, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Din"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "Dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "Valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [240, 0]
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -120]
		    DstBlock		    "Register"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "DataReg_En1"
	      SID		      "835"
	      Ports		      [2, 2]
	      Position		      [345, 456, 420, 514]
	      BackgroundColor	      "lightBlue"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"DataReg_En1"
		Location		[460, 74, 1389, 772]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Din"
		  SID			  "836"
		  Position		  [65, 98, 95, 112]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  SID			  "837"
		  Position		  [65, 243, 95, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "838"
		  Ports			  [2, 1]
		  Position		  [420, 92, 465, 143]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31.66 31.66 3"
		  "7.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 31.66 31.66 25"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('bla"
		  "ck');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  SID			  "839"
		  Ports			  [1, 1]
		  Position		  [420, 224, 465, 276]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,52,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 52 52 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 52 52 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32.66 32.66 3"
		  "8.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 32.66 32.66 26"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf"
		  "('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Dout"
		  SID			  "840"
		  Position		  [580, 113, 610, 127]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  SID			  "841"
		  Position		  [580, 243, 610, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [260, 0]
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -120]
		    DstBlock		    "Register"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  DstBlock		  "Valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "Dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Din"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "842"
	      Ports		      [1, 1]
	      Position		      [495, 304, 530, 326]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p. If register retiming is enabled, the delay line is a chain of flip-flops."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[7 14 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,268"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"b_i"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "843"
	      Ports		      [1, 1]
	      Position		      [495, 459, 530, 481]
	      NamePlacement	      "alternate"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p. If register retiming is enabled, the delay line is a chain of flip-flops."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[7 14 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,268"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"b_r"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      SID		      "844"
	      Ports		      [2, 1]
	      Position		      [240, 83, 270, 112]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 "
	      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 1"
	      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('input',2,'en');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"a_i"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      SID		      "845"
	      Ports		      [2, 1]
	      Position		      [240, 148, 270, 177]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 "
	      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 1"
	      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('input',2,'en');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"a_r"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      SID		      "846"
	      Ports		      [2, 1]
	      Position		      [975, 153, 1005, 182]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 "
	      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 1"
	      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('input',2,'en');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      SID		      "847"
	      Ports		      [2, 1]
	      Position		      [980, 238, 1010, 267]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 29 29 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 "
	      "18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 1"
	      "8.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('input',2,'en');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "848"
	      Ports		      [1, 1]
	      Position		      [820, 149, 855, 171]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      off
	      arith_type	      "Unsigned"
	      force_bin_pt	      off
	      bin_pt		      "22"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      SID		      "849"
	      Ports		      [1, 1]
	      Position		      [820, 234, 855, 256]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      off
	      arith_type	      "Unsigned"
	      force_bin_pt	      off
	      bin_pt		      "22"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      "850"
	      Position		      [1040, 163, 1070, 177]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "I"
	      SID		      "851"
	      Position		      [1040, 248, 1070, 262]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      SID		      "852"
	      Position		      [445, 493, 475, 507]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din_q"
	      SrcPort		      1
	      DstBlock		      "DataReg_En"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DataReg_En"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din_i"
	      SrcPort		      1
	      DstBlock		      "DataReg_En1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DataReg_En1"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [210, 0]
	      Branch {
		Points			[0, -55]
		DstBlock		"DataReg_En"
		DstPort			2
	      }
	      Branch {
		Points			[0, 100]
		DstBlock		"DataReg_En1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "dds_cosine"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dds_msine"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "a_r"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [295, 0; 0, -25]
	      DstBlock		      "ComplexMult"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	    Line {
	      Name		      "a_i"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "ComplexMult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ComplexMult"
	      SrcPort		      2
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ComplexMult"
	      SrcPort		      3
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ComplexMult"
	      SrcPort		      1
	      Points		      [20, 0; 0, 100]
	      Branch {
		Points			[0, 85]
		DstBlock		"Delay7"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay6"
		DstPort			2
	      }
	    }
	    Line {
	      Name		      "b_r"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [55, 0; 0, -210]
	      DstBlock		      "ComplexMult"
	      DstPort		      6
	    }
	    Line {
	      Name		      "b_i"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [35, 0; 0, -95]
	      DstBlock		      "ComplexMult"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "DataReg_En"
	      SrcPort		      2
	      Points		      [45, 0; 0, -165]
	      DstBlock		      "ComplexMult"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "I"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DataReg_En1"
	      SrcPort		      2
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Delay7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "Delay6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dds_valid"
	      SrcPort		      1
	      Points		      [70, 0; 0, 30]
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Delay2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 65]
		  DstBlock		  "Delay3"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"ComplexMult"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  SID			  "853"
	  Ports			  [1, 1]
	  Position		  [545, 204, 575, 236]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "230,349,348,192"
	  block_type		  "register"
	  sg_icon_stat		  "30,32,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 32 32 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[20.44 20.44 24.44 "
	  "20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 20.44 16.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register4"
	  SID			  "854"
	  Ports			  [2, 1]
	  Position		  [1155, 616, 1185, 649]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,33,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 33 33 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 33 33 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[20.44 20.44 24.44 "
	  "20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 20.44 16.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register5"
	  SID			  "855"
	  Ports			  [2, 1]
	  Position		  [1155, 766, 1185, 799]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,33,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 33 33 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 33 33 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[20.44 20.44 24.44 "
	  "20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 20.44 16.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register6"
	  SID			  "856"
	  Ports			  [1, 1]
	  Position		  [1155, 678, 1185, 712]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,34,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 34 34 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 34 34 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 "
	  "21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.44 17.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  SID			  "857"
	  Ports			  [1, 1]
	  Position		  [1055, 614, 1090, 636]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  off
	  arith_type		  "Unsigned"
	  force_bin_pt		  off
	  bin_pt		  "18"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  SID			  "858"
	  Ports			  [1, 1]
	  Position		  [1055, 729, 1090, 751]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  off
	  arith_type		  "Unsigned"
	  force_bin_pt		  off
	  bin_pt		  "19"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "reinterpret');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "859"
	  Position		  [715, 165, 725, 175]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "860"
	  Position		  [1390, 260, 1400, 270]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "1393"
	  Position		  [915, 285, 925, 295]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "862"
	  Position		  [1155, 375, 1165, 385]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "863"
	  Position		  [1055, 105, 1065, 115]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  "864"
	  Position		  [1365, 850, 1375, 860]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  SID			  "865"
	  Position		  [1310, 440, 1320, 450]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "866"
	  Position		  [1305, 105, 1315, 115]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  SID			  "867"
	  Position		  [1610, 180, 1620, 190]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator9"
	  SID			  "868"
	  Position		  [1610, 105, 1620, 115]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adc_ch3_i"
	  SID			  "869"
	  Ports			  [1, 1]
	  Position		  [430, 210, 495, 230]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "15"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "dt_sim"
	  dbl_ovrd		  off
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "508,0,348,645"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bpf_ch3_o"
	  SID			  "870"
	  Ports			  [1, 1]
	  Position		  [980, 100, 1040, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "decim35"
	  SID			  "872"
	  Ports			  [2, 4]
	  Position		  [1290, 215, 1375, 345]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "decim35"
	    Location		    [472, 414, 1306, 791]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Q_in"
	      SID		      "873"
	      Position		      [20, 71, 55, 89]
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "I_in"
	      SID		      "874"
	      Position		      [20, 230, 55, 250]
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "875"
	      Ports		      [1, 1]
	      Position		      [390, 88, 420, 112]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "25"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "696,164,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      SID		      "876"
	      Ports		      [1, 1]
	      Position		      [390, 248, 420, 272]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "25"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "357,175,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\nc"
	      "olor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FIR_decim_35_tbt_I"
	      SID		      "877"
	      Ports		      [1, 3]
	      Position		      [120, 209, 265, 271]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/FIR Compiler 6.2 "
	      SourceType	      "Xilinx FIR Compiler 6.2 Block"
	      coefficientvector	      "Hpoly_35.Numerator"
	      coefficient_sets	      "1"
	      filter_type	      "Decimation"
	      rate_change_type	      "Integer"
	      interpolation_rate      "1"
	      decimation_rate	      "35"
	      number_channels	      "1"
	      infoedit		      "Maximum Possible : Maximizes oversampling rate. Abstracted input handshake (no s_data_tvalid) "
	      "and automatic rate propagation.<br>Hardware Oversampling Rate : Specifies oversampling rate relative to the inp"
	      "ut sample period. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Sample Perio"
	      "d : Specifies absolute oversampling rate. No input handshake abstraction (exposes s_data_tvalid) and no rate pr"
	      "opagation."
	      ratespecification	      "Maximum_Possible"
	      sampleperiod	      "1"
	      hardwareoversamplingrate "1"
	      filter_architecture     "Systolic_Multiply_Accumulate"
	      coefficient_reload      off
	      coefficient_sign	      "Signed"
	      quantization	      "Quantize_Only"
	      coefficient_width	      "16"
	      bestprecision	      on
	      coefficient_fractional_bits "20"
	      coefficient_structure   "Inferred"
	      number_paths	      "1"
	      output_rounding_mode    "Full_Precision"
	      output_width	      "37"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      optimization_goal	      "Area"
	      data_has_tlast	      "Not_Required"
	      m_data_has_tready	      off
	      s_data_has_fifo	      off
	      s_data_has_tuser	      "Not_Required"
	      m_data_has_tuser	      "Not_Required"
	      s_config_sync_mode      "On_Vector"
	      s_config_method	      "Single"
	      num_reload_slots	      "1"
	      has_aclken	      off
	      has_aresetn	      off
	      multi_column_support    "Disabled"
	      columnconfig	      "'14'"
	      inter_column_pipe_length "4"
	      data_buffer_type	      "Automatic"
	      coefficient_buffer_type "Automatic"
	      input_buffer_type	      "Automatic"
	      output_buffer_type      "Automatic"
	      preference_for_other_storage "Automatic"
	      trim_axipin_name	      on
	      passband_min	      "0.0"
	      passband_max	      "0.5"
	      stopband_min	      "0.5"
	      stopband_max	      "1.0"
	      filter_selection	      "1"
	      gui_behaviour	      "Sysgen_GUI"
	      data_sign		      "Signed"
	      data_width	      "16"
	      data_fractional_bits    "0"
	      wrapper_available	      "true"
	      ip_wrap_arbitrary_binary_point "true"
	      ip_name		      "FIR Compiler"
	      ip_version	      "6.2"
	      dsptool_ready	      "true"
	      ipcore_usecache	      "true"
	      ipcore_useipmodelcache  "true"
	      ipcore_xco_need_fpga_part	"true"
	      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	      run_core_at_system_period	"true"
	      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
	      structural_sim	      "false"
	      has_advanced_control    "0"
	      sggui_pos		      "172,83,549,592"
	      block_type	      "fir_compiler_v6_2"
	      sg_icon_stat	      "145,62,1,3,white,blue,0,f63fefcf,right,,[2 ],[2 3 3 ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[52 10 10 52 ],[5.466667e-"
	      "001 5.800000e-001 6.400000e-001 ]);\npatch([142 142 145 145 ],[58 44 44 58 ],[5.466667e-001 5.800000e-001 6.400"
	      "000e-001 ]);\npatch([142 142 145 145 ],[38 4 4 38 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([3 14"
	      "1 141 3 3 ],[0 0 62 62 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 141 141 3 3 ],[0 0 62 62 0 ]"
	      ");\n\n\npatch([54.2 65.76 73.76 81.76 89.76 73.76 62.2 54.2 ],[39.88 39.88 47.88 39.88 47.88 47.88 47.88 39.88 "
	      "],[1 1 1 ]);\npatch([62.2 73.76 65.76 54.2 62.2 ],[31.88 31.88 39.88 39.88 31.88 ],[0.931 0.946 0.973 ]);\npatc"
	      "h([54.2 65.76 73.76 62.2 54.2 ],[23.88 23.88 31.88 31.88 23.88 ],[1 1 1 ]);\npatch([62.2 89.76 81.76 73.76 65.7"
	      "6 54.2 62.2 ],[15.88 15.88 23.88 15.88 23.88 23.88 15.88 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end ico"
	      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tdata  ');\n"
	      "color('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  data_tvalid  "
	      "');\ncolor('black');port_label('output',3,'  data_tdata  ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FIR_decim_35_tbt_Q"
	      SID		      "878"
	      Ports		      [1, 3]
	      Position		      [120, 46, 260, 114]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/FIR Compiler 6.2 "
	      SourceType	      "Xilinx FIR Compiler 6.2 Block"
	      coefficientvector	      "Hpoly_35.Numerator"
	      coefficient_sets	      "1"
	      filter_type	      "Decimation"
	      rate_change_type	      "Integer"
	      interpolation_rate      "1"
	      decimation_rate	      "35"
	      number_channels	      "1"
	      infoedit		      "Maximum Possible : Maximizes oversampling rate. Abstracted input handshake (no s_data_tvalid) "
	      "and automatic rate propagation.<br>Hardware Oversampling Rate : Specifies oversampling rate relative to the inp"
	      "ut sample period. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Sample Perio"
	      "d : Specifies absolute oversampling rate. No input handshake abstraction (exposes s_data_tvalid) and no rate pr"
	      "opagation."
	      ratespecification	      "Maximum_Possible"
	      sampleperiod	      "1"
	      hardwareoversamplingrate "1"
	      filter_architecture     "Systolic_Multiply_Accumulate"
	      coefficient_reload      off
	      coefficient_sign	      "Signed"
	      quantization	      "Quantize_Only"
	      coefficient_width	      "16"
	      bestprecision	      on
	      coefficient_fractional_bits "20"
	      coefficient_structure   "Inferred"
	      number_paths	      "1"
	      output_rounding_mode    "Full_Precision"
	      output_width	      "37"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      optimization_goal	      "Area"
	      data_has_tlast	      "Not_Required"
	      m_data_has_tready	      off
	      s_data_has_fifo	      off
	      s_data_has_tuser	      "Not_Required"
	      m_data_has_tuser	      "Not_Required"
	      s_config_sync_mode      "On_Vector"
	      s_config_method	      "Single"
	      num_reload_slots	      "1"
	      has_aclken	      off
	      has_aresetn	      off
	      multi_column_support    "Disabled"
	      columnconfig	      "'14'"
	      inter_column_pipe_length "4"
	      data_buffer_type	      "Automatic"
	      coefficient_buffer_type "Automatic"
	      input_buffer_type	      "Automatic"
	      output_buffer_type      "Automatic"
	      preference_for_other_storage "Automatic"
	      trim_axipin_name	      on
	      passband_min	      "0.0"
	      passband_max	      "0.5"
	      stopband_min	      "0.5"
	      stopband_max	      "1.0"
	      filter_selection	      "1"
	      gui_behaviour	      "Sysgen_GUI"
	      data_sign		      "Signed"
	      data_width	      "16"
	      data_fractional_bits    "0"
	      wrapper_available	      "true"
	      ip_wrap_arbitrary_binary_point "true"
	      ip_name		      "FIR Compiler"
	      ip_version	      "6.2"
	      dsptool_ready	      "true"
	      ipcore_usecache	      "true"
	      ipcore_useipmodelcache  "true"
	      ipcore_xco_need_fpga_part	"true"
	      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	      run_core_at_system_period	"true"
	      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
	      structural_sim	      "false"
	      has_advanced_control    "0"
	      sggui_pos		      "172,83,549,592"
	      block_type	      "fir_compiler_v6_2"
	      sg_icon_stat	      "140,68,1,3,white,blue,0,f63fefcf,right,,[2 ],[2 3 3 ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[57 11 11 57 ],[5.466667e-"
	      "001 5.800000e-001 6.400000e-001 ]);\npatch([137 137 140 140 ],[61 47 47 61 ],[5.466667e-001 5.800000e-001 6.400"
	      "000e-001 ]);\npatch([137 137 140 140 ],[41 7 7 41 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([3 13"
	      "6 136 3 3 ],[0 0 68 68 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 136 136 3 3 ],[0 0 68 68 0 ]"
	      ");\n\n\npatch([49.975 62.98 71.98 80.98 89.98 71.98 58.975 49.975 ],[43.99 43.99 52.99 43.99 52.99 52.99 52.99 "
	      "43.99 ],[1 1 1 ]);\npatch([58.975 71.98 62.98 49.975 58.975 ],[34.99 34.99 43.99 43.99 34.99 ],[0.931 0.946 0.9"
	      "73 ]);\npatch([49.975 62.98 71.98 58.975 49.975 ],[25.99 25.99 34.99 34.99 25.99 ],[1 1 1 ]);\npatch([58.975 89"
	      ".98 80.98 71.98 62.98 49.975 58.975 ],[16.99 16.99 25.99 16.99 25.99 25.99 16.99 ],[0.931 0.946 0.973 ]);\nfpri"
	      "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
	      "t',1,'  data_tdata  ');\ncolor('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('o"
	      "utput',2,'  data_tvalid  ');\ncolor('black');port_label('output',3,'  data_tdata  ');\nfprintf('','COMMENT: end"
	      " icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "879"
	      Ports		      [1, 1]
	      Position		      [310, 89, 345, 111]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      off
	      arith_type	      "Unsigned"
	      force_bin_pt	      off
	      bin_pt		      "43"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      SID		      "880"
	      Ports		      [1, 1]
	      Position		      [310, 249, 345, 271]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      off
	      arith_type	      "Unsigned"
	      force_bin_pt	      off
	      bin_pt		      "43"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 22 22 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 22 22 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[11.3"
	      "3 11.33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[8.33 8.33 11.33 "
	      "11.33 8.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      "881"
	      Position		      [310, 215, 320, 225]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      SID		      "882"
	      Position		      [310, 55, 320, 65]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q_out"
	      SID		      "883"
	      Position		      [480, 93, 510, 107]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q_valid"
	      SID		      "884"
	      Position		      [480, 53, 510, 67]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "I_out"
	      SID		      "885"
	      Position		      [470, 253, 500, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "I_valid"
	      SID		      "886"
	      Position		      [470, 213, 500, 227]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "I_in"
	      SrcPort		      1
	      DstBlock		      "FIR_decim_35_tbt_I"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_I"
	      SrcPort		      2
	      Points		      [185, 0]
	      DstBlock		      "I_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Q_in"
	      SrcPort		      1
	      DstBlock		      "FIR_decim_35_tbt_Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_Q"
	      SrcPort		      2
	      Points		      [200, 0]
	      DstBlock		      "Q_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_I"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_Q"
	      SrcPort		      1
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_Q"
	      SrcPort		      3
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Q_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIR_decim_35_tbt_I"
	      SrcPort		      3
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "I_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "mix_ch3_i_o"
	  SID			  "887"
	  Ports			  [1, 1]
	  Position		  [1235, 435, 1295, 455]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mix_ch3_q_o"
	  SID			  "888"
	  Ports			  [1, 1]
	  Position		  [1230, 100, 1290, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "poly35_ch3_i_o"
	  SID			  "889"
	  Ports			  [1, 1]
	  Position		  [1535, 175, 1595, 195]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "poly35_ch3_q_o"
	  SID			  "890"
	  Ports			  [1, 1]
	  Position		  [1535, 100, 1595, 120]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rect2pol"
	  SID			  "891"
	  Ports			  [3, 3]
	  Position		  [720, 646, 935, 724]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/CORDIC 5.0 "
	  SourceType		  "Xilinx CORDIC 5.0 Block"
	  infoedit		  "CORDIC 5.0"
	  functional_selection	  "Translate"
	  architectural_configuration "Parallel"
	  pipelining_mode	  "Maximum"
	  data_format		  "SignedFraction"
	  phase_format		  "Radians"
	  input_width		  "25"
	  output_width		  "25"
	  round_mode		  "Nearest_Even"
	  iterations		  "0"
	  precision		  "0"
	  compensation_scaling	  "BRAM"
	  coarse_rotation	  on
	  aclken		  off
	  aresetn		  off
	  out_tready		  off
	  cartesian_has_tuser	  off
	  cartesian_has_tlast	  off
	  cartesian_tuser_width	  "1"
	  phase_has_tuser	  off
	  phase_has_tlast	  off
	  phase_tuser_width	  "1"
	  out_tlast_behv	  "Null"
	  flow_control		  "NonBlocking"
	  optimize_goal		  "Resources"
	  trim_axipin_name	  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  ip_name		  "CORDIC"
	  ip_version		  "5.0"
	  dsptool_ready		  "true"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  wrapper_available	  "true"
	  port_translation_map	  "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	  has_advanced_control	  "0"
	  sggui_pos		  "517,178,614,496"
	  block_type		  "cordic_v5_0"
	  sg_icon_stat		  "215,78,3,3,white,blue,0,852305f7,right,,[2 2 2 ],[3 3 3 ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[73 5 5 73 ],[5.466667e-001 5.8000"
	  "00e-001 6.400000e-001 ]);\npatch([211 211 215 215 ],[73 5 5 73 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npa"
	  "tch([4 210 210 4 4 ],[0 0 78 78 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([4 210 210 4 4 ],[0 0 78 7"
	  "8 0 ]);\n\n\npatch([82.525 98.42 109.42 120.42 131.42 109.42 93.525 82.525 ],[51.21 51.21 62.21 51.21 62.21 62.21 6"
	  "2.21 51.21 ],[1 1 1 ]);\npatch([93.525 109.42 98.42 82.525 93.525 ],[40.21 40.21 51.21 51.21 40.21 ],[0.931 0.946 0"
	  ".973 ]);\npatch([82.525 98.42 109.42 93.525 82.525 ],[29.21 29.21 40.21 40.21 29.21 ],[1 1 1 ]);\npatch([93.525 131"
	  ".42 120.42 109.42 98.42 82.525 93.525 ],[18.21 18.21 29.21 18.21 29.21 29.21 18.21 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "  cartesian_tvalid  ');\ncolor('black');port_label('input',2,'  cartesian_tdata_imag  ');\ncolor('black');port_labe"
	  "l('input',3,'  cartesian_tdata_real  ');\ncolor('black');port_label('output',1,'  dout_tvalid  ');\ncolor('black');"
	  "port_label('output',2,'  dout_tdata_phase  ');\ncolor('black');port_label('output',3,'  dout_tdata_real  ');\nfprin"
	  "tf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "tbt_amp_ch3_o"
	  SID			  "871"
	  Ports			  [1, 1]
	  Position		  [1290, 845, 1350, 865]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  on
	  hdl_port		  on
	  timing_constraint	  "Data Rate"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  has_advanced_control	  "0"
	  sggui_pos		  "538,157,380,753"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc_ch3_dbg"
	  SID			  "892"
	  Position		  [545, 298, 575, 312]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Amp F"
	  SID			  "893"
	  Position		  [1280, 778, 1310, 792]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Phase F"
	  SID			  "894"
	  Position		  [1280, 628, 1310, 642]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Valid F"
	  SID			  "895"
	  Position		  [1280, 688, 1310, 702]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "adc_ch3_i"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Register"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "adc_ch3_dbg"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -90]
	    DstBlock		    "Goto2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "DataReg_En"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    DstBlock		    "Mixer"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -65]
	    Branch {
	      DstBlock		      "Goto9"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -95]
	      DstBlock		      "bpf_ch3_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "BPF_FPGA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BPF_FPGA"
	  SrcPort		  3
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BPF_FPGA"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ADC_in"
	  SrcPort		  1
	  Points		  [195, 0; 0, 115]
	  Branch {
	    DstBlock		    "Goto1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "adc_ch3_i"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Mixer"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [5, 0; 0, 20]
	  DstBlock		  "Mixer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DDS_valid_in"
	  SrcPort		  1
	  DstBlock		  "Mixer"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "DDS_cosine_in"
	  SrcPort		  1
	  DstBlock		  "Mixer"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "DDS_msine_in"
	  SrcPort		  1
	  DstBlock		  "Mixer"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Mixer"
	  SrcPort		  2
	  Points		  [70, 0]
	  Branch {
	    DstBlock		    "decim35"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 130]
	    Branch {
	      DstBlock		      "Goto10"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "mix_ch3_i_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Mixer"
	  SrcPort		  3
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mixer"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    DstBlock		    "decim35"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -70]
	    Branch {
	      DstBlock		      "Goto11"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -70]
	      DstBlock		      "mix_ch3_q_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "decim35"
	  SrcPort		  3
	  Points		  [110, 0]
	  Branch {
	    Points		    [0, 0; 0, 90]
	    DstBlock		    "Goto3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [20, 0]
	    Branch {
	      Points		      [40, 0; 0, 205; -880, 0; 0, 210]
	      DstBlock		      "rect2pol"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, -110]
	      DstBlock		      "poly35_ch3_i_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "decim35"
	  SrcPort		  1
	  Points		  [110, 0]
	  Branch {
	    Points		    [40, 0; 0, 285; -845, 0; 0, 165]
	    DstBlock		    "rect2pol"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -60]
	    Branch {
	      DstBlock		      "Goto4"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -65]
	      DstBlock		      "poly35_ch3_q_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "decim35"
	  SrcPort		  2
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decim35"
	  SrcPort		  4
	  Points		  [130, 0; 0, 215; -810, 0; 0, 120]
	  DstBlock		  "rect2pol"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rect2pol"
	  SrcPort		  1
	  Points		  [35, 0; 0, 10]
	  Branch {
	    Points		    [145, 0; 0, -30]
	    DstBlock		    "Register4"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 25]
	    Branch {
	      Points		      [0, 95]
	      DstBlock		      "Register5"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Register6"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "rect2pol"
	  SrcPort		  2
	  Points		  [85, 0; 0, -60]
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rect2pol"
	  SrcPort		  3
	  Points		  [85, 0; 0, 30]
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register4"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Phase F"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "Goto14"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register5"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    DstBlock		    "Amp F"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    Branch {
	      DstBlock		      "Goto15"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "tbt_amp_ch3_o"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Register6"
	  SrcPort		  1
	  DstBlock		  "Valid F"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Register4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [25, 0; 0, 35]
	  DstBlock		  "Register5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bpf_ch3_o"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tbt_amp_ch3_o"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mix_ch3_i_o"
	  SrcPort		  1
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mix_ch3_q_o"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "poly35_ch3_q_o"
	  SrcPort		  1
	  DstBlock		  "Terminator9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "poly35_ch3_i_o"
	  SrcPort		  1
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "DataReg_En"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BPF_FPGA"
	  SrcPort		  2
	  Points		  [95, 0; 0, 70]
	  DstBlock		  "DataReg_En"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DataReg_En"
	  SrcPort		  2
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Annotation {
	  Position		  [472, 225]
	}
	Annotation {
	  Position		  [192, 112]
	}
	Annotation {
	  Position		  [258, 119]
	}
      }
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      SID		      "896"
      Position		      [945, 164, 1050, 196]
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      SID		      "1361"
      Position		      [1015, 835, 1045, 865]
      ZOrder		      -4
      BlockMirror	      on
      Value		      "1e-4"
      OutDataTypeStr	      "fixdt(1,26,22)"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant3"
      SID		      "390"
      Ports		      [0, 1]
      Position		      [170, 55, 215, 75]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "1"
      gui_display_data_type   "Boolean"
      arith_type	      "Boolean"
      n_bits		      "24"
      bin_pt		      "22"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      on
      period		      "dt_sim"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "171,253,336,431"
      block_type	      "constant"
      sg_icon_stat	      "45,20,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.94"
      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Conversion1"
      SID		      "1"
      Position		      [330, 485, 370, 515]
      OutDataTypeStr	      "fixdt(1,16,15)"
      LockScale		      on
      ConvertRealWorld	      "Stored Integer (SI)"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Conversion2"
      SID		      "2"
      Position		      [330, 190, 370, 220]
      OutDataTypeStr	      "fixdt(1,16,15)"
      LockScale		      on
      ConvertRealWorld	      "Stored Integer (SI)"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Conversion3"
      SID		      "3"
      Position		      [330, 760, 370, 790]
      OutDataTypeStr	      "fixdt(1,16,15)"
      LockScale		      on
      ConvertRealWorld	      "Stored Integer (SI)"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Conversion4"
      SID		      "4"
      Position		      [330, 1085, 370, 1115]
      OutDataTypeStr	      "fixdt(1,16,15)"
      LockScale		      on
      ConvertRealWorld	      "Stored Integer (SI)"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Reference
      Name		      "DDS"
      SID		      "356"
      Ports		      [1, 3]
      Position		      [250, 30, 415, 100]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/DDS Compiler 5.0 "
      SourceType	      "Xilinx DDS Compiler 5.0 Block"
      partspresent	      "Phase_Generator_and_SIN_COS_LUT"
      dds_clock_rate	      "Fs_adc/1e6"
      channels		      "1"
      parameter_entry	      "Hardware_Parameters"
      spurious_free_dynamic_range "36"
      frequency_resolution    "0.4"
      noise_shaping	      "Taylor_Series_Corrected"
      phase_width	      "30"
      output_width	      "25"
      output_selection	      "Sine_and_Cosine"
      negative_sine	      on
      negative_cosine	      off
      amplitude_mode	      "Unit_Circle"
      memory_type	      "Auto"
      optimization_goal	      "Auto"
      dsp48_use		      "Minimal"
      latency_configuration   "Auto"
      latency		      "10"
      has_phase_out	      off
      has_aclken	      off
      has_aresetn	      off
      explicit_period	      on
      period		      "dt_sim"
      data_has_tlast	      "Not_Required"
      has_tready	      on
      s_phase_has_tuser	      "Not_Required"
      m_data_has_tuser	      "Not_Required"
      m_phase_has_tuser	      "Not_Required"
      s_phase_tuser_width     "1"
      s_config_sync_mode      "On_Vector"
      phase_increment	      "Fixed"
      output_frequency1	      "0"
      output_frequency2	      "0"
      output_frequency3	      "0"
      output_frequency4	      "0"
      output_frequency5	      "0"
      output_frequency6	      "0"
      output_frequency7	      "0"
      output_frequency8	      "0"
      output_frequency9	      "0"
      output_frequency10      "0"
      output_frequency11      "0"
      output_frequency12      "0"
      output_frequency13      "0"
      output_frequency14      "0"
      output_frequency15      "0"
      output_frequency16      "0"
      pinc1		      "dds_freq_bin"
      pinc2		      "'0'"
      pinc3		      "'0'"
      pinc4		      "'0'"
      pinc5		      "'0'"
      pinc6		      "'0'"
      pinc7		      "'0'"
      pinc8		      "'0'"
      pinc9		      "'0'"
      pinc10		      "'0'"
      pinc11		      "'0'"
      pinc12		      "'0'"
      pinc13		      "'0'"
      pinc14		      "'0'"
      pinc15		      "'0'"
      pinc16		      "'0'"
      phase_offset	      "Fixed"
      phase_offset_angles1    "0"
      phase_offset_angles2    "0"
      phase_offset_angles3    "0"
      phase_offset_angles4    "0"
      phase_offset_angles5    "0"
      phase_offset_angles6    "0"
      phase_offset_angles7    "0"
      phase_offset_angles8    "0"
      phase_offset_angles9    "0"
      phase_offset_angles10   "0"
      phase_offset_angles11   "0"
      phase_offset_angles12   "0"
      phase_offset_angles13   "0"
      phase_offset_angles14   "0"
      phase_offset_angles15   "0"
      phase_offset_angles16   "0"
      poff1		      "'0'"
      poff2		      "'0'"
      poff3		      "'0'"
      poff4		      "'0'"
      poff5		      "'0'"
      poff6		      "'0'"
      poff7		      "'0'"
      poff8		      "'0'"
      poff9		      "'0'"
      poff10		      "'0'"
      poff11		      "'0'"
      poff12		      "'0'"
      poff13		      "'0'"
      poff14		      "'0'"
      poff15		      "'0'"
      poff16		      "'0'"
      trim_axipin_name	      on
      por_mode		      "false"
      gui_behaviour	      "Sysgen"
      ip_name		      "DDS Compiler"
      ip_version	      "5.0"
      dsptool_ready	      "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
      ipcore_xco_need_fpga_part	"true"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      ipcore_verbose	      "false"
      has_advanced_control    "0"
      sggui_pos		      "662,46,695,752"
      block_type	      "dds_compiler_v5_0"
      sg_icon_stat	      "165,70,1,3,white,blue,0,d598d853,right,,[2 ],[2 2 2 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[59 11 11 59 ],[4.350000e-0"
      "01 4.600000e-001 5.050000e-001 ]);\npatch([162 162 165 165 ],[69 1 1 69 ],[4.350000e-001 4.600000e-001 5.050000e"
      "-001 ]);\npatch([3 161 161 3 3 ],[0 0 70 70 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 161 161 "
      "3 3 ],[0 0 70 70 0 ]);\n\n\npatch([59.75 74.2 84.2 94.2 104.2 84.2 69.75 59.75 ],[46.1 46.1 56.1 46.1 56.1 56.1 "
      "56.1 46.1 ],[1 1 1 ]);\npatch([69.75 84.2 74.2 59.75 69.75 ],[36.1 36.1 46.1 46.1 36.1 ],[0.931 0.946 0.973 ]);\n"
      "patch([59.75 74.2 84.2 69.75 59.75 ],[26.1 26.1 36.1 36.1 26.1 ],[1 1 1 ]);\npatch([69.75 104.2 94.2 84.2 74.2 5"
      "9.75 69.75 ],[16.1 16.1 26.1 16.1 26.1 26.1 16.1 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphic"
      "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tready  ');\ncolor('b"
      "lack');port_label('output',1,'  data_tvalid  ');\ncolor('black');port_label('output',2,'  data_tdata_sine  ');\n"
      "color('black');port_label('output',3,'  data_tdata_cosine  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Scope
      Name		      "D_S"
      SID		      "1072"
      Ports		      [5]
      Position		      [1645, 456, 1700, 564]
      Floating		      off
      Location		      [476, 125, 1468, 1007]
      Open		      off
      NumInputPorts	      "5"
      List {
	ListType		AxesTitles
	axes1			"X Output"
	axes2			"Y Output"
	axes3			"Q Output"
	axes4			"Sum"
	axes5			"%<SignalLabel>"
      }
      TimeRange		      "0.0004"
      YMin		      "-1~0~10~0~0"
      YMax		      "1~0.00025~100~2.5~1"
      SaveName		      "ScopeData7"
      DataFormat	      "StructureWithTime"
      MaxDataPoints	      "1000000"
      SampleInput	      on
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "D_S1"
      SID		      "1089"
      Ports		      [4]
      Position		      [1655, 813, 1710, 922]
      Floating		      off
      Location		      [322, 148, 1314, 894]
      Open		      on
      NumInputPorts	      "4"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"X Output"
	axes2			"Y Output"
	axes3			"Q Output"
	axes4			"Sum"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.5 0.5 0.5]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      TimeRange		      "0.0003"
      YMin		      "-1~-1~-1~0.0190031"
      YMax		      "1~1~1~0.0210035"
      SaveName		      "ScopeData6"
      DataFormat	      "StructureWithTime"
      MaxDataPoints	      "1000000"
      SampleInput	      on
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "D_S2"
      SID		      "1112"
      Ports		      [6]
      Position		      [1655, 1187, 1730, 1338]
      Floating		      off
      Location		      [131, 123, 1317, 826]
      Open		      off
      NumInputPorts	      "6"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"X Output"
	axes2			"Y Output"
	axes3			"Q Output"
	axes4			"Sum"
	axes5			"%<SignalLabel>"
	axes6			"%<SignalLabel>"
      }
      TimeRange		      "0.0004"
      YMin		      "-1~434.15~10~-5~-1.5~-1.5"
      YMax		      "1~479.85~100~5~1.5~1.5"
      SaveName		      "ScopeData8"
      DataFormat	      "StructureWithTime"
      MaxDataPoints	      "1000000"
      SampleInput	      on
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "D_S3"
      SID		      "1161"
      Ports		      [4]
      Position		      [940, 1354, 995, 1461]
      Floating		      off
      Location		      [169, 164, 1360, 867]
      Open		      off
      NumInputPorts	      "4"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"X Output"
	axes2			"Y Output"
	axes3			"Q Output"
	axes4			"Sum"
      }
      TimeRange		      "0.0004"
      YMin		      "-1~-1.5~10~-1.5"
      YMax		      "1~1.5~100~1.5"
      SaveName		      "ScopeData9"
      DataFormat	      "StructureWithTime"
      MaxDataPoints	      "1000000"
      SampleInput	      on
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "D_S4"
      SID		      "1220"
      Ports		      [4]
      Position		      [935, 1649, 990, 1756]
      Floating		      off
      Location		      [208, 88, 1399, 791]
      Open		      off
      NumInputPorts	      "4"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"X Output"
	axes2			"Y Output"
	axes3			"Q Output"
	axes4			"Sum"
      }
      TimeRange		      "0.0004"
      YMin		      "0.95~0.95~10~-1.5"
      YMax		      "1.05~1.05~100~1.5"
      SaveName		      "ScopeData10"
      DataFormat	      "StructureWithTime"
      MaxDataPoints	      "1000000"
      SampleInput	      on
      SampleTime	      "0"
    }
    Block {
      BlockType		      Product
      Name		      "Divide"
      SID		      "897"
      Ports		      [2, 1]
      Position		      [1230, 137, 1260, 168]
      Inputs		      "*/"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Fcn
      Name		      "Fcn"
      SID		      "5"
      Position		      [90, 635, 170, 675]
      Expr		      "(1-(1-u))/(1+(1-u))"
    }
    Block {
      BlockType		      Fcn
      Name		      "Fcn1"
      SID		      "1285"
      Position		      [110, 760, 190, 800]
      Expr		      "(1-u)"
    }
    Block {
      BlockType		      From
      Name		      "From"
      SID		      "901"
      Position		      [945, 98, 1035, 122]
      GotoTag		      "delta_sigma"
    }
    Block {
      BlockType		      From
      Name		      "From1"
      SID		      "1081"
      Position		      [1255, 367, 1395, 393]
      GotoTag		      "DELTA_X_D_S_FPGA"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From10"
      SID		      "1129"
      Position		      [1200, 1524, 1385, 1556]
      GotoTag		      "Y_DIVIDOR_D_S_FPGA_RDY"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From11"
      SID		      "1162"
      Position		      [510, 1265, 665, 1295]
      GotoTag		      "Y_DIVIDEND_D_S_FPGA"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From12"
      SID		      "1163"
      Position		      [505, 1334, 685, 1366]
      GotoTag		      "Y_DIVIDEND_D_S_FPGA_VALID"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From13"
      SID		      "1172"
      Position		      [505, 1406, 665, 1434]
      GotoTag		      "SUM_DIVISOR_D_S_FPGA"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From14"
      SID		      "1173"
      Position		      [500, 1476, 685, 1504]
      GotoTag		      "SUM_DIVISOR_D_S_FPGA_VALID"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From15"
      SID		      "1186"
      Position		      [1255, 682, 1395, 708]
      GotoTag		      "SUM_D_S_FPGA_VALID"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From16"
      SID		      "1221"
      Position		      [505, 1560, 660, 1590]
      GotoTag		      "D_S_FPGA_CE_DOUTY"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From17"
      SID		      "1222"
      Position		      [500, 1629, 680, 1661]
      GotoTag		      "D_S_FPGA_CE_FRACY"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From19"
      SID		      "1235"
      Position		      [500, 1699, 680, 1731]
      GotoTag		      "D_S_FPGA_Y_DIVIDER_QUOC"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From2"
      SID		      "1082"
      Position		      [1255, 437, 1395, 463]
      GotoTag		      "DELTA_Y_D_S_FPGA"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From3"
      SID		      "1083"
      Position		      [1255, 522, 1395, 548]
      GotoTag		      "DELTA_Q_D_S_FPGA"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From4"
      SID		      "1084"
      Position		      [1255, 612, 1395, 638]
      GotoTag		      "SUM_D_S_FPGA"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From5"
      SID		      "1113"
      Position		      [1185, 1115, 1385, 1145]
      GotoTag		      "DELTA_X_D_S_FPGA_VALID"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From6"
      SID		      "1114"
      Position		      [1195, 1187, 1385, 1213]
      GotoTag		      "DELTA_Y_D_S_FPGA_VALID"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From7"
      SID		      "1115"
      Position		      [1200, 1271, 1385, 1299]
      GotoTag		      "DELTA_Q_D_S_FPGA_VALID"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From8"
      SID		      "1116"
      Position		      [1200, 1359, 1385, 1391]
      GotoTag		      "DELTA_SUM_D_S_FPGA_VALID"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From9"
      SID		      "1128"
      Position		      [1200, 1436, 1385, 1464]
      GotoTag		      "Y_DIVIDEND_D_S_FPGA_RDY"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      SID		      "900"
      Position		      [75, 553, 170, 577]
      BlockMirror	      on
      GotoTag		      "delta_sigma"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto10"
      SID		      "396"
      Position		      [520, 91, 645, 119]
      GotoTag		      "DDS_COS_FPGA_OUT"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto11"
      SID		      "397"
      Position		      [520, 51, 645, 79]
      GotoTag		      "DDS_MSIN_FPGA_OUT"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Product
      Name		      "Product"
      SID		      "6"
      Ports		      [2, 1]
      Position		      [265, 757, 295, 788]
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Product
      Name		      "Product1"
      SID		      "7"
      Ports		      [2, 1]
      Position		      [265, 1082, 295, 1113]
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Product
      Name		      "Product2"
      SID		      "8"
      Ports		      [2, 1]
      Position		      [135, 187, 165, 218]
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Product
      Name		      "Product3"
      SID		      "898"
      Ports		      [2, 1]
      Position		      [1125, 127, 1155, 158]
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Sin
      Name		      "Sine Wave"
      SID		      "9"
      Ports		      [0, 1]
      Position		      [40, 180, 70, 210]
      Amplitude		      "2^(16-1)"
      Frequency		      "2*pi*Fs_adc_image"
      SampleTime	      "1/Fs_adc"
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator"
      SID		      "1073"
      Position		      [645, 200, 655, 210]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      SID		      "1074"
      Position		      [645, 260, 655, 270]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator2"
      SID		      "1075"
      Position		      [645, 495, 655, 505]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator3"
      SID		      "1076"
      Position		      [645, 555, 655, 565]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator4"
      SID		      "1077"
      Position		      [645, 770, 655, 780]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator5"
      SID		      "1078"
      Position		      [645, 830, 655, 840]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator6"
      SID		      "1079"
      Position		      [645, 1095, 655, 1105]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator7"
      SID		      "1080"
      Position		      [645, 1155, 655, 1165]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator8"
      SID		      "1363"
      Position		      [860, 910, 870, 920]
      BlockMirror	      on
      ShowName		      off
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace1"
      SID		      "1283"
      Ports		      [1]
      Position		      [1255, 205, 1315, 235]
      VariableName	      "y_tbt_fpga"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
      SaveFormat	      "Structure With Time"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace2"
      SID		      "899"
      Ports		      [1]
      Position		      [1325, 140, 1385, 170]
      VariableName	      "y_error_tbt"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
      SaveFormat	      "Structure With Time"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace3"
      SID		      "1284"
      Ports		      [1]
      Position		      [1110, 35, 1170, 65]
      VariableName	      "y_tbt_ref"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
      SaveFormat	      "Structure With Time"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace4"
      SID		      "1364"
      Ports		      [1]
      Position		      [310, 268, 390, 302]
      VariableName	      "adc_in_ab_ref"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
      SaveFormat	      "Structure With Time"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace5"
      SID		      "1365"
      Ports		      [1]
      Position		      [310, 843, 390, 877]
      VariableName	      "adc_in_cd_ref"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
      SaveFormat	      "Structure With Time"
    }
    Block {
      BlockType		      Reference
      Name		      "del_sig_div_thres_i"
      SID		      "1360"
      Ports		      [1, 1]
      Position		      [910, 840, 975, 860]
      BlockMirror	      on
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed point to "
      " Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top lev"
      "el input ports."
      gui_display_data_type   "Fixed-point"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "27"
      bin_pt		      "23"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "dt_sim"
      dbl_ovrd		      off
      timing_constraint	      "Data Rate"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      inherit_from_input      off
      UseAsADC		      off
      ADCChannel	      "'1'"
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "508,0,348,645"
      block_type	      "gatewayin"
      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,left,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfp"
      "rintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "delta-over-sigma\nexpected result"
      SID		      "10"
      Ports		      [0, 1]
      Position		      [25, 765, 55, 795]
      LibraryVersion	      "1.256"
      SourceBlock	      "simulink/Sources/Repeating\nSequence"
      SourceType	      "Repeating table"
      rep_seq_t		      "[0 0.25e-4 0.25e-4 0.5e-4 0.5e-4 0.75e-4 0.75e-4 1e-4]"
      rep_seq_y		      "[5 5 10 10 20 20 40 40]*(2/(2^16))"
    }
    Block {
      BlockType		      SubSystem
      Name		      "delta-sigma FPGA"
      SID		      "902"
      Ports		      [9, 4]
      Position		      [895, 588, 1000, 802]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"delta-sigma FPGA"
	Location		[92, 237, 1556, 819]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "A"
	  SID			  "903"
	  Position		  [25, 328, 55, 342]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Avalid"
	  SID			  "904"
	  Position		  [25, 33, 55, 47]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "B"
	  SID			  "905"
	  Position		  [25, 568, 55, 582]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Bvalid"
	  SID			  "906"
	  Position		  [25, 103, 55, 117]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "C"
	  SID			  "907"
	  Position		  [25, 598, 55, 612]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Cvalid"
	  SID			  "908"
	  Position		  [25, 173, 55, 187]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "D"
	  SID			  "909"
	  Position		  [25, 358, 55, 372]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Dvalid"
	  SID			  "910"
	  Position		  [25, 233, 55, 247]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Delta_sigma_thres"
	  SID			  "1122"
	  Position		  [715, 1318, 745, 1332]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Clock Enable Probe"
	  SID			  "1218"
	  Ports			  [1, 1]
	  Position		  [1125, 741, 1170, 769]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Clock Enable Probe"
	  SourceType		  "Xilinx Clock Enable Probe Block"
	  infoedit		  "Clock enable extractor.  Produces a Boolean output that mirrors the hardware clock enable associated w"
	  "ith the input sample rate.<br><br>Hardware notes: in hardware this block costs nothing."
	  inherit_constraints	  on
	  has_advanced_control	  "0"
	  sggui_pos		  "393,404,349,178"
	  block_type		  "ceprobe"
	  sg_icon_stat		  "45,28,1,1,white,blue,0,16c0cf07,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22.4"
	  "4 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('CEProbe');\nfprint"
	  "f('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Clock Enable Probe1"
	  SID			  "1219"
	  Ports			  [1, 1]
	  Position		  [1650, 971, 1695, 999]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Clock Enable Probe"
	  SourceType		  "Xilinx Clock Enable Probe Block"
	  infoedit		  "Clock enable extractor.  Produces a Boolean output that mirrors the hardware clock enable associated w"
	  "ith the input sample rate.<br><br>Hardware notes: in hardware this block costs nothing."
	  inherit_constraints	  on
	  has_advanced_control	  "0"
	  sggui_pos		  "393,404,349,178"
	  block_type		  "ceprobe"
	  sg_icon_stat		  "45,28,1,1,white,blue,0,16c0cf07,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22.4"
	  "4 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('CEProbe');\nfprint"
	  "f('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DataReg_En"
	  SID			  "918"
	  Ports			  [2, 2]
	  Position		  [600, 352, 645, 383]
	  BackgroundColor	  "lightBlue"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "DataReg_En"
	    Location		    [783, 207, 1499, 864]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Din"
	      SID		      "919"
	      Position		      [65, 98, 95, 112]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "920"
	      Position		      [65, 243, 95, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "921"
	      Ports		      [2, 1]
	      Position		      [420, 92, 465, 143]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('ou"
	      "tput',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      SID		      "922"
	      Ports		      [1, 1]
	      Position		      [420, 224, 465, 276]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,52,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 52 52 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 52 52 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32."
	      "66 32.66 38.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 3"
	      "2.66 32.66 26.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}',"
	      "'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Dout"
	      SID		      "923"
	      Position		      [580, 113, 610, 127]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Valid"
	      SID		      "924"
	      Position		      [580, 243, 610, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Din"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [240, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -120]
		DstBlock		"Register"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DataReg_En1"
	  SID			  "925"
	  Ports			  [2, 2]
	  Position		  [600, 597, 645, 628]
	  BackgroundColor	  "lightBlue"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "DataReg_En1"
	    Location		    [783, 207, 1499, 864]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Din"
	      SID		      "926"
	      Position		      [65, 98, 95, 112]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "927"
	      Position		      [65, 243, 95, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "928"
	      Ports		      [2, 1]
	      Position		      [420, 92, 465, 143]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('ou"
	      "tput',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      SID		      "929"
	      Ports		      [1, 1]
	      Position		      [420, 224, 465, 276]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,52,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 52 52 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 52 52 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32."
	      "66 32.66 38.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 3"
	      "2.66 32.66 26.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}',"
	      "'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Dout"
	      SID		      "930"
	      Position		      [580, 113, 610, 127]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Valid"
	      SID		      "931"
	      Position		      [580, 243, 610, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Din"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [240, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -120]
		DstBlock		"Register"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DataReg_En2"
	  SID			  "932"
	  Ports			  [2, 2]
	  Position		  [600, 842, 645, 873]
	  BackgroundColor	  "lightBlue"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "DataReg_En2"
	    Location		    [783, 207, 1499, 864]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Din"
	      SID		      "933"
	      Position		      [65, 98, 95, 112]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "934"
	      Position		      [65, 243, 95, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "935"
	      Ports		      [2, 1]
	      Position		      [420, 92, 465, 143]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('ou"
	      "tput',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      SID		      "936"
	      Ports		      [1, 1]
	      Position		      [420, 224, 465, 276]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,52,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 52 52 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 52 52 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32."
	      "66 32.66 38.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 3"
	      "2.66 32.66 26.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}',"
	      "'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Dout"
	      SID		      "937"
	      Position		      [580, 113, 610, 127]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Valid"
	      SID		      "938"
	      Position		      [580, 243, 610, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Din"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [240, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -120]
		DstBlock		"Register"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DataReg_En3"
	  SID			  "939"
	  Ports			  [2, 2]
	  Position		  [600, 1097, 645, 1128]
	  BackgroundColor	  "lightBlue"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "DataReg_En3"
	    Location		    [783, 207, 1499, 864]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Din"
	      SID		      "940"
	      Position		      [65, 98, 95, 112]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "941"
	      Position		      [65, 243, 95, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "942"
	      Ports		      [2, 1]
	      Position		      [420, 92, 465, 143]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,51,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[31."
	      "66 31.66 37.66 31.66 37.66 37.66 37.66 31.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[25.66 25.66 3"
	      "1.66 31.66 25.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[19.66 19.66 25.66 25.66 19.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[13.66 13.66 19.66 13.66 19.66 19.66 13.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('ou"
	      "tput',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      SID		      "943"
	      Ports		      [1, 1]
	      Position		      [420, 224, 465, 276]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,52,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 52 52 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 52 52 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32."
	      "66 32.66 38.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 3"
	      "2.66 32.66 26.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}',"
	      "'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Dout"
	      SID		      "944"
	      Position		      [580, 113, 610, 127]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Valid"
	      SID		      "945"
	      Position		      [580, 243, 610, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Din"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "Dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "Valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [240, 0]
	      Branch {
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -120]
		DstBlock		"Register"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  "946"
	  Ports			  [1, 1]
	  Position		  [1370, 117, 1430, 173]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "25"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,9b3f9d53,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-25}','texm"
	  "ode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Expression"
	  SID			  "948"
	  Ports			  [4, 1]
	  Position		  [165, 86, 250, 204]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Expression"
	  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
	  expression		  "a & b & c & d"
	  align_bp		  on
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "437,92,466,244"
	  block_type		  "expr"
	  sg_icon_stat		  "85,118,4,1,white,blue,0,902d1c43,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 85 85 0 0 ],[0 0 118 118 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 85 85 0 0 ],[0 0 118 118 0 ]);\npatch([15.3 32.64 44.64 56.64 68.64 44.64 27.3 15.3 ],[72.32 72.32 "
	  "84.32 72.32 84.32 84.32 84.32 72.32 ],[1 1 1 ]);\npatch([27.3 44.64 32.64 15.3 27.3 ],[60.32 60.32 72.32 72.32 60.3"
	  "2 ],[0.931 0.946 0.973 ]);\npatch([15.3 32.64 44.64 27.3 15.3 ],[48.32 48.32 60.32 60.32 48.32 ],[1 1 1 ]);\npatch("
	  "[27.3 68.64 56.64 44.64 32.64 15.3 27.3 ],[36.32 36.32 48.32 36.32 48.32 48.32 36.32 ],[0.931 0.946 0.973 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	  ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,'c');\ncolor('black');port_l"
	  "abel('input',4,'d');\ncolor('black');port_label('output',1,'\\bfa & b & c & d','texmode','on');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Expression1"
	  SID			  "1138"
	  Ports			  [3, 1]
	  Position		  [965, 86, 1050, 204]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Expression"
	  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
	  expression		  "a & b & c"
	  align_bp		  on
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "629,209,466,244"
	  block_type		  "expr"
	  sg_icon_stat		  "85,118,3,1,white,blue,0,cd6ef8f8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 85 85 0 0 ],[0 0 118 118 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 85 85 0 0 ],[0 0 118 118 0 ]);\npatch([15.3 32.64 44.64 56.64 68.64 44.64 27.3 15.3 ],[72.32 72.32 "
	  "84.32 72.32 84.32 84.32 84.32 72.32 ],[1 1 1 ]);\npatch([27.3 44.64 32.64 15.3 27.3 ],[60.32 60.32 72.32 72.32 60.3"
	  "2 ],[0.931 0.946 0.973 ]);\npatch([15.3 32.64 44.64 27.3 15.3 ],[48.32 48.32 60.32 60.32 48.32 ],[1 1 1 ]);\npatch("
	  "[27.3 68.64 56.64 44.64 32.64 15.3 27.3 ],[36.32 36.32 48.32 36.32 48.32 48.32 36.32 ],[0.931 0.946 0.973 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	  ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,'c');\ncolor('black');port_l"
	  "abel('output',1,'\\bfa & b & c','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIFO_Q"
	  SID			  "1136"
	  Ports			  [3, 3]
	  Position		  [945, 1097, 1070, 1143]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  performance_options	  "First_Word_Fall_Through"
	  depth			  "128"
	  percent_nbits		  "1"
	  rst			  off
	  en			  off
	  use_dcount		  off
	  use_percent_full_port	  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  mem_type		  "Distributed RAM"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "619,255,414,488"
	  block_type		  "fifo"
	  sg_icon_stat		  "125,46,3,3,white,blue,0,375ec951,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 125 125 0 0 ],[0 0 46 46 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 125 125 0 0 ],[0 0 46 46 0 ]);\npatch([48.65 57.32 63.32 69.32 75.32 63.32 54.65 48.65 ],[29.66 29."
	  "66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([54.65 63.32 57.32 48.65 54.65 ],[23.66 23.66 29.66 29.6"
	  "6 23.66 ],[0.931 0.946 0.973 ]);\npatch([48.65 57.32 63.32 54.65 48.65 ],[17.66 17.66 23.66 23.66 17.66 ],[1 1 1 ])"
	  ";\npatch([54.65 75.32 69.32 63.32 57.32 48.65 54.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0.931 0.946 0.9"
	  "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_lab"
	  "el('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re');\ncolor"
	  "('black');port_label('output',1,'dout');\ncolor('black');port_label('output',2,'empty');\ncolor('black');port_label"
	  "('output',3,'full');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIFO_Sum"
	  SID			  "1132"
	  Ports			  [3, 3]
	  Position		  [945, 597, 1070, 643]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  performance_options	  "First_Word_Fall_Through"
	  depth			  "128"
	  percent_nbits		  "1"
	  rst			  off
	  en			  off
	  use_dcount		  off
	  use_percent_full_port	  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  mem_type		  "Distributed RAM"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "608,256,414,488"
	  block_type		  "fifo"
	  sg_icon_stat		  "125,46,3,3,white,blue,0,375ec951,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 125 125 0 0 ],[0 0 46 46 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 125 125 0 0 ],[0 0 46 46 0 ]);\npatch([48.65 57.32 63.32 69.32 75.32 63.32 54.65 48.65 ],[29.66 29."
	  "66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([54.65 63.32 57.32 48.65 54.65 ],[23.66 23.66 29.66 29.6"
	  "6 23.66 ],[0.931 0.946 0.973 ]);\npatch([48.65 57.32 63.32 54.65 48.65 ],[17.66 17.66 23.66 23.66 17.66 ],[1 1 1 ])"
	  ";\npatch([54.65 75.32 69.32 63.32 57.32 48.65 54.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0.931 0.946 0.9"
	  "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_lab"
	  "el('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re');\ncolor"
	  "('black');port_label('output',1,'dout');\ncolor('black');port_label('output',2,'empty');\ncolor('black');port_label"
	  "('output',3,'full');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIFO_X"
	  SID			  "1137"
	  Ports			  [3, 3]
	  Position		  [945, 352, 1070, 398]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  performance_options	  "First_Word_Fall_Through"
	  depth			  "128"
	  percent_nbits		  "1"
	  rst			  off
	  en			  off
	  use_dcount		  off
	  use_percent_full_port	  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  mem_type		  "Distributed RAM"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "548,225,414,488"
	  block_type		  "fifo"
	  sg_icon_stat		  "125,46,3,3,white,blue,0,375ec951,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 125 125 0 0 ],[0 0 46 46 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 125 125 0 0 ],[0 0 46 46 0 ]);\npatch([48.65 57.32 63.32 69.32 75.32 63.32 54.65 48.65 ],[29.66 29."
	  "66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([54.65 63.32 57.32 48.65 54.65 ],[23.66 23.66 29.66 29.6"
	  "6 23.66 ],[0.931 0.946 0.973 ]);\npatch([48.65 57.32 63.32 54.65 48.65 ],[17.66 17.66 23.66 23.66 17.66 ],[1 1 1 ])"
	  ";\npatch([54.65 75.32 69.32 63.32 57.32 48.65 54.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0.931 0.946 0.9"
	  "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_lab"
	  "el('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re');\ncolor"
	  "('black');port_label('output',1,'dout');\ncolor('black');port_label('output',2,'empty');\ncolor('black');port_label"
	  "('output',3,'full');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIFO_Y"
	  SID			  "1135"
	  Ports			  [3, 3]
	  Position		  [945, 842, 1070, 888]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIFO"
	  SourceType		  "Xilinx FIFO Block Block"
	  performance_options	  "First_Word_Fall_Through"
	  depth			  "128"
	  percent_nbits		  "1"
	  rst			  off
	  en			  off
	  use_dcount		  off
	  use_percent_full_port	  off
	  use_almost_empty	  off
	  almost_empty_thresh	  "2"
	  use_almost_full	  off
	  almost_full_thresh	  "14"
	  dbl_ovrd		  off
	  mem_type		  "Distributed RAM"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  explicit_period	  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "680,279,414,488"
	  block_type		  "fifo"
	  sg_icon_stat		  "125,46,3,3,white,blue,0,375ec951,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 125 125 0 0 ],[0 0 46 46 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 125 125 0 0 ],[0 0 46 46 0 ]);\npatch([48.65 57.32 63.32 69.32 75.32 63.32 54.65 48.65 ],[29.66 29."
	  "66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([54.65 63.32 57.32 48.65 54.65 ],[23.66 23.66 29.66 29.6"
	  "6 23.66 ],[0.931 0.946 0.973 ]);\npatch([48.65 57.32 63.32 54.65 48.65 ],[17.66 17.66 23.66 23.66 17.66 ],[1 1 1 ])"
	  ";\npatch([54.65 75.32 69.32 63.32 57.32 48.65 54.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0.931 0.946 0.9"
	  "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_lab"
	  "el('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re');\ncolor"
	  "('black');port_label('output',1,'dout');\ncolor('black');port_label('output',2,'empty');\ncolor('black');port_label"
	  "('output',3,'full');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  SID			  "1124"
	  Position		  [660, 1282, 810, 1308]
	  GotoTag		  "SUM_D_S_FPGA"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "1133"
	  Position		  [930, 737, 1080, 763]
	  BlockMirror		  on
	  GotoTag		  "SUM_D_S_FPGA_VALID"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "1140"
	  Position		  [945, 987, 1095, 1013]
	  BlockMirror		  on
	  GotoTag		  "SUM_D_S_FPGA_VALID"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "1141"
	  Position		  [945, 1242, 1095, 1268]
	  BlockMirror		  on
	  GotoTag		  "SUM_D_S_FPGA_VALID"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  SID			  "1154"
	  Position		  [935, 512, 1085, 538]
	  BlockMirror		  on
	  GotoTag		  "SUM_D_S_FPGA_VALID"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  SID			  "1011"
	  Position		  [725, 513, 835, 537]
	  GotoTag		  "SUM_D_S_FPGA"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "1012"
	  Position		  [725, 293, 835, 317]
	  GotoTag		  "DELTA_X_D_S_FPGA"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  SID			  "1134"
	  Position		  [1005, 1296, 1180, 1324]
	  GotoTag		  "SUM_D_S_FPGA_VALID"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  SID			  "1159"
	  Position		  [1290, 723, 1460, 747]
	  GotoTag		  "Y_DIVIDEND_D_S_FPGA_VALID"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  SID			  "1160"
	  Position		  [1275, 973, 1445, 997]
	  GotoTag		  "Y_DIVIDEND_D_S_FPGA"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto13"
	  SID			  "1170"
	  Position		  [1265, 515, 1470, 545]
	  GotoTag		  "SUM_DIVISOR_D_S_FPGA_VALID"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  SID			  "1171"
	  Position		  [1265, 590, 1470, 620]
	  GotoTag		  "SUM_DIVISOR_D_S_FPGA"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto15"
	  SID			  "1229"
	  Position		  [1735, 973, 1905, 997]
	  GotoTag		  "D_S_FPGA_CE_FRACY"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto16"
	  SID			  "1230"
	  Position		  [1290, 683, 1460, 707]
	  GotoTag		  "D_S_FPGA_CE_DOUTY"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto18"
	  SID			  "1234"
	  Position		  [1910, 760, 2100, 790]
	  GotoTag		  "D_S_FPGA_Y_DIVIDER_QUOC"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "1013"
	  Position		  [725, 788, 835, 812]
	  GotoTag		  "DELTA_Y_D_S_FPGA"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  SID			  "1014"
	  Position		  [725, 1033, 835, 1057]
	  GotoTag		  "DELTA_Q_D_S_FPGA"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  SID			  "1108"
	  Position		  [725, 398, 870, 422]
	  GotoTag		  "DELTA_X_D_S_FPGA_VALID"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  SID			  "1109"
	  Position		  [710, 563, 880, 587]
	  GotoTag		  "DELTA_SUM_D_S_FPGA_VALID"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  SID			  "1110"
	  Position		  [715, 883, 860, 907]
	  GotoTag		  "DELTA_Y_D_S_FPGA_VALID"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  SID			  "1111"
	  Position		  [715, 1153, 860, 1177]
	  GotoTag		  "DELTA_Q_D_S_FPGA_VALID"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  SID			  "1126"
	  Position		  [1640, 828, 1810, 852]
	  GotoTag		  "Y_DIVIDOR_D_S_FPGA_RDY"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  SID			  "1127"
	  Position		  [1640, 803, 1810, 827]
	  GotoTag		  "Y_DIVIDEND_D_S_FPGA_RDY"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  SID			  "1177"
	  Ports			  [1, 1]
	  Position		  [1135, 364, 1160, 386]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "295,231,348,290"
	  block_type		  "inv"
	  sg_icon_stat		  "25,22,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14.33 14.33 17"
	  ".33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 14.33 14.33 11.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 ]);\npatch(["
	  "8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973 ]);\nfprintf(''"
	  ",'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf("
	  "'','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  SID			  "1178"
	  Ports			  [1, 1]
	  Position		  [1140, 609, 1165, 631]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "295,231,348,290"
	  block_type		  "inv"
	  sg_icon_stat		  "25,22,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14.33 14.33 17"
	  ".33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 14.33 14.33 11.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 ]);\npatch(["
	  "8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973 ]);\nfprintf(''"
	  ",'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf("
	  "'','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  SID			  "1179"
	  Ports			  [1, 1]
	  Position		  [1140, 854, 1165, 876]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "295,231,348,290"
	  block_type		  "inv"
	  sg_icon_stat		  "25,22,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14.33 14.33 17"
	  ".33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 14.33 14.33 11.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 ]);\npatch(["
	  "8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973 ]);\nfprintf(''"
	  ",'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf("
	  "'','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter3"
	  SID			  "1180"
	  Ports			  [1, 1]
	  Position		  [1140, 1109, 1165, 1131]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "295,231,348,290"
	  block_type		  "inv"
	  sg_icon_stat		  "25,22,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 22 22 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[14.33 14.33 17"
	  ".33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[11.33 11.33 14.33 14.33 11.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 ]);\npatch(["
	  "8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973 ]);\nfprintf(''"
	  ",'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf("
	  "'','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Q_divider"
	  SID			  "1001"
	  Ports			  [4, 5]
	  Position		  [1295, 1059, 1515, 1181]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Divider Generator 4.0 "
	  SourceType		  "Xilinx Divider Generator 4.0 Block"
	  infoedit		  "Divider Generator 4.0"
	  algorithm_type	  "High_Radix"
	  remainder_type	  "Fractional"
	  fractional_width	  "23"
	  clocks_per_division	  "1"
	  divide_by_zero_detect	  off
	  flowcontrol		  "NonBlocking"
	  optimizegoal		  "Performance"
	  latency_configuration	  "Automatic"
	  latency		  "39"
	  dividend_has_tuser	  off
	  dividend_has_tlast	  off
	  divisor_has_tuser	  off
	  divisor_has_tlast	  off
	  aclken		  off
	  aresetn		  off
	  outtready		  off
	  outtlastbehv		  "Null"
	  trim_axipin_name	  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  dividend_tuser_width	  "1"
	  divisor_tuser_width	  "1"
	  operand_sign		  "Signed"
	  dividend_and_quotient_width "16"
	  divisor_width		  "16"
	  ip_name		  "Divider Generator"
	  ip_version		  "4.0"
	  dsptool_ready		  "true"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  wrapper_available	  "true"
	  port_translation_map	  "{'aclken' => 'en','aresetn' => 'rst'}"
	  ipcore_fpga_part	  "xlipgetpartsetting(gcb, {'virtex7', 'xc7v1500t', '-2', 'fhg1157'})"
	  ipcore_verbose	  "false"
	  has_advanced_control	  "0"
	  sggui_pos		  "806,264,348,522"
	  block_type		  "div_gen_v4_0"
	  sg_icon_stat		  "220,122,4,5,white,blue,0,ade9f970,right,,[2 2 3 3 ],[2 3 4 4 4 ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[117 65 65 117 ],[6.025000e-001 6."
	  "400000e-001 7.075000e-001 ]);\npatch([0 0 4 4 ],[57 5 5 57 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\npatch("
	  "[216 216 220 220 ],[120 102 102 120 ],[6.025000e-001 6.400000e-001 7.075000e-001 ]);\npatch([216 216 220 220 ],[95 "
	  "77 77 95 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\npatch([216 216 220 220 ],[70 2 2 70 ],[2.675000e-001 2.8"
	  "00000e-001 3.025000e-001 ]);\npatch([4 215 215 4 4 ],[0 0 122 122 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ])"
	  ";\nplot([4 215 215 4 4 ],[0 0 122 122 0 ]);\n\n\npatch([72.175 96.74 113.74 130.74 147.74 113.74 89.175 72.175 ],[7"
	  "9.87 79.87 96.87 79.87 96.87 96.87 96.87 79.87 ],[1 1 1 ]);\npatch([89.175 113.74 96.74 72.175 89.175 ],[62.87 62.8"
	  "7 79.87 79.87 62.87 ],[0.931 0.946 0.973 ]);\npatch([72.175 96.74 113.74 89.175 72.175 ],[45.87 45.87 62.87 62.87 4"
	  "5.87 ],[1 1 1 ]);\npatch([89.175 147.74 130.74 113.74 96.74 72.175 89.175 ],[28.87 28.87 45.87 28.87 45.87 45.87 28"
	  ".87 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
	  "olor('black');port_label('input',1,'  dividend_tvalid  ');\ncolor('black');port_label('input',2,'  dividend_tdata_d"
	  "ividend  ');\ncolor('black');port_label('input',3,'  divisor_tvalid  ');\ncolor('black');port_label('input',4,'  di"
	  "visor_tdata_divisor  ');\ncolor('black');port_label('output',1,'  dividend_tready  ');\ncolor('black');port_label('"
	  "output',2,'  divisor_tready  ');\ncolor('black');port_label('output',3,'  dout_tvalid  ');\ncolor('black');port_lab"
	  "el('output',4,'  dout_tdata_quotient  ');\ncolor('black');port_label('output',5,'  dout_tdata_fractional  ');\nfpri"
	  "ntf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  SID			  "957"
	  Ports			  [1, 1]
	  Position		  [280, 573, 310, 607]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,34,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 34 34 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 34 34 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 "
	  "21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.44 17.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register11"
	  SID			  "958"
	  Ports			  [2, 1]
	  Position		  [1970, 350, 2000, 385]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,35,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 35 35 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 35 35 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 "
	  "21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.44 17.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register12"
	  SID			  "959"
	  Ports			  [2, 1]
	  Position		  [1970, 1095, 2000, 1130]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,35,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 35 35 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 35 35 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 "
	  "21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.44 17.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register13"
	  SID			  "960"
	  Ports			  [2, 1]
	  Position		  [1970, 840, 2000, 875]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,35,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 35 35 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 35 35 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 "
	  "21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.44 17.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register17"
	  SID			  "961"
	  Ports			  [1, 1]
	  Position		  [280, 128, 310, 162]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "298,309,348,192"
	  block_type		  "register"
	  sg_icon_stat		  "30,34,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 34 34 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 34 34 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 "
	  "21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.44 17.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register19"
	  SID			  "962"
	  Ports			  [1, 1]
	  Position		  [1970, 127, 2000, 163]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,36,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 36 36 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[22.44 22.44 26.44 "
	  "22.44 26.44 26.44 26.44 22.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[18.44 18.44 22.44 22.44 18.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[14.44 14.44 18.44 18.44 14.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[10.44 10.44 14.44 10.44 14.44 14.44 10.44 ],[0.931 0.946 0.973 ]);\nfprintf('','CO"
	  "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\nco"
	  "lor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  SID			  "963"
	  Ports			  [1, 1]
	  Position		  [280, 818, 310, 852]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,34,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 34 34 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 34 34 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 "
	  "21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.44 17.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register3"
	  SID			  "964"
	  Ports			  [1, 1]
	  Position		  [280, 333, 310, 367]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "298,309,348,192"
	  block_type		  "register"
	  sg_icon_stat		  "30,34,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 34 34 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 34 34 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 "
	  "21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.44 17.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register4"
	  SID			  "965"
	  Ports			  [1, 1]
	  Position		  [280, 1048, 310, 1082]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,34,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 34 34 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 34 34 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 "
	  "21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.44 17.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register5"
	  SID			  "966"
	  Ports			  [1, 1]
	  Position		  [285, 1128, 315, 1162]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,34,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 34 34 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 34 34 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 "
	  "21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.44 17.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register6"
	  SID			  "967"
	  Ports			  [1, 1]
	  Position		  [285, 1203, 315, 1237]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "30,34,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 34 34 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 34 34 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 "
	  "21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.44 17.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\npatch([10.1 23."
	  "88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  SID			  "1121"
	  Ports			  [2, 1]
	  Position		  [880, 1282, 935, 1338]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "394,518,348,192"
	  block_type		  "relational"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,b5131c97,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[35.77 35.7"
	  "7 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.77 28.77 35.77 35"
	  ".77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.77 28.77 21.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa "
	  "> b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ST1"
	  SID			  "1181"
	  Ports			  [1]
	  Position		  [870, 796, 915, 824]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "ST1"
	    Location		    [566, 643, 950, 803]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      SID		      "1182"
	      Position		      [25, 38, 55, 52]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Display
	      Name		      "Display"
	      SID		      "1183"
	      Ports		      [1]
	      Position		      [245, 30, 335, 60]
	      Decimation	      "1"
	      Lockdown		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sample Time"
	      SID		      "1184"
	      Ports		      [1, 1]
	      Position		      [80, 29, 110, 61]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Sample Time"
	      SourceType	      "Xilinx Sample Time Block Block"
	      infoedit		      "The Sample Time block reports the normalized sample period of its input.  A signal's normalize"
	      "d sample period is not equivalent to its Simulink absolute sample period.<br><br>Hardware notes: This block is "
	      "implemented as a constant in hardware."
	      has_advanced_control    "0"
	      sggui_pos		      "289,432,302,160"
	      block_type	      "sampletime"
	      sg_icon_stat	      "30,32,1,1,white,blue,0,5d3f35fb,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 32 32 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[20.44 "
	      "20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 2"
	      "0.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('ST');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "X_monit1"
	      SID		      "1185"
	      Ports		      [1, 1]
	      Position		      [145, 35, 205, 55]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Line {
	      SrcBlock		      "X_monit1"
	      SrcPort		      1
	      DstBlock		      "Display"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sample Time"
	      SrcPort		      1
	      DstBlock		      "X_monit1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      DstBlock		      "Sample Time"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ST2"
	  SID			  "1208"
	  Ports			  [1]
	  Position		  [1120, 796, 1165, 824]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "ST2"
	    Location		    [566, 643, 950, 803]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      SID		      "1209"
	      Position		      [25, 38, 55, 52]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Display
	      Name		      "Display"
	      SID		      "1210"
	      Ports		      [1]
	      Position		      [245, 30, 335, 60]
	      Decimation	      "1"
	      Lockdown		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sample Time"
	      SID		      "1211"
	      Ports		      [1, 1]
	      Position		      [80, 29, 110, 61]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Sample Time"
	      SourceType	      "Xilinx Sample Time Block Block"
	      infoedit		      "The Sample Time block reports the normalized sample period of its input.  A signal's normalize"
	      "d sample period is not equivalent to its Simulink absolute sample period.<br><br>Hardware notes: This block is "
	      "implemented as a constant in hardware."
	      has_advanced_control    "0"
	      sggui_pos		      "289,432,302,160"
	      block_type	      "sampletime"
	      sg_icon_stat	      "30,32,1,1,white,blue,0,5d3f35fb,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 32 32 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[20.44 "
	      "20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 2"
	      "0.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('ST');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "X_monit1"
	      SID		      "1212"
	      Ports		      [1, 1]
	      Position		      [145, 35, 205, 55]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Line {
	      SrcBlock		      "X_monit1"
	      SrcPort		      1
	      DstBlock		      "Display"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sample Time"
	      SrcPort		      1
	      DstBlock		      "X_monit1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      DstBlock		      "Sample Time"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ST3"
	  SID			  "1213"
	  Ports			  [1]
	  Position		  [1710, 736, 1755, 764]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "ST3"
	    Location		    [566, 643, 950, 803]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      SID		      "1214"
	      Position		      [25, 38, 55, 52]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Display
	      Name		      "Display"
	      SID		      "1215"
	      Ports		      [1]
	      Position		      [245, 30, 335, 60]
	      Decimation	      "1"
	      Lockdown		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sample Time"
	      SID		      "1216"
	      Ports		      [1, 1]
	      Position		      [80, 29, 110, 61]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Sample Time"
	      SourceType	      "Xilinx Sample Time Block Block"
	      infoedit		      "The Sample Time block reports the normalized sample period of its input.  A signal's normalize"
	      "d sample period is not equivalent to its Simulink absolute sample period.<br><br>Hardware notes: This block is "
	      "implemented as a constant in hardware."
	      has_advanced_control    "0"
	      sggui_pos		      "289,432,302,160"
	      block_type	      "sampletime"
	      sg_icon_stat	      "30,32,1,1,white,blue,0,5d3f35fb,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 32 32 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[20.44 "
	      "20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[16.44 16.44 20.44 2"
	      "0.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
	      "sp('ST');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "X_monit1"
	      SID		      "1217"
	      Ports		      [1, 1]
	      Position		      [145, 35, 205, 55]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      on
	      hdl_port		      off
	      timing_constraint	      "Data Rate"
	      locs_specified	      off
	      LOCs		      "{}"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      has_advanced_control    "0"
	      sggui_pos		      "538,157,380,753"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964"
	      " 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');"
	      "\nfprintf('','COMMENT: end icon text');"
	    }
	    Line {
	      SrcBlock		      "X_monit1"
	      SrcPort		      1
	      DstBlock		      "Display"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sample Time"
	      SrcPort		      1
	      DstBlock		      "X_monit1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      DstBlock		      "Sample Time"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "1143"
	  Position		  [1085, 1130, 1095, 1140]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator10"
	  SID			  "1149"
	  Position		  [1085, 875, 1095, 885]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "1145"
	  Position		  [1085, 630, 1095, 640]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "1147"
	  Position		  [1095, 400, 1105, 410]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "X_divider"
	  SID			  "999"
	  Ports			  [4, 5]
	  Position		  [1290, 314, 1510, 436]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Divider Generator 4.0 "
	  SourceType		  "Xilinx Divider Generator 4.0 Block"
	  infoedit		  "Divider Generator 4.0"
	  algorithm_type	  "High_Radix"
	  remainder_type	  "Fractional"
	  fractional_width	  "23"
	  clocks_per_division	  "1"
	  divide_by_zero_detect	  off
	  flowcontrol		  "NonBlocking"
	  optimizegoal		  "Performance"
	  latency_configuration	  "Automatic"
	  latency		  "39"
	  dividend_has_tuser	  off
	  dividend_has_tlast	  off
	  divisor_has_tuser	  off
	  divisor_has_tlast	  off
	  aclken		  off
	  aresetn		  off
	  outtready		  off
	  outtlastbehv		  "Null"
	  trim_axipin_name	  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  dividend_tuser_width	  "1"
	  divisor_tuser_width	  "1"
	  operand_sign		  "Signed"
	  dividend_and_quotient_width "16"
	  divisor_width		  "16"
	  ip_name		  "Divider Generator"
	  ip_version		  "4.0"
	  dsptool_ready		  "true"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  wrapper_available	  "true"
	  port_translation_map	  "{'aclken' => 'en','aresetn' => 'rst'}"
	  ipcore_fpga_part	  "xlipgetpartsetting(gcb, {'virtex7', 'xc7v1500t', '-2', 'fhg1157'})"
	  ipcore_verbose	  "false"
	  has_advanced_control	  "0"
	  sggui_pos		  "200,105,348,522"
	  block_type		  "div_gen_v4_0"
	  sg_icon_stat		  "220,122,4,5,white,blue,0,ade9f970,right,,[2 2 3 3 ],[2 3 4 4 4 ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[117 65 65 117 ],[6.025000e-001 6."
	  "400000e-001 7.075000e-001 ]);\npatch([0 0 4 4 ],[57 5 5 57 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\npatch("
	  "[216 216 220 220 ],[120 102 102 120 ],[6.025000e-001 6.400000e-001 7.075000e-001 ]);\npatch([216 216 220 220 ],[95 "
	  "77 77 95 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\npatch([216 216 220 220 ],[70 2 2 70 ],[2.675000e-001 2.8"
	  "00000e-001 3.025000e-001 ]);\npatch([4 215 215 4 4 ],[0 0 122 122 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ])"
	  ";\nplot([4 215 215 4 4 ],[0 0 122 122 0 ]);\n\n\npatch([72.175 96.74 113.74 130.74 147.74 113.74 89.175 72.175 ],[7"
	  "9.87 79.87 96.87 79.87 96.87 96.87 96.87 79.87 ],[1 1 1 ]);\npatch([89.175 113.74 96.74 72.175 89.175 ],[62.87 62.8"
	  "7 79.87 79.87 62.87 ],[0.931 0.946 0.973 ]);\npatch([72.175 96.74 113.74 89.175 72.175 ],[45.87 45.87 62.87 62.87 4"
	  "5.87 ],[1 1 1 ]);\npatch([89.175 147.74 130.74 113.74 96.74 72.175 89.175 ],[28.87 28.87 45.87 28.87 45.87 45.87 28"
	  ".87 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
	  "olor('black');port_label('input',1,'  dividend_tvalid  ');\ncolor('black');port_label('input',2,'  dividend_tdata_d"
	  "ividend  ');\ncolor('black');port_label('input',3,'  divisor_tvalid  ');\ncolor('black');port_label('input',4,'  di"
	  "visor_tdata_divisor  ');\ncolor('black');port_label('output',1,'  dividend_tready  ');\ncolor('black');port_label('"
	  "output',2,'  divisor_tready  ');\ncolor('black');port_label('output',3,'  dout_tvalid  ');\ncolor('black');port_lab"
	  "el('output',4,'  dout_tdata_quotient  ');\ncolor('black');port_label('output',5,'  dout_tdata_fractional  ');\nfpri"
	  "ntf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Y_divider"
	  SID			  "1000"
	  Ports			  [4, 5]
	  Position		  [1290, 804, 1510, 926]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Divider Generator 4.0 "
	  SourceType		  "Xilinx Divider Generator 4.0 Block"
	  infoedit		  "Divider Generator 4.0"
	  algorithm_type	  "High_Radix"
	  remainder_type	  "Fractional"
	  fractional_width	  "23"
	  clocks_per_division	  "1"
	  divide_by_zero_detect	  off
	  flowcontrol		  "NonBlocking"
	  optimizegoal		  "Performance"
	  latency_configuration	  "Automatic"
	  latency		  "39"
	  dividend_has_tuser	  off
	  dividend_has_tlast	  off
	  divisor_has_tuser	  off
	  divisor_has_tlast	  off
	  aclken		  off
	  aresetn		  off
	  outtready		  off
	  outtlastbehv		  "Null"
	  trim_axipin_name	  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  dividend_tuser_width	  "1"
	  divisor_tuser_width	  "1"
	  operand_sign		  "Signed"
	  dividend_and_quotient_width "16"
	  divisor_width		  "16"
	  ip_name		  "Divider Generator"
	  ip_version		  "4.0"
	  dsptool_ready		  "true"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  wrapper_available	  "true"
	  port_translation_map	  "{'aclken' => 'en','aresetn' => 'rst'}"
	  ipcore_fpga_part	  "xlipgetpartsetting(gcb, {'virtex7', 'xc7v1500t', '-2', 'fhg1157'})"
	  ipcore_verbose	  "false"
	  has_advanced_control	  "0"
	  sggui_pos		  "200,105,348,522"
	  block_type		  "div_gen_v4_0"
	  sg_icon_stat		  "220,122,4,5,white,blue,0,ade9f970,right,,[2 2 3 3 ],[2 3 4 4 4 ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[117 65 65 117 ],[6.025000e-001 6."
	  "400000e-001 7.075000e-001 ]);\npatch([0 0 4 4 ],[57 5 5 57 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\npatch("
	  "[216 216 220 220 ],[120 102 102 120 ],[6.025000e-001 6.400000e-001 7.075000e-001 ]);\npatch([216 216 220 220 ],[95 "
	  "77 77 95 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\npatch([216 216 220 220 ],[70 2 2 70 ],[2.675000e-001 2.8"
	  "00000e-001 3.025000e-001 ]);\npatch([4 215 215 4 4 ],[0 0 122 122 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ])"
	  ";\nplot([4 215 215 4 4 ],[0 0 122 122 0 ]);\n\n\npatch([72.175 96.74 113.74 130.74 147.74 113.74 89.175 72.175 ],[7"
	  "9.87 79.87 96.87 79.87 96.87 96.87 96.87 79.87 ],[1 1 1 ]);\npatch([89.175 113.74 96.74 72.175 89.175 ],[62.87 62.8"
	  "7 79.87 79.87 62.87 ],[0.931 0.946 0.973 ]);\npatch([72.175 96.74 113.74 89.175 72.175 ],[45.87 45.87 62.87 62.87 4"
	  "5.87 ],[1 1 1 ]);\npatch([89.175 147.74 130.74 113.74 96.74 72.175 89.175 ],[28.87 28.87 45.87 28.87 45.87 45.87 28"
	  ".87 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
	  "olor('black');port_label('input',1,'  dividend_tvalid  ');\ncolor('black');port_label('input',2,'  dividend_tdata_d"
	  "ividend  ');\ncolor('black');port_label('input',3,'  divisor_tvalid  ');\ncolor('black');port_label('input',4,'  di"
	  "visor_tdata_divisor  ');\ncolor('black');port_label('output',1,'  dividend_tready  ');\ncolor('black');port_label('"
	  "output',2,'  divisor_tready  ');\ncolor('black');port_label('output',3,'  dout_tvalid  ');\ncolor('black');port_lab"
	  "el('output',4,'  dout_tdata_quotient  ');\ncolor('black');port_label('output',5,'  dout_tdata_fractional  ');\nfpri"
	  "ntf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "a_plus_b"
	  SID			  "983"
	  Ports			  [2, 1]
	  Position		  [175, 806, 235, 864]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "320,251,348,320"
	  block_type		  "addsub"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,e139daf6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45.8"
	  "8 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a'"
	  ");\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "a_plus_c"
	  SID			  "984"
	  Ports			  [2, 1]
	  Position		  [175, 1116, 235, 1174]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "320,251,348,320"
	  block_type		  "addsub"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,e139daf6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45.8"
	  "8 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a'"
	  ");\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "a_plus_d"
	  SID			  "985"
	  Ports			  [2, 1]
	  Position		  [175, 321, 235, 379]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "348,265,348,320"
	  block_type		  "addsub"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,e139daf6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45.8"
	  "8 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a'"
	  ");\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "b_plus_c"
	  SID			  "986"
	  Ports			  [2, 1]
	  Position		  [175, 561, 235, 619]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "320,251,348,320"
	  block_type		  "addsub"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,e139daf6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45.8"
	  "8 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a'"
	  ");\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "b_plus_d"
	  SID			  "987"
	  Ports			  [2, 1]
	  Position		  [175, 1191, 235, 1249]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "320,251,348,320"
	  block_type		  "addsub"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,e139daf6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45.8"
	  "8 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a'"
	  ");\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_plus_d"
	  SID			  "990"
	  Ports			  [2, 1]
	  Position		  [175, 1036, 235, 1094]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "320,251,348,320"
	  block_type		  "addsub"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,e139daf6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45.8"
	  "8 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a'"
	  ");\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delta_q"
	  SID			  "991"
	  Ports			  [2, 1]
	  Position		  [495, 1076, 555, 1134]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "320,251,348,320"
	  block_type		  "addsub"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,32e1f85f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45.8"
	  "8 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a'"
	  ");\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delta_x"
	  SID			  "992"
	  Ports			  [2, 1]
	  Position		  [495, 331, 555, 389]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "320,251,348,320"
	  block_type		  "addsub"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,32e1f85f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45.8"
	  "8 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a'"
	  ");\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delta_y"
	  SID			  "993"
	  Ports			  [2, 1]
	  Position		  [495, 821, 555, 879]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "320,251,348,320"
	  block_type		  "addsub"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,32e1f85f,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45.8"
	  "8 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a'"
	  ");\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sum"
	  SID			  "994"
	  Ports			  [2, 1]
	  Position		  [495, 576, 555, 634]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "848,302,348,320"
	  block_type		  "addsub"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,e139daf6,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45.8"
	  "8 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a'"
	  ");\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "unsigned2signed1"
	  SID			  "1339"
	  Ports			  [2, 1]
	  Position		  [1720, 879, 1810, 926]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "unsigned2signed1"
	    Location		    [658, 546, 1211, 754]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "s_data"
	      SID		      "1340"
	      Position		      [15, 33, 45, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "u_data"
	      SID		      "1341"
	      Position		      [15, 103, 45, 117]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1342"
	      Ports		      [2, 1]
	      Position		      [235, 44, 270, 106]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "467,228,336,190"
	      block_type	      "concat"
	      sg_icon_stat	      "35,62,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 62 62 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 62 62 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[36.55"
	      " 36.55 41.55 36.55 41.55 41.55 41.55 36.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[31.55 31.55 36"
	      ".55 36.55 31.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[26.55 26.55 31.55 31.55 26.55 "
	      "],[1 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[21.55 21.55 26.55 21.55 26.55 26.55 21.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\font"
	      "size{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      SID		      "1343"
	      Ports		      [1, 1]
	      Position		      [425, 60, 470, 90]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "23"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "553,259,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1344"
	      Ports		      [1, 1]
	      Position		      [315, 60, 370, 90]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "23"
	      has_advanced_control    "0"
	      sggui_pos		      "540,388,336,330"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "55,30,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 30 30 0 ]);\npatch([18.1 23.88 27.88 31.88 35.88 27.88 22.1 18.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([22.1 27.88 23.88 18.1 22.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([18.1 23.88 27.88 22.1 18.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([22.1 35.88 31.88 27.88 23.88 18.1 22.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      SID		      "1345"
	      Ports		      [1, 1]
	      Position		      [85, 95, 140, 125]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "579,331,336,330"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "55,30,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 30 30 0 ]);\npatch([18.1 23.88 27.88 31.88 35.88 27.88 22.1 18.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([22.1 27.88 23.88 18.1 22.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([18.1 23.88 27.88 22.1 18.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([22.1 35.88 31.88 27.88 23.88 18.1 22.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      SID		      "1346"
	      Ports		      [1, 1]
	      Position		      [85, 25, 140, 55]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "579,331,336,330"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "55,30,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 30 30 0 ]);\npatch([18.1 23.88 27.88 31.88 35.88 27.88 22.1 18.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([22.1 27.88 23.88 18.1 22.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([18.1 23.88 27.88 22.1 18.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([22.1 35.88 31.88 27.88 23.88 18.1 22.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      SID		      "1347"
	      Position		      [510, 68, 540, 82]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      Points		      [45, 0; 0, 20]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "s_data"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "u_data"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [45, 0; 0, -20]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Annotation {
	      Position		      [131, 43]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "unsigned2signed2"
	  SID			  "1311"
	  Ports			  [2, 1]
	  Position		  [1720, 389, 1810, 436]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "unsigned2signed2"
	    Location		    [811, 404, 1364, 612]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "s_data"
	      SID		      "1312"
	      Position		      [15, 33, 45, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "u_data"
	      SID		      "1313"
	      Position		      [15, 103, 45, 117]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1314"
	      Ports		      [2, 1]
	      Position		      [235, 44, 270, 106]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "467,228,336,190"
	      block_type	      "concat"
	      sg_icon_stat	      "35,62,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 62 62 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 62 62 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[36.55"
	      " 36.55 41.55 36.55 41.55 41.55 41.55 36.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[31.55 31.55 36"
	      ".55 36.55 31.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[26.55 26.55 31.55 31.55 26.55 "
	      "],[1 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[21.55 21.55 26.55 21.55 26.55 26.55 21.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\font"
	      "size{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      SID		      "1320"
	      Ports		      [1, 1]
	      Position		      [425, 60, 470, 90]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "23"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "553,259,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1315"
	      Ports		      [1, 1]
	      Position		      [315, 60, 370, 90]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "23"
	      has_advanced_control    "0"
	      sggui_pos		      "564,370,336,330"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "55,30,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 30 30 0 ]);\npatch([18.1 23.88 27.88 31.88 35.88 27.88 22.1 18.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([22.1 27.88 23.88 18.1 22.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([18.1 23.88 27.88 22.1 18.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([22.1 35.88 31.88 27.88 23.88 18.1 22.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      SID		      "1316"
	      Ports		      [1, 1]
	      Position		      [85, 95, 140, 125]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "579,331,336,330"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "55,30,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 30 30 0 ]);\npatch([18.1 23.88 27.88 31.88 35.88 27.88 22.1 18.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([22.1 27.88 23.88 18.1 22.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([18.1 23.88 27.88 22.1 18.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([22.1 35.88 31.88 27.88 23.88 18.1 22.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      SID		      "1317"
	      Ports		      [1, 1]
	      Position		      [85, 25, 140, 55]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "579,331,336,330"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "55,30,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 30 30 0 ]);\npatch([18.1 23.88 27.88 31.88 35.88 27.88 22.1 18.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([22.1 27.88 23.88 18.1 22.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([18.1 23.88 27.88 22.1 18.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([22.1 35.88 31.88 27.88 23.88 18.1 22.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      SID		      "1318"
	      Position		      [510, 68, 540, 82]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      Points		      [45, 0; 0, 20]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "s_data"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "u_data"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [45, 0; 0, -20]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Annotation {
	      Position		      [131, 43]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "unsigned2signed3"
	  SID			  "1348"
	  Ports			  [2, 1]
	  Position		  [1725, 1134, 1815, 1181]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "unsigned2signed3"
	    Location		    [811, 404, 1364, 612]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "s_data"
	      SID		      "1349"
	      Position		      [15, 33, 45, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "u_data"
	      SID		      "1350"
	      Position		      [15, 103, 45, 117]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "1351"
	      Ports		      [2, 1]
	      Position		      [235, 44, 270, 106]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "467,228,336,190"
	      block_type	      "concat"
	      sg_icon_stat	      "35,62,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 62 62 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 62 62 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[36.55"
	      " 36.55 41.55 36.55 41.55 41.55 41.55 36.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[31.55 31.55 36"
	      ".55 36.55 31.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[26.55 26.55 31.55 31.55 26.55 "
	      "],[1 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[21.55 21.55 26.55 21.55 26.55 26.55 21.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\font"
	      "size{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      SID		      "1352"
	      Ports		      [1, 1]
	      Position		      [425, 60, 470, 90]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "23"
	      bin_pt		      "23"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Flag as error"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "497,118,457,562"
	      block_type	      "convert"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "1353"
	      Ports		      [1, 1]
	      Position		      [315, 60, 370, 90]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "23"
	      has_advanced_control    "0"
	      sggui_pos		      "547,365,336,330"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "55,30,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 30 30 0 ]);\npatch([18.1 23.88 27.88 31.88 35.88 27.88 22.1 18.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([22.1 27.88 23.88 18.1 22.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([18.1 23.88 27.88 22.1 18.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([22.1 35.88 31.88 27.88 23.88 18.1 22.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      SID		      "1354"
	      Ports		      [1, 1]
	      Position		      [85, 95, 140, 125]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "579,331,336,330"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "55,30,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 30 30 0 ]);\npatch([18.1 23.88 27.88 31.88 35.88 27.88 22.1 18.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([22.1 27.88 23.88 18.1 22.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([18.1 23.88 27.88 22.1 18.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([22.1 35.88 31.88 27.88 23.88 18.1 22.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      SID		      "1355"
	      Ports		      [1, 1]
	      Position		      [85, 25, 140, 55]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can change the signal be"
	      "tween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs n"
	      "othing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is fo"
	      "rced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
	      "utput of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "579,331,336,330"
	      block_type	      "reinterpret"
	      sg_icon_stat	      "55,30,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 30 30 0 ]);\npatch([18.1 23.88 27.88 31.88 35.88 27.88 22.1 18.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([22.1 27.88 23.88 18.1 22.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([18.1 23.88 27.88 22.1 18.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([22.1 35.88 31.88 27.88 23.88 18.1 22.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      SID		      "1356"
	      Position		      [510, 68, 540, 82]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      Points		      [45, 0; 0, 20]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "s_data"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "u_data"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [45, 0; 0, -20]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Annotation {
	      Position		      [131, 43]
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "X"
	  SID			  "995"
	  Position		  [2070, 363, 2100, 377]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Y"
	  SID			  "996"
	  Position		  [2070, 853, 2100, 867]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Q"
	  SID			  "997"
	  Position		  [2075, 1108, 2105, 1122]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sum"
	  SID			  "998"
	  Position		  [2070, 138, 2100, 152]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "A"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    Points		    [40, 0]
	    Branch {
	      DstBlock		      "a_plus_d"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 485]
	      DstBlock		      "a_plus_b"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 795]
	    DstBlock		    "a_plus_c"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "D"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [40, 0]
	    Branch {
	      DstBlock		      "a_plus_d"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 715]
	      DstBlock		      "c_plus_d"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, 870]
	    DstBlock		    "b_plus_d"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "B"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [50, 0]
	    Branch {
	      DstBlock		      "b_plus_c"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 275]
	      DstBlock		      "a_plus_b"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, 630]
	    DstBlock		    "b_plus_d"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "C"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [30, 0]
	    Branch {
	      DstBlock		      "b_plus_c"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 445]
	      DstBlock		      "c_plus_d"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 555]
	    DstBlock		    "a_plus_c"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "a_plus_d"
	  SrcPort		  1
	  DstBlock		  "Register3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "b_plus_c"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "a_plus_b"
	  SrcPort		  1
	  DstBlock		  "Register2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_plus_d"
	  SrcPort		  1
	  DstBlock		  "Register4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "a_plus_c"
	  SrcPort		  1
	  DstBlock		  "Register5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "b_plus_d"
	  SrcPort		  1
	  DstBlock		  "Register6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register3"
	  SrcPort		  1
	  Points		  [105, 0; 0, 25]
	  Branch {
	    Points		    [0, 215]
	    DstBlock		    "sum"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "delta_x"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "sum"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -100; 110, 0]
	    DstBlock		    "delta_x"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  DstBlock		  "delta_y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register4"
	  SrcPort		  1
	  Points		  [60, 0; 0, -200]
	  DstBlock		  "delta_y"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register5"
	  SrcPort		  1
	  Points		  [55, 0; 0, -55]
	  DstBlock		  "delta_q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register6"
	  SrcPort		  1
	  Points		  [70, 0; 0, -100]
	  DstBlock		  "delta_q"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "delta_q"
	  SrcPort		  1
	  DstBlock		  "DataReg_En3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delta_x"
	  SrcPort		  1
	  DstBlock		  "DataReg_En"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register19"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Avalid"
	  SrcPort		  1
	  Points		  [90, 0]
	  DstBlock		  "Expression"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bvalid"
	  SrcPort		  1
	  Points		  [80, 0; 0, 20]
	  DstBlock		  "Expression"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Cvalid"
	  SrcPort		  1
	  Points		  [80, 0; 0, -20]
	  DstBlock		  "Expression"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Dvalid"
	  SrcPort		  1
	  Points		  [90, 0]
	  DstBlock		  "Expression"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Expression"
	  SrcPort		  1
	  DstBlock		  "Register17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DataReg_En1"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, -80]
	    DstBlock		    "Goto"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "FIFO_Sum"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register17"
	  SrcPort		  1
	  Points		  [250, 0; 0, 230]
	  Branch {
	    DstBlock		    "DataReg_En"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 245]
	    Branch {
	      DstBlock		      "DataReg_En1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 245]
	      Branch {
		DstBlock		"DataReg_En2"
		DstPort			2
	      }
	      Branch {
		Points			[0, 255]
		DstBlock		"DataReg_En3"
		DstPort			2
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Register13"
	  SrcPort		  1
	  DstBlock		  "Y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register11"
	  SrcPort		  1
	  DstBlock		  "X"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register12"
	  SrcPort		  1
	  DstBlock		  "Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sum"
	  SrcPort		  1
	  DstBlock		  "DataReg_En1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delta_y"
	  SrcPort		  1
	  DstBlock		  "DataReg_En2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DataReg_En1"
	  SrcPort		  2
	  Points		  [45, 0]
	  DstBlock		  "Goto5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "Register19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "X_divider"
	  SrcPort		  3
	  DstBlock		  "Register11"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DataReg_En"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "Goto1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "FIFO_X"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "DataReg_En"
	  SrcPort		  2
	  Points		  [35, 0; 0, 35]
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Y_divider"
	  SrcPort		  5
	  Points		  [95, 0]
	  Branch {
	    Points		    [0, 0]
	    Branch {
	      Points		      [0, -165]
	      DstBlock		      "ST3"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 70]
	      DstBlock		      "Clock Enable Probe1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "unsigned2signed1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Y_divider"
	  SrcPort		  3
	  DstBlock		  "Register13"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Q_divider"
	  SrcPort		  3
	  DstBlock		  "Register12"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DataReg_En2"
	  SrcPort		  1
	  Points		  [35, 0; 0, 0]
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "Goto2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 0; 160, 0]
	    Branch {
	      DstBlock		      "FIFO_Y"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -40]
	      DstBlock		      "ST1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "DataReg_En2"
	  SrcPort		  2
	  Points		  [35, 0; 0, 30]
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DataReg_En3"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, -60]
	    DstBlock		    "Goto3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "FIFO_Q"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "DataReg_En3"
	  SrcPort		  2
	  Points		  [35, 0; 0, 45]
	  DstBlock		  "Goto7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "X_divider"
	  SrcPort		  2
	  Points		  [50, 0; 0, -290; -615, 0]
	  DstBlock		  "Expression1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Y_divider"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "Goto9"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -35; -610, 0; 0, 100]
	    DstBlock		    "FIFO_Y"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Y_divider"
	  SrcPort		  2
	  Points		  [60, 0]
	  Branch {
	    DstBlock		    "Goto8"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -795; -635, 0; 0, 100]
	    DstBlock		    "Expression1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Delta_sigma_thres"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  DstBlock		  "Goto10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [-10, 0; 0, -130]
	  DstBlock		  "FIFO_Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "FIFO_Sum"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    Points		    [0, 305]
	    Branch {
	      DstBlock		      "Y_divider"
	      DstPort		      4
	    }
	    Branch {
	      Points		      [0, 255]
	      DstBlock		      "Q_divider"
	      DstPort		      4
	    }
	  }
	  Branch {
	    Points		    [0, -185]
	    Branch {
	      DstBlock		      "X_divider"
	      DstPort		      4
	    }
	    Branch {
	      Points		      [0, -275]
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Goto14"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "FIFO_X"
	  SrcPort		  1
	  DstBlock		  "X_divider"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "FIFO_Q"
	  SrcPort		  1
	  DstBlock		  "Q_divider"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "FIFO_Y"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [125, 0]
	    Branch {
	      DstBlock		      "Y_divider"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 135]
	      DstBlock		      "Goto12"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -40]
	    Branch {
	      DstBlock		      "ST2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -55]
	      DstBlock		      "Clock Enable Probe"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Q_divider"
	  SrcPort		  2
	  Points		  [65, 0; 0, -1065; -655, 0; 0, 155]
	  DstBlock		  "Expression1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Expression1"
	  SrcPort		  1
	  Points		  [65, 0; 0, 440; -195, 0; 0, 50]
	  DstBlock		  "FIFO_Sum"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "X_divider"
	  SrcPort		  1
	  Points		  [15, 0; 0, -40; -605, 0; 0, 105]
	  DstBlock		  "FIFO_X"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Q_divider"
	  SrcPort		  1
	  Points		  [20, 0; 0, -45; -615, 0; 0, 110]
	  DstBlock		  "FIFO_Q"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  Points		  [-25, 0; 0, -135]
	  DstBlock		  "FIFO_Y"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  Points		  [-25, 0; 0, -135]
	  DstBlock		  "FIFO_Q"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "FIFO_Q"
	  SrcPort		  2
	  DstBlock		  "Inverter3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIFO_Q"
	  SrcPort		  3
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIFO_Sum"
	  SrcPort		  2
	  DstBlock		  "Inverter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIFO_Sum"
	  SrcPort		  3
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIFO_X"
	  SrcPort		  3
	  Points		  [0, 15]
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIFO_Y"
	  SrcPort		  2
	  DstBlock		  "Inverter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIFO_Y"
	  SrcPort		  3
	  DstBlock		  "Terminator10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [-20, 0; 0, -150]
	  DstBlock		  "FIFO_X"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "FIFO_X"
	  SrcPort		  2
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [25, 0; 0, -45]
	  DstBlock		  "X_divider"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    Points		    [0, 260]
	    Branch {
	      DstBlock		      "Y_divider"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, 255]
	      DstBlock		      "Q_divider"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, -90]
	    Branch {
	      Points		      [0, -140]
	      DstBlock		      "X_divider"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "Goto13"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  Points		  [25, 0; 0, -45; 60, 0]
	  Branch {
	    DstBlock		    "Y_divider"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Goto11"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inverter3"
	  SrcPort		  1
	  Points		  [25, 0; 0, -45]
	  DstBlock		  "Q_divider"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Clock Enable Probe1"
	  SrcPort		  1
	  DstBlock		  "Goto15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Clock Enable Probe"
	  SrcPort		  1
	  Points		  [95, 0; 0, -60]
	  DstBlock		  "Goto16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "X_divider"
	  SrcPort		  5
	  DstBlock		  "unsigned2signed2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "X_divider"
	  SrcPort		  4
	  DstBlock		  "unsigned2signed2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "unsigned2signed2"
	  SrcPort		  1
	  Points		  [125, 0; 0, -55]
	  DstBlock		  "Register11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Y_divider"
	  SrcPort		  4
	  Points		  [80, 0]
	  Branch {
	    Points		    [0, -115]
	    DstBlock		    "Goto18"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "unsigned2signed1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "unsigned2signed1"
	  SrcPort		  1
	  Points		  [125, 0; 0, -55]
	  DstBlock		  "Register13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Q_divider"
	  SrcPort		  5
	  DstBlock		  "unsigned2signed3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Q_divider"
	  SrcPort		  4
	  DstBlock		  "unsigned2signed3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "unsigned2signed3"
	  SrcPort		  1
	  Points		  [120, 0; 0, -55]
	  DstBlock		  "Register12"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "delta_sigma_div_thres"
      SID		      "1125"
      Ports		      [0, 1]
      Position		      [885, 899, 1025, 931]
      BlockMirror	      on
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "1e-3"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Signed (2's comp)"
      n_bits		      "26"
      bin_pt		      "22"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      on
      period		      "dt_sim"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "171,253,336,431"
      block_type	      "constant"
      sg_icon_stat	      "140,32,0,1,white,blue,0,486d6bb2,left,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 140 140 0 0 ],[0 0 32 32 0 ],[0.77 "
      "0.82 0.91 ]);\nplot([0 140 140 0 0 ],[0 0 32 32 0 ]);\npatch([61.1 66.88 70.88 74.88 78.88 70.88 65.1 61.1 ],[20"
      ".44 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([65.1 70.88 66.88 61.1 65.1 ],[16.44 16.44 20."
      "44 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([61.1 66.88 70.88 65.1 61.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
      " 1 1 ]);\npatch([65.1 78.88 74.88 70.88 66.88 61.1 65.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 "
      "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');po"
      "rt_label('output',1,'0.00099992752075195313');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "intensity"
      SID		      "11"
      Ports		      [0, 1]
      Position		      [40, 260, 70, 290]
      LibraryVersion	      "1.256"
      SourceBlock	      "simulink/Sources/Repeating\nSequence"
      SourceType	      "Repeating table"
      rep_seq_t		      "[0 1e-4 1e-4 2e-4 2e-4 3e-4 3e-4 4e-4]"
      rep_seq_y		      "[1 1 0.1 0.1 0.01 0.01 0.001 0.001]"
    }
    Block {
      BlockType		      Reference
      Name		      "q_tbt_o"
      SID		      "1094"
      Ports		      [1, 1]
      Position		      [1465, 930, 1525, 950]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "q_tbt_o2"
      SID		      "1117"
      Ports		      [1, 1]
      Position		      [1445, 1275, 1505, 1295]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "q_tbt_o3"
      SID		      "1130"
      Ports		      [1, 1]
      Position		      [1445, 1440, 1505, 1460]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "q_tbt_o4"
      SID		      "1085"
      Ports		      [1, 1]
      Position		      [1455, 525, 1515, 545]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "sum_tbt_o"
      SID		      "1095"
      Ports		      [1, 1]
      Position		      [1465, 1020, 1525, 1040]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "sum_tbt_o2"
      SID		      "1118"
      Ports		      [1, 1]
      Position		      [1445, 1365, 1505, 1385]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "sum_tbt_o3"
      SID		      "1131"
      Ports		      [1, 1]
      Position		      [1445, 1530, 1505, 1550]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "sum_tbt_o4"
      SID		      "1187"
      Ports		      [1, 1]
      Position		      [1455, 685, 1515, 705]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "sum_tbt_o5"
      SID		      "1086"
      Ports		      [1, 1]
      Position		      [1455, 615, 1515, 635]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "x_tbt_o"
      SID		      "1096"
      Ports		      [1, 1]
      Position		      [1465, 775, 1525, 795]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "533,22,380,753"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "x_tbt_o1"
      SID		      "1087"
      Ports		      [1, 1]
      Position		      [1455, 370, 1515, 390]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "538,157,380,753"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "x_tbt_o2"
      SID		      "1119"
      Ports		      [1, 1]
      Position		      [1445, 1120, 1505, 1140]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "538,157,380,753"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "x_tbt_o3"
      SID		      "1168"
      Ports		      [1, 1]
      Position		      [750, 1270, 810, 1290]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "538,157,380,753"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "x_tbt_o4"
      SID		      "1174"
      Ports		      [1, 1]
      Position		      [745, 1410, 805, 1430]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "538,157,380,753"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "x_tbt_o5"
      SID		      "1225"
      Ports		      [1, 1]
      Position		      [745, 1565, 805, 1585]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "538,157,380,753"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "y_tbt_o"
      SID		      "1097"
      Ports		      [1, 1]
      Position		      [1465, 845, 1525, 865]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "y_tbt_o2"
      SID		      "1120"
      Ports		      [1, 1]
      Position		      [1445, 1190, 1505, 1210]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "y_tbt_o3"
      SID		      "1169"
      Ports		      [1, 1]
      Position		      [750, 1340, 810, 1360]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "y_tbt_o4"
      SID		      "1175"
      Ports		      [1, 1]
      Position		      [745, 1480, 805, 1500]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "y_tbt_o5"
      SID		      "1227"
      Ports		      [1, 1]
      Position		      [745, 1635, 805, 1655]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "y_tbt_o6"
      SID		      "1088"
      Ports		      [1, 1]
      Position		      [1455, 440, 1515, 460]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "y_tbt_o7"
      SID		      "1236"
      Ports		      [1, 1]
      Position		      [745, 1705, 805, 1725]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.96"
      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprin"
      "tf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "y_tbt_out"
      SID		      "1107"
      Ports		      [1, 1]
      Position		      [1190, 260, 1210, 320]
      BlockRotation	      270
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      on
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      UseAsDAC		      off
      DACChannel	      "'1'"
      has_advanced_control    "0"
      sggui_pos		      "538,157,380,753"
      block_type	      "gatewayout"
      sg_icon_stat	      "20,60,1,1,white,grey,1,632ec840,up,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 60 60 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 20 20 0 0 ],[0 0 60 60 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[32.22 3"
      "2.22 34.22 32.22 34.22 34.22 34.22 32.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[30.22 30.22 32.22 32."
      "22 30.22 ],[0.964 0.964 0.964 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[28.22 28.22 30.22 30.22 28.22 ],[1 1 1 ])"
      ";\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[26.22 26.22 28.22 26.22 28.22 28.22 26.22 ],[0.964 0.964 0.96"
      "4 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
      "abel('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('',"
      "'COMMENT: end icon text');"
    }
    Line {
      SrcBlock		      "Product"
      SrcPort		      1
      DstBlock		      "Conversion3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Product1"
      SrcPort		      1
      DstBlock		      "Conversion4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Sine Wave"
      SrcPort		      1
      DstBlock		      "Product2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Product2"
      SrcPort		      1
      Points		      [45, 0]
      Branch {
	Points			[0, 295]
	Branch {
	  DstBlock		  "Conversion1"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 265]
	  Branch {
	    DstBlock		    "Product"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 325]
	    DstBlock		    "Product1"
	    DstPort		    1
	  }
	}
      }
      Branch {
	DstBlock		"Conversion2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "intensity"
      SrcPort		      1
      Points		      [40, 0; 0, -65]
      DstBlock		      "Product2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "delta-over-sigma\nexpected result"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"Fcn"
	DstPort			1
      }
      Branch {
	DstBlock		"Fcn1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Fcn"
      SrcPort		      1
      Points		      [10, 0]
      DstBlock		      "Goto"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Conversion2"
      SrcPort		      1
      Points		      [30, 0]
      Branch {
	DstBlock		"Channel0"
	DstPort			1
      }
      Branch {
	Points			[0, 45; -110, 0]
	DstBlock		"To Workspace4"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      DstBlock		      "DDS"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DDS"
      SrcPort		      1
      Points		      [45, 0; 0, 195]
      Branch {
	DstBlock		"Channel0"
	DstPort			2
      }
      Branch {
	Points			[0, 295]
	Branch {
	  DstBlock		  "Channel1"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, 275]
	  Branch {
	    DstBlock		    "Channel2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 325]
	    DstBlock		    "Channel3"
	    DstPort		    2
	  }
	}
      }
    }
    Line {
      SrcBlock		      "DDS"
      SrcPort		      2
      Points		      [30, 0]
      Branch {
	DstBlock		"Goto11"
	DstPort			1
      }
      Branch {
	Points			[0, 200]
	Branch {
	  Points		  [0, 0]
	  DstBlock		  "Channel0"
	  DstPort		  3
	}
	Branch {
	  Points		  [0, 295]
	  Branch {
	    DstBlock		    "Channel1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 275]
	    Branch {
	      DstBlock		      "Channel2"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, 325]
	      DstBlock		      "Channel3"
	      DstPort		      3
	    }
	  }
	}
      }
    }
    Line {
      SrcBlock		      "DDS"
      SrcPort		      3
      Points		      [15, 0; 0, 15]
      Branch {
	DstBlock		"Goto10"
	DstPort			1
      }
      Branch {
	Points			[0, 190]
	Branch {
	  DstBlock		  "Channel0"
	  DstPort		  4
	}
	Branch {
	  Points		  [0, 295]
	  Branch {
	    Points		    [0, 0]
	    DstBlock		    "Channel1"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 275]
	    Branch {
	      DstBlock		      "Channel2"
	      DstPort		      4
	    }
	    Branch {
	      Points		      [0, 325]
	      DstBlock		      "Channel3"
	      DstPort		      4
	    }
	  }
	}
      }
    }
    Line {
      SrcBlock		      "Conversion1"
      SrcPort		      1
      DstBlock		      "Channel1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Conversion3"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	DstBlock		"Channel2"
	DstPort			1
      }
      Branch {
	Points			[0, 45; -100, 0]
	DstBlock		"To Workspace5"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Conversion4"
      SrcPort		      1
      DstBlock		      "Channel3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      Points		      [20, 0; 0, -30]
      DstBlock		      "Product3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Product3"
      SrcPort		      1
      DstBlock		      "Divide"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Divide"
      SrcPort		      1
      DstBlock		      "To Workspace2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From"
      SrcPort		      1
      Points		      [35, 0]
      Branch {
	Points			[0, 0; 0, 25]
	DstBlock		"Product3"
	DstPort			1
      }
      Branch {
	Points			[0, -60]
	DstBlock		"To Workspace3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Channel0"
      SrcPort		      2
      Points		      [170, 0; 0, 360]
      DstBlock		      "delta-sigma FPGA"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Channel0"
      SrcPort		      4
      Points		      [155, 0; 0, 325]
      DstBlock		      "delta-sigma FPGA"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Channel2"
      SrcPort		      2
      Points		      [125, 0; 0, -110]
      DstBlock		      "delta-sigma FPGA"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Channel2"
      SrcPort		      4
      Points		      [140, 0; 0, -145]
      DstBlock		      "delta-sigma FPGA"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Channel3"
      SrcPort		      2
      Points		      [155, 0; 0, -385]
      DstBlock		      "delta-sigma FPGA"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Channel3"
      SrcPort		      4
      Points		      [170, 0; 0, -420]
      DstBlock		      "delta-sigma FPGA"
      DstPort		      8
    }
    Line {
      SrcBlock		      "Channel1"
      SrcPort		      2
      Points		      [140, 0; 0, 115]
      DstBlock		      "delta-sigma FPGA"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Channel1"
      SrcPort		      4
      Points		      [125, 0; 0, 80]
      DstBlock		      "delta-sigma FPGA"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Channel0"
      SrcPort		      1
      DstBlock		      "Terminator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Channel0"
      SrcPort		      3
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Channel1"
      SrcPort		      1
      DstBlock		      "Terminator2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Channel1"
      SrcPort		      3
      DstBlock		      "Terminator3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Channel2"
      SrcPort		      1
      DstBlock		      "Terminator4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Channel2"
      SrcPort		      3
      DstBlock		      "Terminator5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Channel3"
      SrcPort		      1
      DstBlock		      "Terminator6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Channel3"
      SrcPort		      3
      DstBlock		      "Terminator7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      DstBlock		      "x_tbt_o1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From4"
      SrcPort		      1
      DstBlock		      "sum_tbt_o5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From2"
      SrcPort		      1
      DstBlock		      "y_tbt_o6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From3"
      SrcPort		      1
      DstBlock		      "q_tbt_o4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "x_tbt_o1"
      SrcPort		      1
      Points		      [70, 0; 0, 90]
      DstBlock		      "D_S"
      DstPort		      1
    }
    Line {
      SrcBlock		      "y_tbt_o6"
      SrcPort		      1
      Points		      [60, 0; 0, 40]
      DstBlock		      "D_S"
      DstPort		      2
    }
    Line {
      SrcBlock		      "q_tbt_o4"
      SrcPort		      1
      Points		      [60, 0; 0, -25]
      DstBlock		      "D_S"
      DstPort		      3
    }
    Line {
      SrcBlock		      "sum_tbt_o5"
      SrcPort		      1
      Points		      [70, 0; 0, -95]
      DstBlock		      "D_S"
      DstPort		      4
    }
    Line {
      SrcBlock		      "x_tbt_o"
      SrcPort		      1
      Points		      [70, 0; 0, 45]
      DstBlock		      "D_S1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "y_tbt_o"
      SrcPort		      1
      DstBlock		      "D_S1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "q_tbt_o"
      SrcPort		      1
      Points		      [60, 0; 0, -60]
      DstBlock		      "D_S1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "sum_tbt_o"
      SrcPort		      1
      Points		      [70, 0; 0, -125]
      DstBlock		      "D_S1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "delta-sigma FPGA"
      SrcPort		      1
      Points		      [205, 0; 0, 170]
      DstBlock		      "x_tbt_o"
      DstPort		      1
    }
    Line {
      SrcBlock		      "delta-sigma FPGA"
      SrcPort		      2
      Points		      [195, 0]
      Branch {
	Points			[0, 185]
	DstBlock		"y_tbt_o"
	DstPort			1
      }
      Branch {
	DstBlock		"y_tbt_out"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "delta-sigma FPGA"
      SrcPort		      3
      Points		      [185, 0; 0, 215]
      DstBlock		      "q_tbt_o"
      DstPort		      1
    }
    Line {
      SrcBlock		      "delta-sigma FPGA"
      SrcPort		      4
      Points		      [175, 0; 0, 250]
      DstBlock		      "sum_tbt_o"
      DstPort		      1
    }
    Line {
      SrcBlock		      "y_tbt_out"
      SrcPort		      1
      Points		      [0, -35]
      Branch {
	Points			[0, -60]
	DstBlock		"Divide"
	DstPort			2
      }
      Branch {
	DstBlock		"To Workspace1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "From5"
      SrcPort		      1
      DstBlock		      "x_tbt_o2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From8"
      SrcPort		      1
      DstBlock		      "sum_tbt_o2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From6"
      SrcPort		      1
      DstBlock		      "y_tbt_o2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From7"
      SrcPort		      1
      DstBlock		      "q_tbt_o2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "x_tbt_o2"
      SrcPort		      1
      Points		      [70, 0; 0, 70]
      DstBlock		      "D_S2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "y_tbt_o2"
      SrcPort		      1
      Points		      [60, 0; 0, 25]
      DstBlock		      "D_S2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "q_tbt_o2"
      SrcPort		      1
      Points		      [60, 0; 0, -35]
      DstBlock		      "D_S2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "sum_tbt_o2"
      SrcPort		      1
      Points		      [70, 0; 0, -100]
      DstBlock		      "D_S2"
      DstPort		      4
    }
    Line {
      SrcBlock		      "del_sig_div_thres_i"
      SrcPort		      1
      Points		      [-80, 0; 0, -55]
      DstBlock		      "delta-sigma FPGA"
      DstPort		      9
    }
    Line {
      SrcBlock		      "From10"
      SrcPort		      1
      DstBlock		      "sum_tbt_o3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From9"
      SrcPort		      1
      DstBlock		      "q_tbt_o3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "q_tbt_o3"
      SrcPort		      1
      Points		      [90, 0; 0, -150]
      DstBlock		      "D_S2"
      DstPort		      5
    }
    Line {
      SrcBlock		      "sum_tbt_o3"
      SrcPort		      1
      Points		      [110, 0; 0, -215]
      DstBlock		      "D_S2"
      DstPort		      6
    }
    Line {
      SrcBlock		      "From11"
      SrcPort		      1
      DstBlock		      "x_tbt_o3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From12"
      SrcPort		      1
      DstBlock		      "y_tbt_o3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "x_tbt_o3"
      SrcPort		      1
      Points		      [70, 0; 0, 90]
      DstBlock		      "D_S3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "y_tbt_o3"
      SrcPort		      1
      Points		      [60, 0; 0, 45]
      DstBlock		      "D_S3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From13"
      SrcPort		      1
      DstBlock		      "x_tbt_o4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From14"
      SrcPort		      1
      DstBlock		      "y_tbt_o4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "x_tbt_o4"
      SrcPort		      1
      DstBlock		      "D_S3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "y_tbt_o4"
      SrcPort		      1
      Points		      [110, 0; 0, -45]
      DstBlock		      "D_S3"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From15"
      SrcPort		      1
      DstBlock		      "sum_tbt_o4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sum_tbt_o4"
      SrcPort		      1
      Points		      [85, 0; 0, -145]
      DstBlock		      "D_S"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From16"
      SrcPort		      1
      DstBlock		      "x_tbt_o5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From17"
      SrcPort		      1
      DstBlock		      "y_tbt_o5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "x_tbt_o5"
      SrcPort		      1
      Points		      [70, 0; 0, 90]
      DstBlock		      "D_S4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "y_tbt_o5"
      SrcPort		      1
      Points		      [60, 0; 0, 45]
      DstBlock		      "D_S4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From19"
      SrcPort		      1
      DstBlock		      "y_tbt_o7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "y_tbt_o7"
      SrcPort		      1
      DstBlock		      "D_S4"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Fcn1"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	DstBlock		"Product"
	DstPort			2
      }
      Branch {
	Points			[0, 325]
	DstBlock		"Product1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "del_sig_div_thres_i"
      DstPort		      1
    }
    Line {
      SrcBlock		      "delta_sigma_div_thres"
      SrcPort		      1
      DstBlock		      "Terminator8"
      DstPort		      1
    }
    Annotation {
      Position		      [1716, 893]
    }
    Annotation {
      Position		      [1682, 881]
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    8$0   8    (     @         %    \"     $    !     0         %  0 !@    $    &    <V%V96"
    "0    .    &$0   8    (     @         %    \"     $    !     0         %  0 #     $    8    <VAA<F5D        8V]M<&E"
    "L871I;VX #@   / $   &    \"     (         !0    @    !     0    $         !0 $ !,    !    F    &-O;7!I;&%T:6]N    "
    "      !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S            9&)L7V"
    "]V<F0              &1E<')E8V%T961?8V]N=')O; !B;&]C:U]I8V]N7V1I<W!L87D #@   #@    &    \"     0         !0    @    "
    "!    !P    $         $     <   !T87)G970S  X   !( @  !@    @    \"          4    (     0    $    !          4 !  '"
    "     0    X   !K97ES    =F%L=65S    #@    @!   &    \"     $         !0    @    !     P    $         #@   $     & "
    "   \"     0         !0    @    !    \"P    $         $     L   !(1$P@3F5T;&ES=       #@   $@    &    \"     0     "
    "    !0    @    !    &     $         $    !@    \\3F5W(&-O;7!I;&%T:6]N('1A<F=E=#X.    0     8    (    !          % "
    "   \"     $    ,     0         0    #    $U,-C U(\"A*5$%'*0     .    Z     8    (     0         %    \"     $    #"
    "     0         .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#$ #@   #@    & "
    "   \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X    X    !@    @    $          4    (  "
    "   0    <    !         !     '    =&%R9V5T,P .    .     8    (    !          %    \"     $    &     0         0   "
    " !@   &1T7W-I;0  #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    "
    "!          %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X   !(    !@    @    $     "
    "     4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0"
    "    @    !     P    $         $  # &]F9@ .    .     8    (    !          %    \"     $    '     0         0    !P "
    "  $1E9F%U;'0 #@   ,@^   &    \"     (         !0    @    !     0    $         !0 $  @    !    &    '1A<F=E=#$ =&%R"
    "9V5T,@!T87)G970S  X    8$P  !@    @    \"          4    (     0    $    !          4 !  >     0   \"@%  !I;F9O961I"
    "=                             !X:6QI;GAF86UI;'D                       !P87)T                                  !S<&"
    "5E9                                 !P86-K86=E                              !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D    "
    "  !S>6YT:&5S:7-?=&]O;                     !C;&]C:U]W<F%P<&5R7W-G861V86YC960       !C;&]C:U]W<F%P<&5R              "
    "        !D:7)E8W1O<GD                           !P<F]J7W1Y<&5?<V=A9'9A;F-E9             !P<F]J7W1Y<&4             "
    "              !3>6YT:%]F:6QE7W-G861V86YC960           !3>6YT:%]F:6QE                          !);7!L7V9I;&5?<V=A9'"
    "9A;F-E9             !);7!L7V9I;&4                           !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@ "
    "                          !S>7-C;&M?<&5R:6]D                      !D8VU?:6YP=71?8VQO8VM?<&5R:6]D          !I;F-R7V"
    "YE=&QI<W1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C"
    ";W)E7V=E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D      "
    "    !R=6Y?8V]R96=E;@                        !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                "
    "          !H87-?861V86YC961?8V]N=')O;             !S9V=U:5]P;W,                           !B;&]C:U]T>7!E          "
    "                !B;&]C:U]V97)S:6]N                      !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L"
    "87D                   !S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V"
    ",                           !C<F5A=&5?:6YT97)F86-E7V1O8W5M96YT      !S>6YT:&5S:7-?;&%N9W5A9V4               !S>6YT"
    ":%]F:6QE                          !I;7!L7V9I;&4                           !C95]C;'(                               "
    "!P<F5S97)V95]H:65R87)C:'D                .    2     8    (    !          %    \"     $    1     0         0    $0 "
    "  \"!3>7-T96T@1V5N97)A=&]R          X    X    !@    @    $          4    (     0    <    !         !     '    =FER"
    "=&5X-@ .    0     8    (    !          %    \"     $    *     0         0    \"@   'AC-G9L>#(T,'0        .    ,   "
    "  8    (    !          %    \"     $    \"     0         0  ( +3$   X    X    !@    @    $          4    (     0  "
    "  8    !         !     &    9F8Q,34V   .    ,     8    (    !          %    \"                0         0         "
    " X    P    !@    @    $          4    (     0    ,    !         !   P!84U0 #@   #     &    \"     0         !0    "
    "@               $         $          .    0     8    (    !          %    \"     $    -     0         0    #0   $-"
    "L;V-K($5N86)L97,    .    4     8    (    !          %    \"     $    =     0         0    '0   \"XO;F5T;&ES=%]D9&,"
    "Q7W8R7S9?-#<V7S V-E\\S    #@   #     &    \"     0         !0    @               $         $          .    2     8"
    "    (    !          %    \"     $    1     0         0    $0   %!R;VIE8W0@3F%V:6=A=&]R          X    P    !@    @ "
    "   $          4    (               !         !          #@   $     &    \"     0         !0    @    !    #     $  "
    "       $     P   !84U0@1&5F875L=',     #@   #     &    \"     0         !0    @               $         $         "
    " .    0     8    (    !          %    \"     $    ,     0         0    #    $E312!$969A=6QT<P     .    ,     8    "
    "(    !          %    \"                0         0          X    P    !@    @    $          4    (     0    ,    !"
    "         !   P!O9F8 #@   $     &    \"     0         !0    @    !    #     $         $     P    Q+T9S7V%D8RHQ93D  "
    "   #@   #     &    \"     0         !0    @    !     @    $         $  \" #$P   .    ,     8    (    !          % "
    "   \"                0         0          X    P    !@    @    $          4    (               !         !        "
    "  #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %   "
    " \"                0         0          X   !(    !@    @    $          4    (     0   !@    !         !     8    "
    "06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @               $         $          .    ,"
    "     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (      "
    "         !         !          #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    ,  "
    "   8    (    !          %    \"     $    !     0         0  $ ,     X   !     !@    @    $          4    (     0  "
    "  L    !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $          4    (     0    8    !         !"
    "     &    <WES9V5N   .    ,     8    (    !          %    \"                0         0          X   !@    !@    @"
    "    $          4    (     0   \"X    !         !     N    -3 L-3 L+3$L+3$L=&]K96XL=VAI=&4L,\"PP-S<S-\"QR:6=H=\"PL6"
    "R!=+%L@70  #@    @#   &    \"     0         !0    @    !    UP(   $         $    -<\"  !F<')I;G1F*\"<G+\"=#3TU-14Y"
    "4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4P(#4P(# @,\"!=+%LP(# @-3 @-3 @,\"!=+%LQ(#$@,2!=*3L*<&%T8V@H6S$N-C"
    ",W-2 Q-BXX,2 R-RXS,2 S-RXX,2 T.\"XS,2 R-RXS,2 Q,BXQ,S<U(#$N-C,W-2!=+%LS-BXV-34@,S8N-C4U(#0W+C$U-2 S-BXV-34@-#<N,34"
    "U(#0W+C$U-2 T-RXQ-34@,S8N-C4U(%TL6S N.3,S,S,S(# N,C S.3(R(# N,30Q,3<V(%TI.PIP871C:\"A;,3(N,3,W-2 R-RXS,2 Q-BXX,2 Q"
    "+C8S-S4@,3(N,3,W-2!=+%LR-BXQ-34@,C8N,34U(#,V+C8U-2 S-BXV-34@,C8N,34U(%TL6S N-CDX,#,Y(# N,#,Q,S<R-2 P+C(Q.38P.\"!=*"
    "3L*<&%T8V@H6S$N-C,W-2 Q-BXX,2 R-RXS,2 Q,BXQ,S<U(#$N-C,W-2!=+%LQ-2XV-34@,34N-C4U(#(V+C$U-2 R-BXQ-34@,34N-C4U(%TL6S "
    "N.3,S,S,S(# N,C S.3(R(# N,30Q,3<V(%TI.PIP871C:\"A;,3(N,3,W-2 T.\"XS,2 S-RXX,2 R-RXS,2 Q-BXX,2 Q+C8S-S4@,3(N,3,W-2!"
    "=+%LU+C$U-2 U+C$U-2 Q-2XV-34@-2XQ-34@,34N-C4U(#$U+C8U-2 U+C$U-2!=+%LP+C8Y.# S.2 P+C S,3,W,C4@,\"XR,3DV,#@@72D[\"F9"
    "P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<'"
    ")I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[  X    P    !@    @    $          4    (               !         !"
    "          #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !      "
    "    %    \"                0         0          X    P    !@    @    $          4    (     0    ,    !         !  "
    " P!O9F8 #@   #     &    \"     0         !0    @    !    !     $         $  $ %9(1$P.    0     8    (    !        "
    "  %    \"     $    -     0         0    #0   %A35\"!$969A=6QT<RH    .    0     8    (    !          %    \"     $ "
    "   -     0         0    #0   $E312!$969A=6QT<RH    .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X "
    "  \"X$P  !@    @    \"          4    (     0    $    !          4 !  >     0   &0%  !I;F9O961I=                   "
    "          !X:6QI;GAF86UI;'D                       !P87)T                                  !S<&5E9                 "
    "                !P86-K86=E                              !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S:7-?=&]O"
    ";                     !C;&]C:U]W<F%P<&5R7W-G861V86YC960       !C;&]C:U]W<F%P<&5R                      !D:7)E8W1O<G"
    "D                           !P<F]J7W1Y<&5?<V=A9'9A;F-E9             !P<F]J7W1Y<&4                           !3>6YT"
    ":%]F:6QE7W-G861V86YC960           !3>6YT:%]F:6QE                          !);7!L7V9I;&5?<V=A9'9A;F-E9             "
    "!);7!L7V9I;&4                           !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@                     "
    "      !S>7-C;&M?<&5R:6]D                      !D8VU?:6YP=71?8VQO8VM?<&5R:6]D          !I;F-R7VYE=&QI<W1?<V=A9'9A;F"
    "-E9         !T<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?"
    "<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@"
    "                        !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                          !H87-?861V"
    "86YC961?8V]N=')O;             !S9V=U:5]P;W,                           !B;&]C:U]T>7!E                          !B;&"
    "]C:U]V97)S:6]N                      !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D                 "
    "  !S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,                   "
    "        !C<F5A=&5?:6YT97)F86-E7V1O8W5M96YT      !S>6YT:&5S:7-?;&%N9W5A9V4               !S>6YT:%]F:6QE            "
    "              !I;7!L7V9I;&4                           !C95]C;'(                               !P<F5S97)V95]H:65R87"
    ")C:'D               !S96QE8W1E9&-A;&QB86-K7V9C;@            !I9VYO<F5?=&%R9V5T                            #@   $@ "
    "   &    \"     0         !0    @    !    $0    $         $    !$    @4WES=&5M($=E;F5R871O<@         .    .     8  "
    "  (    !          %    \"     $    '     0         0    !P   '9I<G1E>#8 #@   $     &    \"     0         !0    @  "
    "  !    \"@    $         $     H   !X8S9V;'@R-#!T        #@   #     &    \"     0         !0    @    !     @    $  "
    "       $  \" \"TQ   .    .     8    (    !          %    \"     $    &     0         0    !@   &9F,3$U-@  #@   #  "
    "   &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $ "
    "   #     0         0  , 6%-4  X    P    !@    @    $          4    (               !         !          #@   $    "
    " &    \"     0         !0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5S    #@   $     &    \"     0   "
    "      !0    @    !    \"0    $         $     D    N+VYE=&QI<W0         #@   #     &    \"     0         !0    @   "
    "            $         $          .    2     8    (    !          %    \"     $    1     0         0    $0   %!R;VI"
    "E8W0@3F%V:6=A=&]R          X    P    !@    @    $          4    (               !         !          #@   $     & "
    "   \"     0         !0    @    !    #     $         $     P   !84U0@1&5F875L=',     #@   #     &    \"     0      "
    "   !0    @               $         $          .    0     8    (    !          %    \"     $    ,     0         0  "
    "  #    $E312!$969A=6QT<P     .    ,     8    (    !          %    \"                0         0          X    P   "
    " !@    @    $          4    (     0    (    !         !   @!O;@  #@   #     &    \"     0         !0    @    !    "
    " @    $         $  \" #$P   .    ,     8    (    !          %    \"     $    \"     0         0  ( ,3    X    P   "
    " !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @         "
    "      $         $          .    ,     8    (    !          %    \"                0         0          X    P    !"
    "@    @    $          4    (               !         !          #@   $@    &    \"     0         !0    @    !    & "
    "    $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"                0"
    "         0          X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @               $         $          .    ,     8    (    !          %    \"     $    !     0  "
    "       0  $ ,     X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   $     &    \"    "
    " 0         !0    @    !    \"P    $         $     L    M,2PM,2PM,2PM,0      #@   #@    &    \"     0         !0   "
    " @    !    !@    $         $     8   !S>7-G96X   X    P    !@    @    $          4    (               !         ! "
    "         #@   &     &    \"     0         !0    @    !    +@    $         $    \"X    U,\"PU,\"PM,2PM,2QT;VME;BQW:"
    "&ET92PP+# W-S,T+')I9VAT+\"Q;(%TL6R!=   .    \" ,   8    (    !          %    \"     $   #7 @   0         0    UP( "
    " &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3 @-3 @,\" P(%TL6S @,\" U,\" U,\" P(%TL6S"
    "$@,2 Q(%TI.PIP871C:\"A;,2XV,S<U(#$V+C@Q(#(W+C,Q(#,W+C@Q(#0X+C,Q(#(W+C,Q(#$R+C$S-S4@,2XV,S<U(%TL6S,V+C8U-2 S-BXV-34"
    "@-#<N,34U(#,V+C8U-2 T-RXQ-34@-#<N,34U(#0W+C$U-2 S-BXV-34@72Q;,\"XY,S,S,S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*"
    "%LQ,BXQ,S<U(#(W+C,Q(#$V+C@Q(#$N-C,W-2 Q,BXQ,S<U(%TL6S(V+C$U-2 R-BXQ-34@,S8N-C4U(#,V+C8U-2 R-BXQ-34@72Q;,\"XV.3@P,S"
    "D@,\"XP,S$S-S(U(# N,C$Y-C X(%TI.PIP871C:\"A;,2XV,S<U(#$V+C@Q(#(W+C,Q(#$R+C$S-S4@,2XV,S<U(%TL6S$U+C8U-2 Q-2XV-34@,C"
    "8N,34U(#(V+C$U-2 Q-2XV-34@72Q;,\"XY,S,S,S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*%LQ,BXQ,S<U(#0X+C,Q(#,W+C@Q(#(W"
    "+C,Q(#$V+C@Q(#$N-C,W-2 Q,BXQ,S<U(%TL6S4N,34U(#4N,34U(#$U+C8U-2 U+C$U-2 Q-2XV-34@,34N-C4U(#4N,34U(%TL6S N-CDX,#,Y(#"
    " N,#,Q,S<R-2 P+C(Q.38P.\"!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H"
    "@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L #@   #     &    \"     0         !0"
    "    @               $         $          .    ,     8    (    !          %    \"                0         0       "
    "   X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0  "
    "  @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    $     0         0  0 5DA$3"
    " X   !     !@    @    $          4    (     0    T    !         !     -    6%-4($1E9F%U;'1S*@    X   !     !@    @"
    "    $          4    (     0    T    !         !     -    25-%($1E9F%U;'1S*@    X    X    !@    @    &          4  "
    "  (     0    $    !          D    (               .    .     8    (    !@         %    \"     $    !     0        "
    " )    \"               #@   $     &    \"     0         !0    @    !    #0    $         $     T   !X;%-\"1$)U:6QD9"
    "7([    #@   #     &    \"     0         !0    @    !     0    $         $  ! #$    .    D!<   8    (     @        "
    " %    \"     $    !     0         %  0 '@    $    8!@  :6YF;V5D:70                             >&EL:6YX9F%M:6QY   "
    "                     <&%R=                                   <W!E960                                 <&%C:V%G90   "
    "                           <WEN=&AE<VES7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     8VQO8VM"
    "?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8VM?=W)A<'!E<@                      9&ER96-T;W)Y                            <"
    "')O:E]T>7!E7W-G861V86YC960             <')O:E]T>7!E                            4WEN=&A?9FEL95]S9V%D=F%N8V5D       "
    "     4WEN=&A?9FEL90                          26UP;%]F:6QE7W-G861V86YC960             26UP;%]F:6QE                 "
    "           =&5S=&)E;F-H7W-G861V86YC960             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9      "
    "                 9&-M7VEN<'5T7V-L;V-K7W!E<FEO9           :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9"
    "V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9               8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96Y"
    "E<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F5G96X                         9&5P<"
    "F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9                           :&%S7V%D=F%N8V5D7V-O;G1R;VP            "
    " <V=G=6E?<&]S                            8FQO8VM?='EP90                          8FQO8VM?=F5R<VEO;@               "
    "       <V=?:6-O;E]S=&%T                        <V=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P     "
    "             <V=?8FQO8VMG=6E?>&UL                    8VQO8VM?;&]C                            8W)E871E7VEN=&5R9F%C9"
    "5]D;V-U;65N=       <WEN=&AE<VES7VQA;F=U86=E                <WEN=&A?9FEL90                          :6UP;%]F:6QE   "
    "                         8V5?8VQR                                <')E<V5R=F5?:&EE<F%R8VAY                8VQO8VM?<"
    "V5T=&EN9W,                     8V]S:6U?;&EB<F%R>0                      9V5T:6UP;W)T8FQO8VM?9F-N                :'="
    "C;W-I;5]B;V%R9                       <&]S=&=E;F5R871I;VY?9F-N                <')E8V]M<&EL95]F8VX                  "
    "   <V5T=&EN9W-?9F-N                        =F5R<VEO;@                              #@   $@    &    \"     0       "
    "  !0    @    !    $0    $         $    !$    @4WES=&5M($=E;F5R871O<@         .    .     8    (    !          %    "
    "\"     $    '     0         0    !P   '9I<G1E>#8 #@   $     &    \"     0         !0    @    !    \"@    $        "
    " $     H   !X8S9V;'@R-#!T        #@   #     &    \"     0         !0    @    !     @    $         $  \" \"TQ   .  "
    "  .     8    (    !          %    \"     $    &     0         0    !@   &9F,3$U-@  #@   #     &    \"     0       "
    "  !0    @               $         $          .    ,     8    (    !          %    \"     $    #     0         0  ,"
    " 6%-4  X    P    !@    @    $          4    (               !         !          #@   $     &    \"     0         "
    "!0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5S    #@   %@    &    \"     0         !0    @    !    ("
    "P    $         $    \",    N+VYE=&QI<W1*5$%'7T-/<VEM7V1D8U]B<&U?-#<V7S V-@      #@   #     &    \"     0         !"
    "0    @               $         $          .    2     8    (    !          %    \"     $    1     0         0    $0"
    "   %!R;VIE8W0@3F%V:6=A=&]R          X    P    !@    @    $          4    (               !         !          #@  "
    " $     &    \"     0         !0    @    !    #     $         $     P   !84U0@1&5F875L=',     #@   #     &    \"   "
    "  0         !0    @               $         $          .    0     8    (    !          %    \"     $    ,     0   "
    "      0    #    $E312!$969A=6QT<P     .    ,     8    (    !          %    \"                0         0          "
    "X    P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   #     &    \"     0         !0    @"
    "    !     @    $         $  \" #$P   .    ,     8    (    !          %    \"     $    \"     0         0  ( ,3    "
    "X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @"
    "               $         $          .    ,     8    (    !          %    \"                0         0          X "
    "   P    !@    @    $          4    (               !         !          #@   $@    &    \"     0         !0    @  "
    "  !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"        "
    "        0         0          X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     "
    "&    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $    "
    "!     0         0  $ ,     X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   $     & "
    "   \"     0         !0    @    !    \"P    $         $     L    M,2PM,2PM,2PM,0      #@   #@    &    \"     0     "
    "    !0    @    !    !@    $         $     8   !S>7-G96X   X    P    !@    @    $          4    (               !  "
    "       !          #@   &     &    \"     0         !0    @    !    +@    $         $    \"X    U,\"PU,\"PM,2PM,2QT"
    ";VME;BQW:&ET92PP+# W-S,T+')I9VAT+\"Q;(%TL6R!=   .    \" ,   8    (    !          %    \"     $   #7 @   0         "
    "0    UP(  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3 @-3 @,\" P(%TL6S @,\" U,\" U,\""
    " P(%TL6S$@,2 Q(%TI.PIP871C:\"A;,2XV,S<U(#$V+C@Q(#(W+C,Q(#,W+C@Q(#0X+C,Q(#(W+C,Q(#$R+C$S-S4@,2XV,S<U(%TL6S,V+C8U-2 "
    "S-BXV-34@-#<N,34U(#,V+C8U-2 T-RXQ-34@-#<N,34U(#0W+C$U-2 S-BXV-34@72Q;,\"XY,S,S,S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\""
    "G!A=&-H*%LQ,BXQ,S<U(#(W+C,Q(#$V+C@Q(#$N-C,W-2 Q,BXQ,S<U(%TL6S(V+C$U-2 R-BXQ-34@,S8N-C4U(#,V+C8U-2 R-BXQ-34@72Q;,\""
    "XV.3@P,SD@,\"XP,S$S-S(U(# N,C$Y-C X(%TI.PIP871C:\"A;,2XV,S<U(#$V+C@Q(#(W+C,Q(#$R+C$S-S4@,2XV,S<U(%TL6S$U+C8U-2 Q-2"
    "XV-34@,C8N,34U(#(V+C$U-2 Q-2XV-34@72Q;,\"XY,S,S,S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*%LQ,BXQ,S<U(#0X+C,Q(#,W"
    "+C@Q(#(W+C,Q(#$V+C@Q(#$N-C,W-2 Q,BXQ,S<U(%TL6S4N,34U(#4N,34U(#$U+C8U-2 U+C$U-2 Q-2XV-34@,34N-C4U(#4N,34U(%TL6S N-C"
    "DX,#,Y(# N,#,Q,S<R-2 P+C(Q.38P.\"!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]"
    "-345.5#H@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L #@   #     &    \"     0   "
    "      !0    @               $         $          .    ,     8    (    !          %    \"                0         "
    "0          X    X    !@    @    $          4    (     0    4    !         !     %    1FEX960    .    ,     8    ( "
    "   !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    0    !  "
    "       !  ! !62$1,#@   $     &    \"     0         !0    @    !    #0    $         $     T   !84U0@1&5F875L=',J   "
    " #@   $     &    \"     0         !0    @    !    #0    $         $     T   !)4T4@1&5F875L=',J    #@   #@    &    "
    "\"     8         !0    @    !     0    $         \"0    @           #P/PX    X    !@    @    &          4    (    "
    " 0    $    !          D    (               .    > $   8    (     @         %    \"     $    !     0         %  0 $"
    "P    $   !,    9'5T7W!E<FEO9%]A;&QO=V5D &1U=%]P97)I;V1?9&5F875L= !S;W5R8V5?<&5R:6]D        9'5T7W!E<FEO9          "
    "        .    0     8    (    !          %    \"     $    -     0         0    #0   %LQ,\"PQ-2PR,\"PS,%T    .    , "
    "    8    (    !          %    \"     $    \"     0         0  ( ,C    X    P    !@    @    $          4    (     0"
    "    $    !         !   0 U    #@   #     &    \"     0         !0    @    !     @    $         $  \" #$P   .    2 "
    "    8    (    !          %    \"     $    3     0         0    $P   $I404=2=6YT:6UE0V]S:6U?<C0       X   !(    !@ "
    "   @    $          4    (     0   !4    !         !     5    >&Q'971(=V-O<VEM0FQO8VM.86UE    #@   $     &    \"   "
    "  0         !0    @    !    \"@    $         $     H   !M;#8P-2UJ=&%G        #@   $@    &    \"     0         !0  "
    "  @    !    %P    $         $    !<   !X;$AW8V]S:6U0;W-T1V5N97)A=&EO;@ .    0     8    (    !          %    \"    "
    " $    0     0         0    $    'AL2E1!1U!R94-O;7!I;&4.    2     8    (    !          %    \"     $    1     0    "
    "     0    $0   'AL2'=C;W-I;5-E='1I;F=S          X    P    !@    @    $          4    (     0    0    !         !  "
    "!  Q,RXQ"
  }
}
