$date
	Wed May 31 00:05:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module datapath_tb $end
$var wire 9 ! result [8:0] $end
$var wire 4 " alu_result [3:0] $end
$var reg 9 # R [8:0] $end
$var reg 1 $ clk $end
$var reg 6 % instr_field [5:0] $end
$var reg 6 & instr_op [5:0] $end
$var integer 32 ' failedTests [31:0] $end
$var integer 32 ( totalTests [31:0] $end
$scope module uut1 $end
$var wire 6 ) instr_op [5:0] $end
$var reg 2 * alu_op [1:0] $end
$var reg 1 + alu_src $end
$var reg 1 , branch $end
$var reg 1 - mem_read $end
$var reg 1 . mem_to_reg $end
$var reg 1 / mem_write $end
$var reg 1 0 reg_dst $end
$var reg 1 1 reg_write $end
$upscope $end
$scope module uut2 $end
$var wire 2 2 alu_op [1:0] $end
$var wire 6 3 instruction_5_0 [5:0] $end
$var reg 4 4 alu_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 4
bx 3
bx 2
x1
x0
x/
x.
x-
x,
x+
bx *
bx )
b0 (
b0 '
bx &
bx %
1$
bx #
bx "
bx !
$end
#10000
0$
#20000
1$
#30000
b10 2
b10 *
0,
0/
0-
11
0.
0+
b100100010 !
10
b100100010 #
b0 &
b0 )
b1 (
0$
#40000
1$
#50000
0$
#60000
1$
#70000
0$
#80000
1$
#90000
0$
#100000
1$
#110000
0$
#120000
1$
#130000
b10 "
b10 4
b0 2
b0 *
1-
1.
1+
b11110000 !
00
0$
b11110000 #
b100011 &
b100011 )
b10 (
#140000
1$
#150000
0$
#160000
1$
#170000
0$
#180000
1$
#190000
0$
#200000
1$
#210000
0$
#220000
1$
#230000
1/
0-
01
b10001000 !
0.
0$
b10001000 #
b101011 &
b101011 )
b11 (
#240000
1$
#250000
0$
#260000
1$
#270000
0$
#280000
1$
#290000
0$
#300000
1$
#310000
0$
#320000
1$
#330000
b110 "
b110 4
b1 2
b1 *
1,
0/
0+
b100000101 !
10
0$
b101 #
b100 &
b100 )
b100 (
#340000
1$
#350000
0$
#360000
1$
#370000
0$
#380000
1$
#390000
0$
#400000
1$
#410000
0$
#420000
1$
#430000
b10 2
b10 *
0,
b100100010 !
11
0$
b100100010 #
b1000 &
b1000 )
b101 (
b1 '
#440000
1$
#450000
0$
#460000
1$
#470000
0$
#480000
1$
#490000
0$
#500000
1$
#510000
0$
#520000
1$
#530000
0$
