{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "elitist_compact_genetic_algorithm"}, {"score": 0.00470862827326028, "phrase": "cellular_automata_pseudo-random_number_generator"}, {"score": 0.004072275820209647, "phrase": "compact_genetic_algorithm"}, {"score": 0.0034824716857663114, "phrase": "cellular_automata-based_pseudo-random_number_generator"}, {"score": 0.003367611042980526, "phrase": "field_programmable_gate_arrays"}, {"score": 0.002911961514073769, "phrase": "hardware_description_language"}, {"score": 0.00269263690712392, "phrase": "obtained_results"}, {"score": 0.0024346858809238766, "phrase": "searching_algorithm"}, {"score": 0.002251227801482381, "phrase": "real_time_applications"}, {"score": 0.0021049977753042253, "phrase": "elsevier_ltd."}], "paper_keywords": [""], "paper_abstract": "In this paper the design and implementation of two versions of the compact Genetic Algorithm (cGA), with and without mutation and elitism, and a Cellular Automata-based pseudo-random number generator on a Field Programmable Gate Arrays (FPGAs) are accomplished. The design is made using a Hardware Description Language, called VHDL. Accordingly, the obtained results show that it is viable to have this searching algorithm in hardware to be used in real time applications. (C) 2013 Elsevier Ltd. All rights reserved.", "paper_title": "Hardware implementation of the elitist compact Genetic Algorithm using Cellular Automata pseudo-random number generator", "paper_id": "WOS:000321422700026"}