

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_45_4'
================================================================
* Date:           Mon Jun 12 14:34:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        a9crc
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.748 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       50|  30.000 ns|  0.500 us|    3|   50|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_45_4  |        1|       48|         1|          1|          1|  1 ~ 48|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    209|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     78|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       9|    311|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+-----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------+---------------+---------+----+---+-----+-----+
    |mux_486_1_1_1_U148  |mux_486_1_1_1  |        0|   0|  0|  209|    0|
    +--------------------+---------------+---------+----+---+-----+-----+
    |Total               |               |        0|   0|  0|  209|    0|
    +--------------------+---------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_473_p2   |         +|   0|  0|  14|           6|           1|
    |icmp_ln45_fu_467_p2  |      icmp|   0|  0|  10|           6|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  24|          12|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_450_p4  |  14|          3|    1|          3|
    |ap_return                               |   9|          2|    1|          2|
    |ap_sig_allocacmp_startIdx_1             |   9|          2|    6|         12|
    |icmp_ln45_out                           |  14|          3|    1|          3|
    |startIdx_fu_138                         |   9|          2|    6|         12|
    |startIdx_out                            |  14|          3|    6|         18|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  78|         17|   22|         52|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |ap_CS_fsm        |  1|   0|    1|          0|
    |ap_done_reg      |  1|   0|    1|          0|
    |ap_return_preg   |  1|   0|    1|          0|
    |startIdx_fu_138  |  6|   0|    6|          0|
    +-----------------+---+----+-----+-----------+
    |Total            |  9|   0|    9|          0|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_return             |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_45_4|  return value|
|dividend_48_reload    |   in|    1|     ap_none|               dividend_48_reload|        scalar|
|dividend_97_reload    |   in|    1|     ap_none|               dividend_97_reload|        scalar|
|dividend_98_reload    |   in|    1|     ap_none|               dividend_98_reload|        scalar|
|dividend_99_reload    |   in|    1|     ap_none|               dividend_99_reload|        scalar|
|dividend_100_reload   |   in|    1|     ap_none|              dividend_100_reload|        scalar|
|dividend_101_reload   |   in|    1|     ap_none|              dividend_101_reload|        scalar|
|dividend_102_reload   |   in|    1|     ap_none|              dividend_102_reload|        scalar|
|dividend_103_reload   |   in|    1|     ap_none|              dividend_103_reload|        scalar|
|dividend_104_reload   |   in|    1|     ap_none|              dividend_104_reload|        scalar|
|dividend_105_reload   |   in|    1|     ap_none|              dividend_105_reload|        scalar|
|dividend_106_reload   |   in|    1|     ap_none|              dividend_106_reload|        scalar|
|dividend_107_reload   |   in|    1|     ap_none|              dividend_107_reload|        scalar|
|dividend_108_reload   |   in|    1|     ap_none|              dividend_108_reload|        scalar|
|dividend_109_reload   |   in|    1|     ap_none|              dividend_109_reload|        scalar|
|dividend_110_reload   |   in|    1|     ap_none|              dividend_110_reload|        scalar|
|dividend_111_reload   |   in|    1|     ap_none|              dividend_111_reload|        scalar|
|dividend_112_reload   |   in|    1|     ap_none|              dividend_112_reload|        scalar|
|dividend_113_reload   |   in|    1|     ap_none|              dividend_113_reload|        scalar|
|dividend_114_reload   |   in|    1|     ap_none|              dividend_114_reload|        scalar|
|dividend_115_reload   |   in|    1|     ap_none|              dividend_115_reload|        scalar|
|dividend_116_reload   |   in|    1|     ap_none|              dividend_116_reload|        scalar|
|dividend_117_reload   |   in|    1|     ap_none|              dividend_117_reload|        scalar|
|dividend_118_reload   |   in|    1|     ap_none|              dividend_118_reload|        scalar|
|dividend_119_reload   |   in|    1|     ap_none|              dividend_119_reload|        scalar|
|dividend_120_reload   |   in|    1|     ap_none|              dividend_120_reload|        scalar|
|dividend_121_reload   |   in|    1|     ap_none|              dividend_121_reload|        scalar|
|dividend_122_reload   |   in|    1|     ap_none|              dividend_122_reload|        scalar|
|dividend_123_reload   |   in|    1|     ap_none|              dividend_123_reload|        scalar|
|dividend_124_reload   |   in|    1|     ap_none|              dividend_124_reload|        scalar|
|dividend_125_reload   |   in|    1|     ap_none|              dividend_125_reload|        scalar|
|dividend_126_reload   |   in|    1|     ap_none|              dividend_126_reload|        scalar|
|dividend_127_reload   |   in|    1|     ap_none|              dividend_127_reload|        scalar|
|dividend_128_reload   |   in|    1|     ap_none|              dividend_128_reload|        scalar|
|dividend_129_reload   |   in|    1|     ap_none|              dividend_129_reload|        scalar|
|dividend_130_reload   |   in|    1|     ap_none|              dividend_130_reload|        scalar|
|dividend_131_reload   |   in|    1|     ap_none|              dividend_131_reload|        scalar|
|dividend_132_reload   |   in|    1|     ap_none|              dividend_132_reload|        scalar|
|dividend_133_reload   |   in|    1|     ap_none|              dividend_133_reload|        scalar|
|dividend_134_reload   |   in|    1|     ap_none|              dividend_134_reload|        scalar|
|dividend_135_reload   |   in|    1|     ap_none|              dividend_135_reload|        scalar|
|dividend_136_reload   |   in|    1|     ap_none|              dividend_136_reload|        scalar|
|dividend_137_reload   |   in|    1|     ap_none|              dividend_137_reload|        scalar|
|dividend_138_reload   |   in|    1|     ap_none|              dividend_138_reload|        scalar|
|dividend_139_reload   |   in|    1|     ap_none|              dividend_139_reload|        scalar|
|dividend_140_reload   |   in|    1|     ap_none|              dividend_140_reload|        scalar|
|dividend_141_reload   |   in|    1|     ap_none|              dividend_141_reload|        scalar|
|dividend_142_reload   |   in|    1|     ap_none|              dividend_142_reload|        scalar|
|dividend_143_reload   |   in|    1|     ap_none|              dividend_143_reload|        scalar|
|startIdx_out          |  out|    6|      ap_vld|                     startIdx_out|       pointer|
|startIdx_out_ap_vld   |  out|    1|      ap_vld|                     startIdx_out|       pointer|
|icmp_ln45_out         |  out|    1|      ap_vld|                    icmp_ln45_out|       pointer|
|icmp_ln45_out_ap_vld  |  out|    1|      ap_vld|                    icmp_ln45_out|       pointer|
+----------------------+-----+-----+------------+---------------------------------+--------------+

