{
    "function_endfunction/function_call_function/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "function_endfunction/function_call_function/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "function_call_function.v",
        "exit": 134,
        "errors": [
            "NETLIST function_call_function.v:22 This output (simple_op.function_instance_0.function_instance_1^flip_one) must exist...must be an error"
        ],
        "generic logic size": 4
    },
    "function_endfunction/function_call_function/k6_N10_40nm": {
        "test_name": "function_endfunction/function_call_function/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "function_call_function.v",
        "exit": 134,
        "errors": [
            "NETLIST function_call_function.v:22 This output (simple_op.function_instance_0.function_instance_1^flip_one) must exist...must be an error"
        ],
        "generic logic size": 6
    },
    "function_endfunction/function_call_function/k6_N10_mem32K_40nm": {
        "test_name": "function_endfunction/function_call_function/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "function_call_function.v",
        "exit": 134,
        "errors": [
            "NETLIST function_call_function.v:22 This output (simple_op.function_instance_0.function_instance_1^flip_one) must exist...must be an error"
        ],
        "generic logic size": 6
    },
    "function_endfunction/function_call_function/no_arch": {
        "test_name": "function_endfunction/function_call_function/no_arch",
        "verilog": "function_call_function.v",
        "exit": 134,
        "errors": [
            "NETLIST function_call_function.v:22 This output (simple_op.function_instance_0.function_instance_1^flip_one) must exist...must be an error"
        ]
    },
    "function_endfunction/function_call_task_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "function_endfunction/function_call_task_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "function_call_task_failure.v",
        "exit": 134,
        "errors": [
            "AST function_call_task_failure.v:23 Function already has input with this name in"
        ],
        "warnings": [
            "PARSE_TO_AST function_call_task_failure.v:11 error in parsing: (syntax error, unexpected '(', expecting '=')"
        ],
        "generic logic size": 4
    },
    "function_endfunction/function_call_task_failure/k6_N10_40nm": {
        "test_name": "function_endfunction/function_call_task_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "function_call_task_failure.v",
        "exit": 134,
        "errors": [
            "AST function_call_task_failure.v:23 Function already has input with this name in"
        ],
        "warnings": [
            "PARSE_TO_AST function_call_task_failure.v:11 error in parsing: (syntax error, unexpected '(', expecting '=')"
        ],
        "generic logic size": 6
    },
    "function_endfunction/function_call_task_failure/k6_N10_mem32K_40nm": {
        "test_name": "function_endfunction/function_call_task_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "function_call_task_failure.v",
        "exit": 134,
        "errors": [
            "AST function_call_task_failure.v:23 Function already has input with this name in"
        ],
        "warnings": [
            "PARSE_TO_AST function_call_task_failure.v:11 error in parsing: (syntax error, unexpected '(', expecting '=')"
        ],
        "generic logic size": 6
    },
    "function_endfunction/function_call_task_failure/no_arch": {
        "test_name": "function_endfunction/function_call_task_failure/no_arch",
        "verilog": "function_call_task_failure.v",
        "exit": 134,
        "errors": [
            "AST function_call_task_failure.v:23 Function already has input with this name in"
        ],
        "warnings": [
            "PARSE_TO_AST function_call_task_failure.v:11 error in parsing: (syntax error, unexpected '(', expecting '=')"
        ]
    },
    "function_endfunction/function_input_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "function_endfunction/function_input_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "function_input_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST function_input_failure.v:8 error in parsing: (syntax error, unexpected ')')"
        ],
        "generic logic size": 4
    },
    "function_endfunction/function_input_failure/k6_N10_40nm": {
        "test_name": "function_endfunction/function_input_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "function_input_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST function_input_failure.v:8 error in parsing: (syntax error, unexpected ')')"
        ],
        "generic logic size": 6
    },
    "function_endfunction/function_input_failure/k6_N10_mem32K_40nm": {
        "test_name": "function_endfunction/function_input_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "function_input_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST function_input_failure.v:8 error in parsing: (syntax error, unexpected ')')"
        ],
        "generic logic size": 6
    },
    "function_endfunction/function_input_failure/no_arch": {
        "test_name": "function_endfunction/function_input_failure/no_arch",
        "verilog": "function_input_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST function_input_failure.v:8 error in parsing: (syntax error, unexpected ')')"
        ]
    },
    "function_endfunction/inside_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "function_endfunction/inside_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "inside_port.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST inside_port.v:9 error in parsing: (syntax error, unexpected ')', expecting ';' or ',')"
        ],
        "generic logic size": 4
    },
    "function_endfunction/inside_port/k6_N10_40nm": {
        "test_name": "function_endfunction/inside_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "inside_port.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST inside_port.v:9 error in parsing: (syntax error, unexpected ')', expecting ';' or ',')"
        ],
        "generic logic size": 6
    },
    "function_endfunction/inside_port/k6_N10_mem32K_40nm": {
        "test_name": "function_endfunction/inside_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "inside_port.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST inside_port.v:9 error in parsing: (syntax error, unexpected ')', expecting ';' or ',')"
        ],
        "generic logic size": 6
    },
    "function_endfunction/inside_port/no_arch": {
        "test_name": "function_endfunction/inside_port/no_arch",
        "verilog": "inside_port.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST inside_port.v:9 error in parsing: (syntax error, unexpected ')', expecting ';' or ',')"
        ]
    },
    "function_endfunction/multiple_inputs/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "function_endfunction/multiple_inputs/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiple_inputs.v",
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 78.2,
        "synthesis_time(ms)": 1.2,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "function_endfunction/multiple_inputs/k6_N10_40nm": {
        "test_name": "function_endfunction/multiple_inputs/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiple_inputs.v",
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 9.7,
        "synthesis_time(ms)": 1.6,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "function_endfunction/multiple_inputs/k6_N10_mem32K_40nm": {
        "test_name": "function_endfunction/multiple_inputs/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiple_inputs.v",
        "max_rss(MiB)": 32.5,
        "exec_time(ms)": 76.4,
        "synthesis_time(ms)": 1.3,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "function_endfunction/multiple_inputs/no_arch": {
        "test_name": "function_endfunction/multiple_inputs/no_arch",
        "verilog": "multiple_inputs.v",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 2.6,
        "synthesis_time(ms)": 1.2,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "function_endfunction/outside_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "function_endfunction/outside_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "outside_port.v",
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 83.4,
        "synthesis_time(ms)": 8.4,
        "Pi": 16,
        "Po": 16,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "function_endfunction/outside_port/k6_N10_40nm": {
        "test_name": "function_endfunction/outside_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "outside_port.v",
        "max_rss(MiB)": 18.3,
        "exec_time(ms)": 16.9,
        "synthesis_time(ms)": 8.8,
        "Pi": 16,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "function_endfunction/outside_port/k6_N10_mem32K_40nm": {
        "test_name": "function_endfunction/outside_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "outside_port.v",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 85.8,
        "synthesis_time(ms)": 8.5,
        "Pi": 16,
        "Po": 16,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "function_endfunction/outside_port/no_arch": {
        "test_name": "function_endfunction/outside_port/no_arch",
        "verilog": "outside_port.v",
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 9.3,
        "synthesis_time(ms)": 8,
        "Pi": 16,
        "Po": 16,
        "Longest Path": 2,
        "Average Path": 2
    },
    "function_endfunction/time_control_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "function_endfunction/time_control_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "time_control_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST time_control_failure.v:17 error in parsing: (syntax error, unexpected vALWAYS)"
        ],
        "generic logic size": 4
    },
    "function_endfunction/time_control_failure/k6_N10_40nm": {
        "test_name": "function_endfunction/time_control_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "time_control_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST time_control_failure.v:17 error in parsing: (syntax error, unexpected vALWAYS)"
        ],
        "generic logic size": 6
    },
    "function_endfunction/time_control_failure/k6_N10_mem32K_40nm": {
        "test_name": "function_endfunction/time_control_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "time_control_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST time_control_failure.v:17 error in parsing: (syntax error, unexpected vALWAYS)"
        ],
        "generic logic size": 6
    },
    "function_endfunction/time_control_failure/no_arch": {
        "test_name": "function_endfunction/time_control_failure/no_arch",
        "verilog": "time_control_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST time_control_failure.v:17 error in parsing: (syntax error, unexpected vALWAYS)"
        ]
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
