module RGen
  module Rtl
    class Item < OutputBase::Item
      include Verilog
    end
  end
end
