library verilog;
use verilog.vl_types.all;
entity dmout_ext is
    port(
        op              : in     vl_logic_vector(5 downto 0);
        dout            : in     vl_logic_vector(31 downto 0);
        ALUout          : in     vl_logic_vector(1 downto 0);
        ext_dout        : out    vl_logic_vector(31 downto 0)
    );
end dmout_ext;
