<stg><name>xFInitUndistortRectifyMapInverseKernel</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %p_0_0_01038_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_01038_loc"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %p_0_0_010310_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010310_loc"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %p_0_0_010312_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010312_loc"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %p_0_0_010314_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010314_loc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %p_0_0_010316_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010316_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %p_0_0_010418_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010418_loc"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %p_0_0_010420_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010420_loc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %p_0_0_010522_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010522_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %p_0_0_010424_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010424_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %p_0_0_010526_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010526_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %p_0_0_010428_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010428_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %p_0_0_010430_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010430_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %p_0_0_010532_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010532_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %p_0_0_010434_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010434_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %p_0_0_010436_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010436_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %p_0_0_010538_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010538_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %p_0_0_010440_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010440_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %p_0_0_010442_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_0_0_010442_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
entry:22 %call_ln0 = call void @xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1, i32 %cameraMatrix, i32 %ir, i32 %p_0_0_010442_loc, i32 %p_0_0_010440_loc, i32 %p_0_0_010538_loc, i32 %p_0_0_010436_loc, i32 %p_0_0_010434_loc, i32 %p_0_0_010532_loc, i32 %p_0_0_010430_loc, i32 %p_0_0_010428_loc, i32 %p_0_0_010526_loc, i32 %p_0_0_010424_loc, i32 %p_0_0_010522_loc, i32 %p_0_0_010420_loc, i32 %p_0_0_010418_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:36 %call_ln0 = call void @xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2, i32 %distCoeffs, i32 %p_0_0_010316_loc, i32 %p_0_0_010314_loc, i32 %p_0_0_010312_loc, i32 %p_0_0_010310_loc, i32 %p_0_0_01038_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:0 %cols_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %rows_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
entry:22 %call_ln0 = call void @xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1, i32 %cameraMatrix, i32 %ir, i32 %p_0_0_010442_loc, i32 %p_0_0_010440_loc, i32 %p_0_0_010538_loc, i32 %p_0_0_010436_loc, i32 %p_0_0_010434_loc, i32 %p_0_0_010532_loc, i32 %p_0_0_010430_loc, i32 %p_0_0_010428_loc, i32 %p_0_0_010526_loc, i32 %p_0_0_010424_loc, i32 %p_0_0_010522_loc, i32 %p_0_0_010420_loc, i32 %p_0_0_010418_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:36 %call_ln0 = call void @xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2, i32 %distCoeffs, i32 %p_0_0_010316_loc, i32 %p_0_0_010314_loc, i32 %p_0_0_010312_loc, i32 %p_0_0_010310_loc, i32 %p_0_0_01038_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="16">
<![CDATA[
entry:42 %zext_ln163 = zext i16 %rows_read

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="16">
<![CDATA[
entry:43 %zext_ln163_14 = zext i16 %cols_read

]]></Node>
<StgValue><ssdm name="zext_ln163_14"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44 %mul_ln163 = mul i32 %zext_ln163, i32 %zext_ln163_14

]]></Node>
<StgValue><ssdm name="mul_ln163"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:23 %p_0_0_010442_loc_load = load i32 %p_0_0_010442_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010442_loc_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:24 %p_0_0_010440_loc_load = load i32 %p_0_0_010440_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010440_loc_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:25 %p_0_0_010538_loc_load = load i32 %p_0_0_010538_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010538_loc_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:26 %p_0_0_010436_loc_load = load i32 %p_0_0_010436_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010436_loc_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:27 %p_0_0_010434_loc_load = load i32 %p_0_0_010434_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010434_loc_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:28 %p_0_0_010532_loc_load = load i32 %p_0_0_010532_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010532_loc_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:29 %p_0_0_010430_loc_load = load i32 %p_0_0_010430_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010430_loc_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:30 %p_0_0_010428_loc_load = load i32 %p_0_0_010428_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010428_loc_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:31 %p_0_0_010526_loc_load = load i32 %p_0_0_010526_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010526_loc_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:32 %p_0_0_010424_loc_load = load i32 %p_0_0_010424_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010424_loc_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:33 %p_0_0_010522_loc_load = load i32 %p_0_0_010522_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010522_loc_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:34 %p_0_0_010420_loc_load = load i32 %p_0_0_010420_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010420_loc_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:35 %p_0_0_010418_loc_load = load i32 %p_0_0_010418_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010418_loc_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:37 %p_0_0_010316_loc_load = load i32 %p_0_0_010316_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010316_loc_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:38 %p_0_0_010314_loc_load = load i32 %p_0_0_010314_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010314_loc_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:39 %p_0_0_010312_loc_load = load i32 %p_0_0_010312_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010312_loc_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:40 %p_0_0_010310_loc_load = load i32 %p_0_0_010310_loc

]]></Node>
<StgValue><ssdm name="p_0_0_010310_loc_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:41 %p_0_0_01038_loc_load = load i32 %p_0_0_01038_loc

]]></Node>
<StgValue><ssdm name="p_0_0_01038_loc_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:45 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
entry:46 %call_ln163 = call void @xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width, i32 %mul_ln163, i16 %cols_read, i32 %p_0_0_010436_loc_load, i32 %p_0_0_010440_loc_load, i32 %p_0_0_010434_loc_load, i32 %p_0_0_010428_loc_load, i32 %p_0_0_010430_loc_load, i32 %p_0_0_010424_loc_load, i32 %p_0_0_010418_loc_load, i32 %p_0_0_010420_loc_load, i32 %p_0_0_010442_loc_load, i32 %p_0_0_010316_loc_load, i32 %p_0_0_010312_loc_load, i32 %p_0_0_010314_loc_load, i32 %p_0_0_010310_loc_load, i32 %p_0_0_01038_loc_load, i32 %p_0_0_010538_loc_load, i32 %p_0_0_010532_loc_load, i32 %p_0_0_010526_loc_load, i32 %p_0_0_010522_loc_load, i32 %mapxRMat_data, i32 %mapyRMat_data

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapxRMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapyRMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0">
<![CDATA[
entry:46 %call_ln163 = call void @xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width, i32 %mul_ln163, i16 %cols_read, i32 %p_0_0_010436_loc_load, i32 %p_0_0_010440_loc_load, i32 %p_0_0_010434_loc_load, i32 %p_0_0_010428_loc_load, i32 %p_0_0_010430_loc_load, i32 %p_0_0_010424_loc_load, i32 %p_0_0_010418_loc_load, i32 %p_0_0_010420_loc_load, i32 %p_0_0_010442_loc_load, i32 %p_0_0_010316_loc_load, i32 %p_0_0_010312_loc_load, i32 %p_0_0_010314_loc_load, i32 %p_0_0_010310_loc_load, i32 %p_0_0_01038_loc_load, i32 %p_0_0_010538_loc_load, i32 %p_0_0_010532_loc_load, i32 %p_0_0_010526_loc_load, i32 %p_0_0_010522_loc_load, i32 %mapxRMat_data, i32 %mapyRMat_data

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
entry:47 %ret_ln226 = ret

]]></Node>
<StgValue><ssdm name="ret_ln226"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
