<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: cdnsdru_datasync_v1</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_cdnsdru_datasync_v1'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_cdnsdru_datasync_v1')">cdnsdru_datasync_v1</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.41</td>
<td class="s10 cl rt"><a href="mod1118.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118.html#Toggle" > 56.22</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/GbE/hdl/cdnsdru_datasync_v1.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/GbE/hdl/cdnsdru_datasync_v1.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_0.html#inst_tag_76668"  onclick="showContent('inst_tag_76668')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_mii_bridge.gen_rgmii.i_rgmii.i_cdnsdru_datasync_v1_gmii_gigabit<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_0.html#inst_tag_76669"  onclick="showContent('inst_tag_76669')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_cdnsdru_datasync_v1_enable_transmit<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_0.html#inst_tag_76670"  onclick="showContent('inst_tag_76670')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_ptp_unicast_ena<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_0.html#inst_tag_76671"  onclick="showContent('inst_tag_76671')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_col<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_0.html#inst_tag_76672"  onclick="showContent('inst_tag_76672')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_crs<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_0.html#inst_tag_76673"  onclick="showContent('inst_tag_76673')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_0.html#inst_tag_76674"  onclick="showContent('inst_tag_76674')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause_pfc.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_0.html#inst_tag_76675"  onclick="showContent('inst_tag_76675')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_rx_fill_level.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_0.html#inst_tag_76676"  onclick="showContent('inst_tag_76676')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_pause_enable<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_0.html#inst_tag_76677"  onclick="showContent('inst_tag_76677')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_new_pause_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_0.html#inst_tag_76678"  onclick="showContent('inst_tag_76678')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_1.html#inst_tag_76679"  onclick="showContent('inst_tag_76679')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_tx_lpi_en<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_1.html#inst_tag_76680"  onclick="showContent('inst_tag_76680')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_dma_tx_status_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_1.html#inst_tag_76681"  onclick="showContent('inst_tag_76681')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_status_wr_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_1.html#inst_tag_76682"  onclick="showContent('inst_tag_76682')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_spec_add1_active.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_1.html#inst_tag_76683"  onclick="showContent('inst_tag_76683')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_rx_dv<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_1.html#inst_tag_76684"  onclick="showContent('inst_tag_76684')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_apply_bp<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_1.html#inst_tag_76685"  onclick="showContent('inst_tag_76685')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_sof_tx_tog<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_1.html#inst_tag_76686"  onclick="showContent('inst_tag_76686')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_safe_to_sample.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_1.html#inst_tag_76687"  onclick="showContent('inst_tag_76687')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_1.html#inst_tag_76688"  onclick="showContent('inst_tag_76688')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_one_step_sync_mode<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_1.html#inst_tag_76689"  onclick="showContent('inst_tag_76689')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_oss_correction_field<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_2.html#inst_tag_76690"  onclick="showContent('inst_tag_76690')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_cdnsdru_datasync_v1_tsu_hold[0]<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_2.html#inst_tag_76691"  onclick="showContent('inst_tag_76691')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.i_tog_det_ets_upd.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_2.html#inst_tag_76692"  onclick="showContent('inst_tag_76692')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_src_dest<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_2.html#inst_tag_76693"  onclick="showContent('inst_tag_76693')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_dest_src<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_2.html#inst_tag_76694"  onclick="showContent('inst_tag_76694')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_enable_receive<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_2.html#inst_tag_76695"  onclick="showContent('inst_tag_76695')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ptp_unicast_ena<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_2.html#inst_tag_76696"  onclick="showContent('inst_tag_76696')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pause_enable<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_2.html#inst_tag_76697"  onclick="showContent('inst_tag_76697')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pfc_enable<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_2.html#inst_tag_76698"  onclick="showContent('inst_tag_76698')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ext_rxq_sel_en<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_2.html#inst_tag_76699"  onclick="showContent('inst_tag_76699')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_filter.i_cdnsdru_datasync_v1_tx_en<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_2.html#inst_tag_76700"  onclick="showContent('inst_tag_76700')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_wol_mask<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_3.html#inst_tag_76701"  onclick="showContent('inst_tag_76701')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_edma_sync_toggle_detect_rx_status_wr_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_3.html#inst_tag_76702"  onclick="showContent('inst_tag_76702')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_gem_rx_per_queue_flush.gen_fill_lvl_breached_sync[0].i_fill_lvl_breached_sync_rx<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_3.html#inst_tag_76703"  onclick="showContent('inst_tag_76703')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_has_dma.i_edma_sync_toggle_detect_dma_rx_status_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_3.html#inst_tag_76704"  onclick="showContent('inst_tag_76704')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_cdnsdru_datasync_v1_sof_rx_tog<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_3.html#inst_tag_76705"  onclick="showContent('inst_tag_76705')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_3.html#inst_tag_76706"  onclick="showContent('inst_tag_76706')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_rx_sync_d1.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_3.html#inst_tag_76707"  onclick="showContent('inst_tag_76707')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_src_dest<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_3.html#inst_tag_76708"  onclick="showContent('inst_tag_76708')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_dest_src<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_3.html#inst_tag_76709"  onclick="showContent('inst_tag_76709')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_tx_enable<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_3.html#inst_tag_76710"  onclick="showContent('inst_tag_76710')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_3.html#inst_tag_76711"  onclick="showContent('inst_tag_76711')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_4.html#inst_tag_76712"  onclick="showContent('inst_tag_76712')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_4.html#inst_tag_76713"  onclick="showContent('inst_tag_76713')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_enable<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_4.html#inst_tag_76714"  onclick="showContent('inst_tag_76714')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_rx_lockup_detect.i_edma_sync_toggle_detect_cnt_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_4.html#inst_tag_76715"  onclick="showContent('inst_tag_76715')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_4.html#inst_tag_76716"  onclick="showContent('inst_tag_76716')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_ext_interrupt_in.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_4.html#inst_tag_76717"  onclick="showContent('inst_tag_76717')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_mdio_in<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_4.html#inst_tag_76718"  onclick="showContent('inst_tag_76718')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_end_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_4.html#inst_tag_76719"  onclick="showContent('inst_tag_76719')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_end_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_4.html#inst_tag_76720"  onclick="showContent('inst_tag_76720')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_pause_time_tog<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_4.html#inst_tag_76721"  onclick="showContent('inst_tag_76721')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_coll_occured.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_4.html#inst_tag_76722"  onclick="showContent('inst_tag_76722')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_stable_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_5.html#inst_tag_76723"  onclick="showContent('inst_tag_76723')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_buff_not_rdy.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_5.html#inst_tag_76724"  onclick="showContent('inst_tag_76724')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_dma_stable_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_5.html#inst_tag_76725"  onclick="showContent('inst_tag_76725')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_dma_go<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_5.html#inst_tag_76726"  onclick="showContent('inst_tag_76726')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_dma_descr_ptr_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_5.html#inst_tag_76727"  onclick="showContent('inst_tag_76727')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ok_mod_pulse.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_5.html#inst_tag_76728"  onclick="showContent('inst_tag_76728')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_5.html#inst_tag_76729"  onclick="showContent('inst_tag_76729')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_5.html#inst_tag_76730"  onclick="showContent('inst_tag_76730')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_5.html#inst_tag_76731"  onclick="showContent('inst_tag_76731')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_pfc_negotiate<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_5.html#inst_tag_76732"  onclick="showContent('inst_tag_76732')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_rx_pfc_paused<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_5.html#inst_tag_76733"  onclick="showContent('inst_tag_76733')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_lpi_indicate<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_6.html#inst_tag_76734"  onclick="showContent('inst_tag_76734')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_6.html#inst_tag_76735"  onclick="showContent('inst_tag_76735')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_6.html#inst_tag_76736"  onclick="showContent('inst_tag_76736')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_6.html#inst_tag_76737"  onclick="showContent('inst_tag_76737')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_6.html#inst_tag_76738"  onclick="showContent('inst_tag_76738')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_6.html#inst_tag_76739"  onclick="showContent('inst_tag_76739')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_axi_xaction_out<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_6.html#inst_tag_76740"  onclick="showContent('inst_tag_76740')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_6.html#inst_tag_76741"  onclick="showContent('inst_tag_76741')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_6.html#inst_tag_76742"  onclick="showContent('inst_tag_76742')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_src_dest<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_6.html#inst_tag_76743"  onclick="showContent('inst_tag_76743')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_dest_src<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_6.html#inst_tag_76744"  onclick="showContent('inst_tag_76744')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_src_dest<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_7.html#inst_tag_76745"  onclick="showContent('inst_tag_76745')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_dest_src<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_7.html#inst_tag_76746"  onclick="showContent('inst_tag_76746')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_7.html#inst_tag_76747"  onclick="showContent('inst_tag_76747')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_7.html#inst_tag_76748"  onclick="showContent('inst_tag_76748')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_7.html#inst_tag_76749"  onclick="showContent('inst_tag_76749')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_7.html#inst_tag_76750"  onclick="showContent('inst_tag_76750')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v1_enable_transmit<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_7.html#inst_tag_76751"  onclick="showContent('inst_tag_76751')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_7.html#inst_tag_76752"  onclick="showContent('inst_tag_76752')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v11<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_7.html#inst_tag_76753"  onclick="showContent('inst_tag_76753')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v13<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_7.html#inst_tag_76754"  onclick="showContent('inst_tag_76754')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v14<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_7.html#inst_tag_76755"  onclick="showContent('inst_tag_76755')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v15<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_8.html#inst_tag_76756"  onclick="showContent('inst_tag_76756')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_8.html#inst_tag_76757"  onclick="showContent('inst_tag_76757')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_8.html#inst_tag_76758"  onclick="showContent('inst_tag_76758')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_cdnsdru_datasync_v1_enable_receive<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_8.html#inst_tag_76759"  onclick="showContent('inst_tag_76759')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_8.html#inst_tag_76760"  onclick="showContent('inst_tag_76760')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_8.html#inst_tag_76761"  onclick="showContent('inst_tag_76761')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_8.html#inst_tag_76762"  onclick="showContent('inst_tag_76762')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_8.html#inst_tag_76763"  onclick="showContent('inst_tag_76763')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_8.html#inst_tag_76764"  onclick="showContent('inst_tag_76764')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_8.html#inst_tag_76765"  onclick="showContent('inst_tag_76765')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_8.html#inst_tag_76766"  onclick="showContent('inst_tag_76766')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_9.html#inst_tag_76767"  onclick="showContent('inst_tag_76767')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_9.html#inst_tag_76768"  onclick="showContent('inst_tag_76768')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_receive<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_9.html#inst_tag_76769"  onclick="showContent('inst_tag_76769')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_transmit<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_9.html#inst_tag_76770"  onclick="showContent('inst_tag_76770')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_9.html#inst_tag_76771"  onclick="showContent('inst_tag_76771')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_9.html#inst_tag_76772"  onclick="showContent('inst_tag_76772')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_9.html#inst_tag_76773"  onclick="showContent('inst_tag_76773')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_9.html#inst_tag_76774"  onclick="showContent('inst_tag_76774')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_9.html#inst_tag_76775"  onclick="showContent('inst_tag_76775')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_9.html#inst_tag_76776"  onclick="showContent('inst_tag_76776')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_9.html#inst_tag_76777"  onclick="showContent('inst_tag_76777')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_en_lockup_det<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_10.html#inst_tag_76778"  onclick="showContent('inst_tag_76778')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_en_lockup_det<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_10.html#inst_tag_76779"  onclick="showContent('inst_tag_76779')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_enable<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_10.html#inst_tag_76780"  onclick="showContent('inst_tag_76780')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_enable<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_10.html#inst_tag_76781"  onclick="showContent('inst_tag_76781')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_10.html#inst_tag_76782"  onclick="showContent('inst_tag_76782')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_tx_start.i_cdnsdru_datasync_v1<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_10.html#inst_tag_76783"  onclick="showContent('inst_tag_76783')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_tx_lockup_det[0].i_sync_lockup_timer_en<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_10.html#inst_tag_76784"  onclick="showContent('inst_tag_76784')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_10.html#inst_tag_76785"  onclick="showContent('inst_tag_76785')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_src_dest<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_10.html#inst_tag_76786"  onclick="showContent('inst_tag_76786')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_dest_src<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_10.html#inst_tag_76787"  onclick="showContent('inst_tag_76787')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_10.html#inst_tag_76788"  onclick="showContent('inst_tag_76788')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_src_dest<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_11.html#inst_tag_76789"  onclick="showContent('inst_tag_76789')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_dest_src<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_11.html#inst_tag_76790"  onclick="showContent('inst_tag_76790')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit1_ambaclk<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_11.html#inst_tag_76791"  onclick="showContent('inst_tag_76791')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit2_ambaclk<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_11.html#inst_tag_76792"  onclick="showContent('inst_tag_76792')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit0_rxclk<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_11.html#inst_tag_76793"  onclick="showContent('inst_tag_76793')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit3_rxclk<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_11.html#inst_tag_76794"  onclick="showContent('inst_tag_76794')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_11.html#inst_tag_76794_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_11.html#inst_tag_76794_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_11.html#inst_tag_76794_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_11.html#inst_tag_76795"  onclick="showContent('inst_tag_76795')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_11.html#inst_tag_76795_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_11.html#inst_tag_76795_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_11.html#inst_tag_76795_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_11.html#inst_tag_76796"  onclick="showContent('inst_tag_76796')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CLROUTBSY_SETUP_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_11.html#inst_tag_76796_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_11.html#inst_tag_76796_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_11.html#inst_tag_76796_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_11.html#inst_tag_76797"  onclick="showContent('inst_tag_76797')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CLROUTBSY_SETUP_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_11.html#inst_tag_76797_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_11.html#inst_tag_76797_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_11.html#inst_tag_76797_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_11.html#inst_tag_76798"  onclick="showContent('inst_tag_76798')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_11.html#inst_tag_76798_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_11.html#inst_tag_76798_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_11.html#inst_tag_76798_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_11.html#inst_tag_76799"  onclick="showContent('inst_tag_76799')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_11.html#inst_tag_76799_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_11.html#inst_tag_76799_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_11.html#inst_tag_76799_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_12.html#inst_tag_76800"  onclick="showContent('inst_tag_76800')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_12.html#inst_tag_76800_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_12.html#inst_tag_76800_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_12.html#inst_tag_76800_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_12.html#inst_tag_76801"  onclick="showContent('inst_tag_76801')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_12.html#inst_tag_76801_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_12.html#inst_tag_76801_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_12.html#inst_tag_76801_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_12.html#inst_tag_76802"  onclick="showContent('inst_tag_76802')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_12.html#inst_tag_76802_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_12.html#inst_tag_76802_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_12.html#inst_tag_76802_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_12.html#inst_tag_76803"  onclick="showContent('inst_tag_76803')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_12.html#inst_tag_76803_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_12.html#inst_tag_76803_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_12.html#inst_tag_76803_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_12.html#inst_tag_76804"  onclick="showContent('inst_tag_76804')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_12.html#inst_tag_76804_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_12.html#inst_tag_76804_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_12.html#inst_tag_76804_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_12.html#inst_tag_76805"  onclick="showContent('inst_tag_76805')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_12.html#inst_tag_76805_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_12.html#inst_tag_76805_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_12.html#inst_tag_76805_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_12.html#inst_tag_76806"  onclick="showContent('inst_tag_76806')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_12.html#inst_tag_76806_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_12.html#inst_tag_76806_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_12.html#inst_tag_76806_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_12.html#inst_tag_76807"  onclick="showContent('inst_tag_76807')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_12.html#inst_tag_76807_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_12.html#inst_tag_76807_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_12.html#inst_tag_76807_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_12.html#inst_tag_76808"  onclick="showContent('inst_tag_76808')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_12.html#inst_tag_76808_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_12.html#inst_tag_76808_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_12.html#inst_tag_76808_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_12.html#inst_tag_76809"  onclick="showContent('inst_tag_76809')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_12.html#inst_tag_76809_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_12.html#inst_tag_76809_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_12.html#inst_tag_76809_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_12.html#inst_tag_76810"  onclick="showContent('inst_tag_76810')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_12.html#inst_tag_76810_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_12.html#inst_tag_76810_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_12.html#inst_tag_76810_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_13.html#inst_tag_76811"  onclick="showContent('inst_tag_76811')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_13.html#inst_tag_76811_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_13.html#inst_tag_76811_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_13.html#inst_tag_76811_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_13.html#inst_tag_76812"  onclick="showContent('inst_tag_76812')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTIN_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_13.html#inst_tag_76812_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_13.html#inst_tag_76812_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_13.html#inst_tag_76812_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_13.html#inst_tag_76813"  onclick="showContent('inst_tag_76813')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTIN_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_13.html#inst_tag_76813_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_13.html#inst_tag_76813_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_13.html#inst_tag_76813_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_13.html#inst_tag_76814"  onclick="showContent('inst_tag_76814')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTOUT_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_13.html#inst_tag_76814_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_13.html#inst_tag_76814_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_13.html#inst_tag_76814_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_13.html#inst_tag_76815"  onclick="showContent('inst_tag_76815')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTOUT_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_13.html#inst_tag_76815_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_13.html#inst_tag_76815_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_13.html#inst_tag_76815_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_13.html#inst_tag_76816"  onclick="showContent('inst_tag_76816')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETOUTBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_13.html#inst_tag_76816_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_13.html#inst_tag_76816_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_13.html#inst_tag_76816_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_13.html#inst_tag_76817"  onclick="showContent('inst_tag_76817')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETOUTBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_13.html#inst_tag_76817_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_13.html#inst_tag_76817_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_13.html#inst_tag_76817_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_13.html#inst_tag_76818"  onclick="showContent('inst_tag_76818')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETINBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_13.html#inst_tag_76818_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_13.html#inst_tag_76818_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_13.html#inst_tag_76818_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_13.html#inst_tag_76819"  onclick="showContent('inst_tag_76819')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETINBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_13.html#inst_tag_76819_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_13.html#inst_tag_76819_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_13.html#inst_tag_76819_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_13.html#inst_tag_76820"  onclick="showContent('inst_tag_76820')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBOUTBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_13.html#inst_tag_76820_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_13.html#inst_tag_76820_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_13.html#inst_tag_76820_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_13.html#inst_tag_76821"  onclick="showContent('inst_tag_76821')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBOUTBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_13.html#inst_tag_76821_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_13.html#inst_tag_76821_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_13.html#inst_tag_76821_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_14.html#inst_tag_76822"  onclick="showContent('inst_tag_76822')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBINBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_14.html#inst_tag_76822_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_14.html#inst_tag_76822_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_14.html#inst_tag_76822_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_14.html#inst_tag_76823"  onclick="showContent('inst_tag_76823')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBINBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_14.html#inst_tag_76823_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_14.html#inst_tag_76823_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_14.html#inst_tag_76823_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_14.html#inst_tag_76824"  onclick="showContent('inst_tag_76824')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_14.html#inst_tag_76824_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_14.html#inst_tag_76824_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_14.html#inst_tag_76824_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_14.html#inst_tag_76825"  onclick="showContent('inst_tag_76825')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_14.html#inst_tag_76825_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_14.html#inst_tag_76825_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_14.html#inst_tag_76825_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_14.html#inst_tag_76826"  onclick="showContent('inst_tag_76826')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_14.html#inst_tag_76826_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_14.html#inst_tag_76826_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_14.html#inst_tag_76826_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_14.html#inst_tag_76827"  onclick="showContent('inst_tag_76827')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_14.html#inst_tag_76827_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_14.html#inst_tag_76827_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_14.html#inst_tag_76827_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_14.html#inst_tag_76828"  onclick="showContent('inst_tag_76828')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_14.html#inst_tag_76828_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_14.html#inst_tag_76828_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_14.html#inst_tag_76828_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_14.html#inst_tag_76829"  onclick="showContent('inst_tag_76829')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_14.html#inst_tag_76829_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_14.html#inst_tag_76829_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_14.html#inst_tag_76829_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_14.html#inst_tag_76830"  onclick="showContent('inst_tag_76830')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_14.html#inst_tag_76830_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_14.html#inst_tag_76830_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_14.html#inst_tag_76830_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_14.html#inst_tag_76831"  onclick="showContent('inst_tag_76831')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_14.html#inst_tag_76831_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_14.html#inst_tag_76831_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_14.html#inst_tag_76831_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_14.html#inst_tag_76832"  onclick="showContent('inst_tag_76832')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCETLPM_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_14.html#inst_tag_76832_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_14.html#inst_tag_76832_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_14.html#inst_tag_76832_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_15.html#inst_tag_76833"  onclick="showContent('inst_tag_76833')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCETLPM_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_15.html#inst_tag_76833_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_15.html#inst_tag_76833_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_15.html#inst_tag_76833_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_15.html#inst_tag_76834"  onclick="showContent('inst_tag_76834')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSETTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_15.html#inst_tag_76834_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_15.html#inst_tag_76834_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_15.html#inst_tag_76834_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_15.html#inst_tag_76835"  onclick="showContent('inst_tag_76835')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSETTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_15.html#inst_tag_76835_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_15.html#inst_tag_76835_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_15.html#inst_tag_76835_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_15.html#inst_tag_76836"  onclick="showContent('inst_tag_76836')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCCLRTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_15.html#inst_tag_76836_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_15.html#inst_tag_76836_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_15.html#inst_tag_76836_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_15.html#inst_tag_76837"  onclick="showContent('inst_tag_76837')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCCLRTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_15.html#inst_tag_76837_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_15.html#inst_tag_76837_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_15.html#inst_tag_76837_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_15.html#inst_tag_76838"  onclick="showContent('inst_tag_76838')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CHGSETUP_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_15.html#inst_tag_76838_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_15.html#inst_tag_76838_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_15.html#inst_tag_76838_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_15.html#inst_tag_76839"  onclick="showContent('inst_tag_76839')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CHGSETUP_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_15.html#inst_tag_76839_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_15.html#inst_tag_76839_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_15.html#inst_tag_76839_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_15.html#inst_tag_76840"  onclick="showContent('inst_tag_76840')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETADDR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_15.html#inst_tag_76840_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_15.html#inst_tag_76840_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_15.html#inst_tag_76840_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_15.html#inst_tag_76841"  onclick="showContent('inst_tag_76841')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETADDR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_15.html#inst_tag_76841_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_15.html#inst_tag_76841_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_15.html#inst_tag_76841_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_15.html#inst_tag_76842"  onclick="showContent('inst_tag_76842')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEREQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_15.html#inst_tag_76842_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_15.html#inst_tag_76842_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_15.html#inst_tag_76842_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_15.html#inst_tag_76843"  onclick="showContent('inst_tag_76843')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEREQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_15.html#inst_tag_76843_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_15.html#inst_tag_76843_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_15.html#inst_tag_76843_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_16.html#inst_tag_76844"  onclick="showContent('inst_tag_76844')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEERR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_16.html#inst_tag_76844_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_16.html#inst_tag_76844_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_16.html#inst_tag_76844_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_16.html#inst_tag_76845"  onclick="showContent('inst_tag_76845')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEERR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_16.html#inst_tag_76845_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_16.html#inst_tag_76845_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_16.html#inst_tag_76845_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_16.html#inst_tag_76846"  onclick="showContent('inst_tag_76846')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODENAK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_16.html#inst_tag_76846_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_16.html#inst_tag_76846_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_16.html#inst_tag_76846_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_16.html#inst_tag_76847"  onclick="showContent('inst_tag_76847')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODENAK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_16.html#inst_tag_76847_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_16.html#inst_tag_76847_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_16.html#inst_tag_76847_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_16.html#inst_tag_76848"  onclick="showContent('inst_tag_76848')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETUPACK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_16.html#inst_tag_76848_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_16.html#inst_tag_76848_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_16.html#inst_tag_76848_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_16.html#inst_tag_76849"  onclick="showContent('inst_tag_76849')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETUPACK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_16.html#inst_tag_76849_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_16.html#inst_tag_76849_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_16.html#inst_tag_76849_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_16.html#inst_tag_76850"  onclick="showContent('inst_tag_76850')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_16.html#inst_tag_76850_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_16.html#inst_tag_76850_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_16.html#inst_tag_76850_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_16.html#inst_tag_76851"  onclick="showContent('inst_tag_76851')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_16.html#inst_tag_76851_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_16.html#inst_tag_76851_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_16.html#inst_tag_76851_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_16.html#inst_tag_76852"  onclick="showContent('inst_tag_76852')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[1].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_16.html#inst_tag_76852_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_16.html#inst_tag_76852_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_16.html#inst_tag_76852_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_16.html#inst_tag_76853"  onclick="showContent('inst_tag_76853')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[2].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_16.html#inst_tag_76853_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_16.html#inst_tag_76853_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_16.html#inst_tag_76853_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_16.html#inst_tag_76854"  onclick="showContent('inst_tag_76854')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_16.html#inst_tag_76854_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_16.html#inst_tag_76854_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_16.html#inst_tag_76854_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_17.html#inst_tag_76855"  onclick="showContent('inst_tag_76855')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0VAL.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_17.html#inst_tag_76855_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_17.html#inst_tag_76855_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_17.html#inst_tag_76855_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_17.html#inst_tag_76856"  onclick="showContent('inst_tag_76856')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SFREP0TOGGLEIN.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_17.html#inst_tag_76856_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_17.html#inst_tag_76856_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_17.html#inst_tag_76856_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_17.html#inst_tag_76857"  onclick="showContent('inst_tag_76857')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SFREP0TOGGLEOUT.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_17.html#inst_tag_76857_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_17.html#inst_tag_76857_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_17.html#inst_tag_76857_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_17.html#inst_tag_76858"  onclick="showContent('inst_tag_76858')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_17.html#inst_tag_76858_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_17.html#inst_tag_76858_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_17.html#inst_tag_76858_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_17.html#inst_tag_76859"  onclick="showContent('inst_tag_76859')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_17.html#inst_tag_76859_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_17.html#inst_tag_76859_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_17.html#inst_tag_76859_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_17.html#inst_tag_76860"  onclick="showContent('inst_tag_76860')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_17.html#inst_tag_76860_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_17.html#inst_tag_76860_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_17.html#inst_tag_76860_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_17.html#inst_tag_76861"  onclick="showContent('inst_tag_76861')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_17.html#inst_tag_76861_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_17.html#inst_tag_76861_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_17.html#inst_tag_76861_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_17.html#inst_tag_76862"  onclick="showContent('inst_tag_76862')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_17.html#inst_tag_76862_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_17.html#inst_tag_76862_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_17.html#inst_tag_76862_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_17.html#inst_tag_76863"  onclick="showContent('inst_tag_76863')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_17.html#inst_tag_76863_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_17.html#inst_tag_76863_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_17.html#inst_tag_76863_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_17.html#inst_tag_76864"  onclick="showContent('inst_tag_76864')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_17.html#inst_tag_76864_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_17.html#inst_tag_76864_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_17.html#inst_tag_76864_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_17.html#inst_tag_76865"  onclick="showContent('inst_tag_76865')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_17.html#inst_tag_76865_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_17.html#inst_tag_76865_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_17.html#inst_tag_76865_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_18.html#inst_tag_76866"  onclick="showContent('inst_tag_76866')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_18.html#inst_tag_76866_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_18.html#inst_tag_76866_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_18.html#inst_tag_76866_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_18.html#inst_tag_76867"  onclick="showContent('inst_tag_76867')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_18.html#inst_tag_76867_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_18.html#inst_tag_76867_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_18.html#inst_tag_76867_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_18.html#inst_tag_76868"  onclick="showContent('inst_tag_76868')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_18.html#inst_tag_76868_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_18.html#inst_tag_76868_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_18.html#inst_tag_76868_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_18.html#inst_tag_76869"  onclick="showContent('inst_tag_76869')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_18.html#inst_tag_76869_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_18.html#inst_tag_76869_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_18.html#inst_tag_76869_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_18.html#inst_tag_76870"  onclick="showContent('inst_tag_76870')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_18.html#inst_tag_76870_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_18.html#inst_tag_76870_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_18.html#inst_tag_76870_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_18.html#inst_tag_76871"  onclick="showContent('inst_tag_76871')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_18.html#inst_tag_76871_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_18.html#inst_tag_76871_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_18.html#inst_tag_76871_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_18.html#inst_tag_76872"  onclick="showContent('inst_tag_76872')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_18.html#inst_tag_76872_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_18.html#inst_tag_76872_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_18.html#inst_tag_76872_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_18.html#inst_tag_76873"  onclick="showContent('inst_tag_76873')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_18.html#inst_tag_76873_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_18.html#inst_tag_76873_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_18.html#inst_tag_76873_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_18.html#inst_tag_76874"  onclick="showContent('inst_tag_76874')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_18.html#inst_tag_76874_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_18.html#inst_tag_76874_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_18.html#inst_tag_76874_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_18.html#inst_tag_76875"  onclick="showContent('inst_tag_76875')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_18.html#inst_tag_76875_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_18.html#inst_tag_76875_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_18.html#inst_tag_76875_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_18.html#inst_tag_76876"  onclick="showContent('inst_tag_76876')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_18.html#inst_tag_76876_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_18.html#inst_tag_76876_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_18.html#inst_tag_76876_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_19.html#inst_tag_76877"  onclick="showContent('inst_tag_76877')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_19.html#inst_tag_76877_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_19.html#inst_tag_76877_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_19.html#inst_tag_76877_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_19.html#inst_tag_76878"  onclick="showContent('inst_tag_76878')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_19.html#inst_tag_76878_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_19.html#inst_tag_76878_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_19.html#inst_tag_76878_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_19.html#inst_tag_76879"  onclick="showContent('inst_tag_76879')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_19.html#inst_tag_76879_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_19.html#inst_tag_76879_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_19.html#inst_tag_76879_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_19.html#inst_tag_76880"  onclick="showContent('inst_tag_76880')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_19.html#inst_tag_76880_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_19.html#inst_tag_76880_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_19.html#inst_tag_76880_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_19.html#inst_tag_76881"  onclick="showContent('inst_tag_76881')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_19.html#inst_tag_76881_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_19.html#inst_tag_76881_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_19.html#inst_tag_76881_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_19.html#inst_tag_76882"  onclick="showContent('inst_tag_76882')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_19.html#inst_tag_76882_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_19.html#inst_tag_76882_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_19.html#inst_tag_76882_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_19.html#inst_tag_76883"  onclick="showContent('inst_tag_76883')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_19.html#inst_tag_76883_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_19.html#inst_tag_76883_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_19.html#inst_tag_76883_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_19.html#inst_tag_76884"  onclick="showContent('inst_tag_76884')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_19.html#inst_tag_76884_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_19.html#inst_tag_76884_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_19.html#inst_tag_76884_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_19.html#inst_tag_76885"  onclick="showContent('inst_tag_76885')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_19.html#inst_tag_76885_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_19.html#inst_tag_76885_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_19.html#inst_tag_76885_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_19.html#inst_tag_76886"  onclick="showContent('inst_tag_76886')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_19.html#inst_tag_76886_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_19.html#inst_tag_76886_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_19.html#inst_tag_76886_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_19.html#inst_tag_76887"  onclick="showContent('inst_tag_76887')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_19.html#inst_tag_76887_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_19.html#inst_tag_76887_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_19.html#inst_tag_76887_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_20.html#inst_tag_76888"  onclick="showContent('inst_tag_76888')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_20.html#inst_tag_76888_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_20.html#inst_tag_76888_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_20.html#inst_tag_76888_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_20.html#inst_tag_76889"  onclick="showContent('inst_tag_76889')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_20.html#inst_tag_76889_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_20.html#inst_tag_76889_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_20.html#inst_tag_76889_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_20.html#inst_tag_76890"  onclick="showContent('inst_tag_76890')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_20.html#inst_tag_76890_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_20.html#inst_tag_76890_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_20.html#inst_tag_76890_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_20.html#inst_tag_76891"  onclick="showContent('inst_tag_76891')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_20.html#inst_tag_76891_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_20.html#inst_tag_76891_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_20.html#inst_tag_76891_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_20.html#inst_tag_76892"  onclick="showContent('inst_tag_76892')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_20.html#inst_tag_76892_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_20.html#inst_tag_76892_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_20.html#inst_tag_76892_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_20.html#inst_tag_76893"  onclick="showContent('inst_tag_76893')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_20.html#inst_tag_76893_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_20.html#inst_tag_76893_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_20.html#inst_tag_76893_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_20.html#inst_tag_76894"  onclick="showContent('inst_tag_76894')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_20.html#inst_tag_76894_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_20.html#inst_tag_76894_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_20.html#inst_tag_76894_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_20.html#inst_tag_76895"  onclick="showContent('inst_tag_76895')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_20.html#inst_tag_76895_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_20.html#inst_tag_76895_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_20.html#inst_tag_76895_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_20.html#inst_tag_76896"  onclick="showContent('inst_tag_76896')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_20.html#inst_tag_76896_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_20.html#inst_tag_76896_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_20.html#inst_tag_76896_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_20.html#inst_tag_76897"  onclick="showContent('inst_tag_76897')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_20.html#inst_tag_76897_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_20.html#inst_tag_76897_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_20.html#inst_tag_76897_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_20.html#inst_tag_76898"  onclick="showContent('inst_tag_76898')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_20.html#inst_tag_76898_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_20.html#inst_tag_76898_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_20.html#inst_tag_76898_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_21.html#inst_tag_76899"  onclick="showContent('inst_tag_76899')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_21.html#inst_tag_76899_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_21.html#inst_tag_76899_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_21.html#inst_tag_76899_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_21.html#inst_tag_76900"  onclick="showContent('inst_tag_76900')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_21.html#inst_tag_76900_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_21.html#inst_tag_76900_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_21.html#inst_tag_76900_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_21.html#inst_tag_76901"  onclick="showContent('inst_tag_76901')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_21.html#inst_tag_76901_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_21.html#inst_tag_76901_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_21.html#inst_tag_76901_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_21.html#inst_tag_76902"  onclick="showContent('inst_tag_76902')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_21.html#inst_tag_76902_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_21.html#inst_tag_76902_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_21.html#inst_tag_76902_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_21.html#inst_tag_76903"  onclick="showContent('inst_tag_76903')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_21.html#inst_tag_76903_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_21.html#inst_tag_76903_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_21.html#inst_tag_76903_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_21.html#inst_tag_76904"  onclick="showContent('inst_tag_76904')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_21.html#inst_tag_76904_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_21.html#inst_tag_76904_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_21.html#inst_tag_76904_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_21.html#inst_tag_76905"  onclick="showContent('inst_tag_76905')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_21.html#inst_tag_76905_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_21.html#inst_tag_76905_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_21.html#inst_tag_76905_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_21.html#inst_tag_76906"  onclick="showContent('inst_tag_76906')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_21.html#inst_tag_76906_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_21.html#inst_tag_76906_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_21.html#inst_tag_76906_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_21.html#inst_tag_76907"  onclick="showContent('inst_tag_76907')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_21.html#inst_tag_76907_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_21.html#inst_tag_76907_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_21.html#inst_tag_76907_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_21.html#inst_tag_76908"  onclick="showContent('inst_tag_76908')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_21.html#inst_tag_76908_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_21.html#inst_tag_76908_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_21.html#inst_tag_76908_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_21.html#inst_tag_76909"  onclick="showContent('inst_tag_76909')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_21.html#inst_tag_76909_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_21.html#inst_tag_76909_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_21.html#inst_tag_76909_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_22.html#inst_tag_76910"  onclick="showContent('inst_tag_76910')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_22.html#inst_tag_76910_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_22.html#inst_tag_76910_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_22.html#inst_tag_76910_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_22.html#inst_tag_76911"  onclick="showContent('inst_tag_76911')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_22.html#inst_tag_76911_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_22.html#inst_tag_76911_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_22.html#inst_tag_76911_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_22.html#inst_tag_76912"  onclick="showContent('inst_tag_76912')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_22.html#inst_tag_76912_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_22.html#inst_tag_76912_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_22.html#inst_tag_76912_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_22.html#inst_tag_76913"  onclick="showContent('inst_tag_76913')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_22.html#inst_tag_76913_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_22.html#inst_tag_76913_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_22.html#inst_tag_76913_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_22.html#inst_tag_76914"  onclick="showContent('inst_tag_76914')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_22.html#inst_tag_76914_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_22.html#inst_tag_76914_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_22.html#inst_tag_76914_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_22.html#inst_tag_76915"  onclick="showContent('inst_tag_76915')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_22.html#inst_tag_76915_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_22.html#inst_tag_76915_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_22.html#inst_tag_76915_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_22.html#inst_tag_76916"  onclick="showContent('inst_tag_76916')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_22.html#inst_tag_76916_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_22.html#inst_tag_76916_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_22.html#inst_tag_76916_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_22.html#inst_tag_76917"  onclick="showContent('inst_tag_76917')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_22.html#inst_tag_76917_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_22.html#inst_tag_76917_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_22.html#inst_tag_76917_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_22.html#inst_tag_76918"  onclick="showContent('inst_tag_76918')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_22.html#inst_tag_76918_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_22.html#inst_tag_76918_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_22.html#inst_tag_76918_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_22.html#inst_tag_76919"  onclick="showContent('inst_tag_76919')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_22.html#inst_tag_76919_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_22.html#inst_tag_76919_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_22.html#inst_tag_76919_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_22.html#inst_tag_76920"  onclick="showContent('inst_tag_76920')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_22.html#inst_tag_76920_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_22.html#inst_tag_76920_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_22.html#inst_tag_76920_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_23.html#inst_tag_76921"  onclick="showContent('inst_tag_76921')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_23.html#inst_tag_76921_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_23.html#inst_tag_76921_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_23.html#inst_tag_76921_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_23.html#inst_tag_76922"  onclick="showContent('inst_tag_76922')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_23.html#inst_tag_76922_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_23.html#inst_tag_76922_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_23.html#inst_tag_76922_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_23.html#inst_tag_76923"  onclick="showContent('inst_tag_76923')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_23.html#inst_tag_76923_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_23.html#inst_tag_76923_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_23.html#inst_tag_76923_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_23.html#inst_tag_76924"  onclick="showContent('inst_tag_76924')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_23.html#inst_tag_76924_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_23.html#inst_tag_76924_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_23.html#inst_tag_76924_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_23.html#inst_tag_76925"  onclick="showContent('inst_tag_76925')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_23.html#inst_tag_76925_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_23.html#inst_tag_76925_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_23.html#inst_tag_76925_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_23.html#inst_tag_76926"  onclick="showContent('inst_tag_76926')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_23.html#inst_tag_76926_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_23.html#inst_tag_76926_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_23.html#inst_tag_76926_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_23.html#inst_tag_76927"  onclick="showContent('inst_tag_76927')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_23.html#inst_tag_76927_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_23.html#inst_tag_76927_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_23.html#inst_tag_76927_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_23.html#inst_tag_76928"  onclick="showContent('inst_tag_76928')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_23.html#inst_tag_76928_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_23.html#inst_tag_76928_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_23.html#inst_tag_76928_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_23.html#inst_tag_76929"  onclick="showContent('inst_tag_76929')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_23.html#inst_tag_76929_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_23.html#inst_tag_76929_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_23.html#inst_tag_76929_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_23.html#inst_tag_76930"  onclick="showContent('inst_tag_76930')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_23.html#inst_tag_76930_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_23.html#inst_tag_76930_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_23.html#inst_tag_76930_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_23.html#inst_tag_76931"  onclick="showContent('inst_tag_76931')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_23.html#inst_tag_76931_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_23.html#inst_tag_76931_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_23.html#inst_tag_76931_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_24.html#inst_tag_76932"  onclick="showContent('inst_tag_76932')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_24.html#inst_tag_76932_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_24.html#inst_tag_76932_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_24.html#inst_tag_76932_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_24.html#inst_tag_76933"  onclick="showContent('inst_tag_76933')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_24.html#inst_tag_76933_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_24.html#inst_tag_76933_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_24.html#inst_tag_76933_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_24.html#inst_tag_76934"  onclick="showContent('inst_tag_76934')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_24.html#inst_tag_76934_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_24.html#inst_tag_76934_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_24.html#inst_tag_76934_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_24.html#inst_tag_76935"  onclick="showContent('inst_tag_76935')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_24.html#inst_tag_76935_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_24.html#inst_tag_76935_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_24.html#inst_tag_76935_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_24.html#inst_tag_76936"  onclick="showContent('inst_tag_76936')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_24.html#inst_tag_76936_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_24.html#inst_tag_76936_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_24.html#inst_tag_76936_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_24.html#inst_tag_76937"  onclick="showContent('inst_tag_76937')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_24.html#inst_tag_76937_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_24.html#inst_tag_76937_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_24.html#inst_tag_76937_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_24.html#inst_tag_76938"  onclick="showContent('inst_tag_76938')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_24.html#inst_tag_76938_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_24.html#inst_tag_76938_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_24.html#inst_tag_76938_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_24.html#inst_tag_76939"  onclick="showContent('inst_tag_76939')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_24.html#inst_tag_76939_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_24.html#inst_tag_76939_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_24.html#inst_tag_76939_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_24.html#inst_tag_76940"  onclick="showContent('inst_tag_76940')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_24.html#inst_tag_76940_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_24.html#inst_tag_76940_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_24.html#inst_tag_76940_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_24.html#inst_tag_76941"  onclick="showContent('inst_tag_76941')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_24.html#inst_tag_76941_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_24.html#inst_tag_76941_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_24.html#inst_tag_76941_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_24.html#inst_tag_76942"  onclick="showContent('inst_tag_76942')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_24.html#inst_tag_76942_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_24.html#inst_tag_76942_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_24.html#inst_tag_76942_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_25.html#inst_tag_76943"  onclick="showContent('inst_tag_76943')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_25.html#inst_tag_76943_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_25.html#inst_tag_76943_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_25.html#inst_tag_76943_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_25.html#inst_tag_76944"  onclick="showContent('inst_tag_76944')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_25.html#inst_tag_76944_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_25.html#inst_tag_76944_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_25.html#inst_tag_76944_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_25.html#inst_tag_76945"  onclick="showContent('inst_tag_76945')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_25.html#inst_tag_76945_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_25.html#inst_tag_76945_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_25.html#inst_tag_76945_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_25.html#inst_tag_76946"  onclick="showContent('inst_tag_76946')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_25.html#inst_tag_76946_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_25.html#inst_tag_76946_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_25.html#inst_tag_76946_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_25.html#inst_tag_76947"  onclick="showContent('inst_tag_76947')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_25.html#inst_tag_76947_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_25.html#inst_tag_76947_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_25.html#inst_tag_76947_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_25.html#inst_tag_76948"  onclick="showContent('inst_tag_76948')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_25.html#inst_tag_76948_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_25.html#inst_tag_76948_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_25.html#inst_tag_76948_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_25.html#inst_tag_76949"  onclick="showContent('inst_tag_76949')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_25.html#inst_tag_76949_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_25.html#inst_tag_76949_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_25.html#inst_tag_76949_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_25.html#inst_tag_76950"  onclick="showContent('inst_tag_76950')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_25.html#inst_tag_76950_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_25.html#inst_tag_76950_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_25.html#inst_tag_76950_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_25.html#inst_tag_76951"  onclick="showContent('inst_tag_76951')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_25.html#inst_tag_76951_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_25.html#inst_tag_76951_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_25.html#inst_tag_76951_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_25.html#inst_tag_76952"  onclick="showContent('inst_tag_76952')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_25.html#inst_tag_76952_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_25.html#inst_tag_76952_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_25.html#inst_tag_76952_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_25.html#inst_tag_76953"  onclick="showContent('inst_tag_76953')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_25.html#inst_tag_76953_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_25.html#inst_tag_76953_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_25.html#inst_tag_76953_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_26.html#inst_tag_76954"  onclick="showContent('inst_tag_76954')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_26.html#inst_tag_76954_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_26.html#inst_tag_76954_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_26.html#inst_tag_76954_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_26.html#inst_tag_76955"  onclick="showContent('inst_tag_76955')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_26.html#inst_tag_76955_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_26.html#inst_tag_76955_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_26.html#inst_tag_76955_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_26.html#inst_tag_76956"  onclick="showContent('inst_tag_76956')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_26.html#inst_tag_76956_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_26.html#inst_tag_76956_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_26.html#inst_tag_76956_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_26.html#inst_tag_76957"  onclick="showContent('inst_tag_76957')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_26.html#inst_tag_76957_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_26.html#inst_tag_76957_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_26.html#inst_tag_76957_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_26.html#inst_tag_76958"  onclick="showContent('inst_tag_76958')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_26.html#inst_tag_76958_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_26.html#inst_tag_76958_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_26.html#inst_tag_76958_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_26.html#inst_tag_76959"  onclick="showContent('inst_tag_76959')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_26.html#inst_tag_76959_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_26.html#inst_tag_76959_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_26.html#inst_tag_76959_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_26.html#inst_tag_76960"  onclick="showContent('inst_tag_76960')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_26.html#inst_tag_76960_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_26.html#inst_tag_76960_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_26.html#inst_tag_76960_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_26.html#inst_tag_76961"  onclick="showContent('inst_tag_76961')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_26.html#inst_tag_76961_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_26.html#inst_tag_76961_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_26.html#inst_tag_76961_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_26.html#inst_tag_76962"  onclick="showContent('inst_tag_76962')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_26.html#inst_tag_76962_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_26.html#inst_tag_76962_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_26.html#inst_tag_76962_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_26.html#inst_tag_76963"  onclick="showContent('inst_tag_76963')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_26.html#inst_tag_76963_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_26.html#inst_tag_76963_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_26.html#inst_tag_76963_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_26.html#inst_tag_76964"  onclick="showContent('inst_tag_76964')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_26.html#inst_tag_76964_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_26.html#inst_tag_76964_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_26.html#inst_tag_76964_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_27.html#inst_tag_76965"  onclick="showContent('inst_tag_76965')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_27.html#inst_tag_76965_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_27.html#inst_tag_76965_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_27.html#inst_tag_76965_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_27.html#inst_tag_76966"  onclick="showContent('inst_tag_76966')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_27.html#inst_tag_76966_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_27.html#inst_tag_76966_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_27.html#inst_tag_76966_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_27.html#inst_tag_76967"  onclick="showContent('inst_tag_76967')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_27.html#inst_tag_76967_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_27.html#inst_tag_76967_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_27.html#inst_tag_76967_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_27.html#inst_tag_76968"  onclick="showContent('inst_tag_76968')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_27.html#inst_tag_76968_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_27.html#inst_tag_76968_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_27.html#inst_tag_76968_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_27.html#inst_tag_76969"  onclick="showContent('inst_tag_76969')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_27.html#inst_tag_76969_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_27.html#inst_tag_76969_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_27.html#inst_tag_76969_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_27.html#inst_tag_76970"  onclick="showContent('inst_tag_76970')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_27.html#inst_tag_76970_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_27.html#inst_tag_76970_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_27.html#inst_tag_76970_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_27.html#inst_tag_76971"  onclick="showContent('inst_tag_76971')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_27.html#inst_tag_76971_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_27.html#inst_tag_76971_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_27.html#inst_tag_76971_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_27.html#inst_tag_76972"  onclick="showContent('inst_tag_76972')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_27.html#inst_tag_76972_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_27.html#inst_tag_76972_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_27.html#inst_tag_76972_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_27.html#inst_tag_76973"  onclick="showContent('inst_tag_76973')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_27.html#inst_tag_76973_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_27.html#inst_tag_76973_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_27.html#inst_tag_76973_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_27.html#inst_tag_76974"  onclick="showContent('inst_tag_76974')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_27.html#inst_tag_76974_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_27.html#inst_tag_76974_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_27.html#inst_tag_76974_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_27.html#inst_tag_76975"  onclick="showContent('inst_tag_76975')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_27.html#inst_tag_76975_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_27.html#inst_tag_76975_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_27.html#inst_tag_76975_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_28.html#inst_tag_76976"  onclick="showContent('inst_tag_76976')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_28.html#inst_tag_76976_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_28.html#inst_tag_76976_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_28.html#inst_tag_76976_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_28.html#inst_tag_76977"  onclick="showContent('inst_tag_76977')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_28.html#inst_tag_76977_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_28.html#inst_tag_76977_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_28.html#inst_tag_76977_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_28.html#inst_tag_76978"  onclick="showContent('inst_tag_76978')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_28.html#inst_tag_76978_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_28.html#inst_tag_76978_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_28.html#inst_tag_76978_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_28.html#inst_tag_76979"  onclick="showContent('inst_tag_76979')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_28.html#inst_tag_76979_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_28.html#inst_tag_76979_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_28.html#inst_tag_76979_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_28.html#inst_tag_76980"  onclick="showContent('inst_tag_76980')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_28.html#inst_tag_76980_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_28.html#inst_tag_76980_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_28.html#inst_tag_76980_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_28.html#inst_tag_76981"  onclick="showContent('inst_tag_76981')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_28.html#inst_tag_76981_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_28.html#inst_tag_76981_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_28.html#inst_tag_76981_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_28.html#inst_tag_76982"  onclick="showContent('inst_tag_76982')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_28.html#inst_tag_76982_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_28.html#inst_tag_76982_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_28.html#inst_tag_76982_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_28.html#inst_tag_76983"  onclick="showContent('inst_tag_76983')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_28.html#inst_tag_76983_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_28.html#inst_tag_76983_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_28.html#inst_tag_76983_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_28.html#inst_tag_76984"  onclick="showContent('inst_tag_76984')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_28.html#inst_tag_76984_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_28.html#inst_tag_76984_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_28.html#inst_tag_76984_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_28.html#inst_tag_76985"  onclick="showContent('inst_tag_76985')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_28.html#inst_tag_76985_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_28.html#inst_tag_76985_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_28.html#inst_tag_76985_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_28.html#inst_tag_76986"  onclick="showContent('inst_tag_76986')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_28.html#inst_tag_76986_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_28.html#inst_tag_76986_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_28.html#inst_tag_76986_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_29.html#inst_tag_76987"  onclick="showContent('inst_tag_76987')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_29.html#inst_tag_76987_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_29.html#inst_tag_76987_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_29.html#inst_tag_76987_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_29.html#inst_tag_76988"  onclick="showContent('inst_tag_76988')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_29.html#inst_tag_76988_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_29.html#inst_tag_76988_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_29.html#inst_tag_76988_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_29.html#inst_tag_76989"  onclick="showContent('inst_tag_76989')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_29.html#inst_tag_76989_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_29.html#inst_tag_76989_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_29.html#inst_tag_76989_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_29.html#inst_tag_76990"  onclick="showContent('inst_tag_76990')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_29.html#inst_tag_76990_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_29.html#inst_tag_76990_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_29.html#inst_tag_76990_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_29.html#inst_tag_76991"  onclick="showContent('inst_tag_76991')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_29.html#inst_tag_76991_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_29.html#inst_tag_76991_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_29.html#inst_tag_76991_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_29.html#inst_tag_76992"  onclick="showContent('inst_tag_76992')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_29.html#inst_tag_76992_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_29.html#inst_tag_76992_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_29.html#inst_tag_76992_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_29.html#inst_tag_76993"  onclick="showContent('inst_tag_76993')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_29.html#inst_tag_76993_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_29.html#inst_tag_76993_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_29.html#inst_tag_76993_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_29.html#inst_tag_76994"  onclick="showContent('inst_tag_76994')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_29.html#inst_tag_76994_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_29.html#inst_tag_76994_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_29.html#inst_tag_76994_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_29.html#inst_tag_76995"  onclick="showContent('inst_tag_76995')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_29.html#inst_tag_76995_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_29.html#inst_tag_76995_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_29.html#inst_tag_76995_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_29.html#inst_tag_76996"  onclick="showContent('inst_tag_76996')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_29.html#inst_tag_76996_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_29.html#inst_tag_76996_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_29.html#inst_tag_76996_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_29.html#inst_tag_76997"  onclick="showContent('inst_tag_76997')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_29.html#inst_tag_76997_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_29.html#inst_tag_76997_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_29.html#inst_tag_76997_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_30.html#inst_tag_76998"  onclick="showContent('inst_tag_76998')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_30.html#inst_tag_76998_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_30.html#inst_tag_76998_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_30.html#inst_tag_76998_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_30.html#inst_tag_76999"  onclick="showContent('inst_tag_76999')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_30.html#inst_tag_76999_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_30.html#inst_tag_76999_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_30.html#inst_tag_76999_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_30.html#inst_tag_77000"  onclick="showContent('inst_tag_77000')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_30.html#inst_tag_77000_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_30.html#inst_tag_77000_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_30.html#inst_tag_77000_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_30.html#inst_tag_77001"  onclick="showContent('inst_tag_77001')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_30.html#inst_tag_77001_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_30.html#inst_tag_77001_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_30.html#inst_tag_77001_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_30.html#inst_tag_77002"  onclick="showContent('inst_tag_77002')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_30.html#inst_tag_77002_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_30.html#inst_tag_77002_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_30.html#inst_tag_77002_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_30.html#inst_tag_77003"  onclick="showContent('inst_tag_77003')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_30.html#inst_tag_77003_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_30.html#inst_tag_77003_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_30.html#inst_tag_77003_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_30.html#inst_tag_77004"  onclick="showContent('inst_tag_77004')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_30.html#inst_tag_77004_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_30.html#inst_tag_77004_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_30.html#inst_tag_77004_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_30.html#inst_tag_77005"  onclick="showContent('inst_tag_77005')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_30.html#inst_tag_77005_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_30.html#inst_tag_77005_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_30.html#inst_tag_77005_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_30.html#inst_tag_77006"  onclick="showContent('inst_tag_77006')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_30.html#inst_tag_77006_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_30.html#inst_tag_77006_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_30.html#inst_tag_77006_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_30.html#inst_tag_77007"  onclick="showContent('inst_tag_77007')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_30.html#inst_tag_77007_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_30.html#inst_tag_77007_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_30.html#inst_tag_77007_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_30.html#inst_tag_77008"  onclick="showContent('inst_tag_77008')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_30.html#inst_tag_77008_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_30.html#inst_tag_77008_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_30.html#inst_tag_77008_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_31.html#inst_tag_77009"  onclick="showContent('inst_tag_77009')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_31.html#inst_tag_77009_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_31.html#inst_tag_77009_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_31.html#inst_tag_77009_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_31.html#inst_tag_77010"  onclick="showContent('inst_tag_77010')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_31.html#inst_tag_77010_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_31.html#inst_tag_77010_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_31.html#inst_tag_77010_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_31.html#inst_tag_77011"  onclick="showContent('inst_tag_77011')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_31.html#inst_tag_77011_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_31.html#inst_tag_77011_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_31.html#inst_tag_77011_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_31.html#inst_tag_77012"  onclick="showContent('inst_tag_77012')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_31.html#inst_tag_77012_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_31.html#inst_tag_77012_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_31.html#inst_tag_77012_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_31.html#inst_tag_77013"  onclick="showContent('inst_tag_77013')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_31.html#inst_tag_77013_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_31.html#inst_tag_77013_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_31.html#inst_tag_77013_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_31.html#inst_tag_77014"  onclick="showContent('inst_tag_77014')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_31.html#inst_tag_77014_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_31.html#inst_tag_77014_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_31.html#inst_tag_77014_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_31.html#inst_tag_77015"  onclick="showContent('inst_tag_77015')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_31.html#inst_tag_77015_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_31.html#inst_tag_77015_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_31.html#inst_tag_77015_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_31.html#inst_tag_77016"  onclick="showContent('inst_tag_77016')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_31.html#inst_tag_77016_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_31.html#inst_tag_77016_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_31.html#inst_tag_77016_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_31.html#inst_tag_77017"  onclick="showContent('inst_tag_77017')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_31.html#inst_tag_77017_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_31.html#inst_tag_77017_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_31.html#inst_tag_77017_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_31.html#inst_tag_77018"  onclick="showContent('inst_tag_77018')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_31.html#inst_tag_77018_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_31.html#inst_tag_77018_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_31.html#inst_tag_77018_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_31.html#inst_tag_77019"  onclick="showContent('inst_tag_77019')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_31.html#inst_tag_77019_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_31.html#inst_tag_77019_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_31.html#inst_tag_77019_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_32.html#inst_tag_77020"  onclick="showContent('inst_tag_77020')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_32.html#inst_tag_77020_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_32.html#inst_tag_77020_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_32.html#inst_tag_77020_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_32.html#inst_tag_77021"  onclick="showContent('inst_tag_77021')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_32.html#inst_tag_77021_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_32.html#inst_tag_77021_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_32.html#inst_tag_77021_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_32.html#inst_tag_77022"  onclick="showContent('inst_tag_77022')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_32.html#inst_tag_77022_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_32.html#inst_tag_77022_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_32.html#inst_tag_77022_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_32.html#inst_tag_77023"  onclick="showContent('inst_tag_77023')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_32.html#inst_tag_77023_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_32.html#inst_tag_77023_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_32.html#inst_tag_77023_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_32.html#inst_tag_77024"  onclick="showContent('inst_tag_77024')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_32.html#inst_tag_77024_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_32.html#inst_tag_77024_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_32.html#inst_tag_77024_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_32.html#inst_tag_77025"  onclick="showContent('inst_tag_77025')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_32.html#inst_tag_77025_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_32.html#inst_tag_77025_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_32.html#inst_tag_77025_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_32.html#inst_tag_77026"  onclick="showContent('inst_tag_77026')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_32.html#inst_tag_77026_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_32.html#inst_tag_77026_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_32.html#inst_tag_77026_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_32.html#inst_tag_77027"  onclick="showContent('inst_tag_77027')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_32.html#inst_tag_77027_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_32.html#inst_tag_77027_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_32.html#inst_tag_77027_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_32.html#inst_tag_77028"  onclick="showContent('inst_tag_77028')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_32.html#inst_tag_77028_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_32.html#inst_tag_77028_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_32.html#inst_tag_77028_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_32.html#inst_tag_77029"  onclick="showContent('inst_tag_77029')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_32.html#inst_tag_77029_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_32.html#inst_tag_77029_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_32.html#inst_tag_77029_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_32.html#inst_tag_77030"  onclick="showContent('inst_tag_77030')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_32.html#inst_tag_77030_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_32.html#inst_tag_77030_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_32.html#inst_tag_77030_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_33.html#inst_tag_77031"  onclick="showContent('inst_tag_77031')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_33.html#inst_tag_77031_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_33.html#inst_tag_77031_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_33.html#inst_tag_77031_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_33.html#inst_tag_77032"  onclick="showContent('inst_tag_77032')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_33.html#inst_tag_77032_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_33.html#inst_tag_77032_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_33.html#inst_tag_77032_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_33.html#inst_tag_77033"  onclick="showContent('inst_tag_77033')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_33.html#inst_tag_77033_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_33.html#inst_tag_77033_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_33.html#inst_tag_77033_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_33.html#inst_tag_77034"  onclick="showContent('inst_tag_77034')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_33.html#inst_tag_77034_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_33.html#inst_tag_77034_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_33.html#inst_tag_77034_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_33.html#inst_tag_77035"  onclick="showContent('inst_tag_77035')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_33.html#inst_tag_77035_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_33.html#inst_tag_77035_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_33.html#inst_tag_77035_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_33.html#inst_tag_77036"  onclick="showContent('inst_tag_77036')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_33.html#inst_tag_77036_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_33.html#inst_tag_77036_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_33.html#inst_tag_77036_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_33.html#inst_tag_77037"  onclick="showContent('inst_tag_77037')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_33.html#inst_tag_77037_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_33.html#inst_tag_77037_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_33.html#inst_tag_77037_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_33.html#inst_tag_77038"  onclick="showContent('inst_tag_77038')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_33.html#inst_tag_77038_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_33.html#inst_tag_77038_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_33.html#inst_tag_77038_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_33.html#inst_tag_77039"  onclick="showContent('inst_tag_77039')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_33.html#inst_tag_77039_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_33.html#inst_tag_77039_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_33.html#inst_tag_77039_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_33.html#inst_tag_77040"  onclick="showContent('inst_tag_77040')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_33.html#inst_tag_77040_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_33.html#inst_tag_77040_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_33.html#inst_tag_77040_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_33.html#inst_tag_77041"  onclick="showContent('inst_tag_77041')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_33.html#inst_tag_77041_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_33.html#inst_tag_77041_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_33.html#inst_tag_77041_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_34.html#inst_tag_77042"  onclick="showContent('inst_tag_77042')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_34.html#inst_tag_77042_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_34.html#inst_tag_77042_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_34.html#inst_tag_77042_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_34.html#inst_tag_77043"  onclick="showContent('inst_tag_77043')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_34.html#inst_tag_77043_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_34.html#inst_tag_77043_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_34.html#inst_tag_77043_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_34.html#inst_tag_77044"  onclick="showContent('inst_tag_77044')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_34.html#inst_tag_77044_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_34.html#inst_tag_77044_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_34.html#inst_tag_77044_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_34.html#inst_tag_77045"  onclick="showContent('inst_tag_77045')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_34.html#inst_tag_77045_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_34.html#inst_tag_77045_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_34.html#inst_tag_77045_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_34.html#inst_tag_77046"  onclick="showContent('inst_tag_77046')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_34.html#inst_tag_77046_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_34.html#inst_tag_77046_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_34.html#inst_tag_77046_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_34.html#inst_tag_77047"  onclick="showContent('inst_tag_77047')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_34.html#inst_tag_77047_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_34.html#inst_tag_77047_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_34.html#inst_tag_77047_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_34.html#inst_tag_77048"  onclick="showContent('inst_tag_77048')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_34.html#inst_tag_77048_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_34.html#inst_tag_77048_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_34.html#inst_tag_77048_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_34.html#inst_tag_77049"  onclick="showContent('inst_tag_77049')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_34.html#inst_tag_77049_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_34.html#inst_tag_77049_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_34.html#inst_tag_77049_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_34.html#inst_tag_77050"  onclick="showContent('inst_tag_77050')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_34.html#inst_tag_77050_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_34.html#inst_tag_77050_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_34.html#inst_tag_77050_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_34.html#inst_tag_77051"  onclick="showContent('inst_tag_77051')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_34.html#inst_tag_77051_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_34.html#inst_tag_77051_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_34.html#inst_tag_77051_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_34.html#inst_tag_77052"  onclick="showContent('inst_tag_77052')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_34.html#inst_tag_77052_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_34.html#inst_tag_77052_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_34.html#inst_tag_77052_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_35.html#inst_tag_77053"  onclick="showContent('inst_tag_77053')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_35.html#inst_tag_77053_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_35.html#inst_tag_77053_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_35.html#inst_tag_77053_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_35.html#inst_tag_77054"  onclick="showContent('inst_tag_77054')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_35.html#inst_tag_77054_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_35.html#inst_tag_77054_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_35.html#inst_tag_77054_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_35.html#inst_tag_77055"  onclick="showContent('inst_tag_77055')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_35.html#inst_tag_77055_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_35.html#inst_tag_77055_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_35.html#inst_tag_77055_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_35.html#inst_tag_77056"  onclick="showContent('inst_tag_77056')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_35.html#inst_tag_77056_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_35.html#inst_tag_77056_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_35.html#inst_tag_77056_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_35.html#inst_tag_77057"  onclick="showContent('inst_tag_77057')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_35.html#inst_tag_77057_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_35.html#inst_tag_77057_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_35.html#inst_tag_77057_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_35.html#inst_tag_77058"  onclick="showContent('inst_tag_77058')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_35.html#inst_tag_77058_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_35.html#inst_tag_77058_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_35.html#inst_tag_77058_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_35.html#inst_tag_77059"  onclick="showContent('inst_tag_77059')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_35.html#inst_tag_77059_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_35.html#inst_tag_77059_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_35.html#inst_tag_77059_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_35.html#inst_tag_77060"  onclick="showContent('inst_tag_77060')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_35.html#inst_tag_77060_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_35.html#inst_tag_77060_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_35.html#inst_tag_77060_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_35.html#inst_tag_77061"  onclick="showContent('inst_tag_77061')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_35.html#inst_tag_77061_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_35.html#inst_tag_77061_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_35.html#inst_tag_77061_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_35.html#inst_tag_77062"  onclick="showContent('inst_tag_77062')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_35.html#inst_tag_77062_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_35.html#inst_tag_77062_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_35.html#inst_tag_77062_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_35.html#inst_tag_77063"  onclick="showContent('inst_tag_77063')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_35.html#inst_tag_77063_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_35.html#inst_tag_77063_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_35.html#inst_tag_77063_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_36.html#inst_tag_77064"  onclick="showContent('inst_tag_77064')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_36.html#inst_tag_77064_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_36.html#inst_tag_77064_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_36.html#inst_tag_77064_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_36.html#inst_tag_77065"  onclick="showContent('inst_tag_77065')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_36.html#inst_tag_77065_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_36.html#inst_tag_77065_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_36.html#inst_tag_77065_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_36.html#inst_tag_77066"  onclick="showContent('inst_tag_77066')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_36.html#inst_tag_77066_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_36.html#inst_tag_77066_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_36.html#inst_tag_77066_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_36.html#inst_tag_77067"  onclick="showContent('inst_tag_77067')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_36.html#inst_tag_77067_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_36.html#inst_tag_77067_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_36.html#inst_tag_77067_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_36.html#inst_tag_77068"  onclick="showContent('inst_tag_77068')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_36.html#inst_tag_77068_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_36.html#inst_tag_77068_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_36.html#inst_tag_77068_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_36.html#inst_tag_77069"  onclick="showContent('inst_tag_77069')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_36.html#inst_tag_77069_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_36.html#inst_tag_77069_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_36.html#inst_tag_77069_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_36.html#inst_tag_77070"  onclick="showContent('inst_tag_77070')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_36.html#inst_tag_77070_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_36.html#inst_tag_77070_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_36.html#inst_tag_77070_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_36.html#inst_tag_77071"  onclick="showContent('inst_tag_77071')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_36.html#inst_tag_77071_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_36.html#inst_tag_77071_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_36.html#inst_tag_77071_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_36.html#inst_tag_77072"  onclick="showContent('inst_tag_77072')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_36.html#inst_tag_77072_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_36.html#inst_tag_77072_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_36.html#inst_tag_77072_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_36.html#inst_tag_77073"  onclick="showContent('inst_tag_77073')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_36.html#inst_tag_77073_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_36.html#inst_tag_77073_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_36.html#inst_tag_77073_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_36.html#inst_tag_77074"  onclick="showContent('inst_tag_77074')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_36.html#inst_tag_77074_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_36.html#inst_tag_77074_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_36.html#inst_tag_77074_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_37.html#inst_tag_77075"  onclick="showContent('inst_tag_77075')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_37.html#inst_tag_77075_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_37.html#inst_tag_77075_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_37.html#inst_tag_77075_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_37.html#inst_tag_77076"  onclick="showContent('inst_tag_77076')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_37.html#inst_tag_77076_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_37.html#inst_tag_77076_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_37.html#inst_tag_77076_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_37.html#inst_tag_77077"  onclick="showContent('inst_tag_77077')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_37.html#inst_tag_77077_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_37.html#inst_tag_77077_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_37.html#inst_tag_77077_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_37.html#inst_tag_77078"  onclick="showContent('inst_tag_77078')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_37.html#inst_tag_77078_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_37.html#inst_tag_77078_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_37.html#inst_tag_77078_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_37.html#inst_tag_77079"  onclick="showContent('inst_tag_77079')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_37.html#inst_tag_77079_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_37.html#inst_tag_77079_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_37.html#inst_tag_77079_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_37.html#inst_tag_77080"  onclick="showContent('inst_tag_77080')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_37.html#inst_tag_77080_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_37.html#inst_tag_77080_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_37.html#inst_tag_77080_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_37.html#inst_tag_77081"  onclick="showContent('inst_tag_77081')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_37.html#inst_tag_77081_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_37.html#inst_tag_77081_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_37.html#inst_tag_77081_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_37.html#inst_tag_77082"  onclick="showContent('inst_tag_77082')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_37.html#inst_tag_77082_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_37.html#inst_tag_77082_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_37.html#inst_tag_77082_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_37.html#inst_tag_77083"  onclick="showContent('inst_tag_77083')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_37.html#inst_tag_77083_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_37.html#inst_tag_77083_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_37.html#inst_tag_77083_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_37.html#inst_tag_77084"  onclick="showContent('inst_tag_77084')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_37.html#inst_tag_77084_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_37.html#inst_tag_77084_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_37.html#inst_tag_77084_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_37.html#inst_tag_77085"  onclick="showContent('inst_tag_77085')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_37.html#inst_tag_77085_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_37.html#inst_tag_77085_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_37.html#inst_tag_77085_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_38.html#inst_tag_77086"  onclick="showContent('inst_tag_77086')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_38.html#inst_tag_77086_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_38.html#inst_tag_77086_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_38.html#inst_tag_77086_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_38.html#inst_tag_77087"  onclick="showContent('inst_tag_77087')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_38.html#inst_tag_77087_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_38.html#inst_tag_77087_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_38.html#inst_tag_77087_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_38.html#inst_tag_77088"  onclick="showContent('inst_tag_77088')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_38.html#inst_tag_77088_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_38.html#inst_tag_77088_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_38.html#inst_tag_77088_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_38.html#inst_tag_77089"  onclick="showContent('inst_tag_77089')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_38.html#inst_tag_77089_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_38.html#inst_tag_77089_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_38.html#inst_tag_77089_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_38.html#inst_tag_77090"  onclick="showContent('inst_tag_77090')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_38.html#inst_tag_77090_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_38.html#inst_tag_77090_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_38.html#inst_tag_77090_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_38.html#inst_tag_77091"  onclick="showContent('inst_tag_77091')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_38.html#inst_tag_77091_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_38.html#inst_tag_77091_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_38.html#inst_tag_77091_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_38.html#inst_tag_77092"  onclick="showContent('inst_tag_77092')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_38.html#inst_tag_77092_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_38.html#inst_tag_77092_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_38.html#inst_tag_77092_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_38.html#inst_tag_77093"  onclick="showContent('inst_tag_77093')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_38.html#inst_tag_77093_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_38.html#inst_tag_77093_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_38.html#inst_tag_77093_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_38.html#inst_tag_77094"  onclick="showContent('inst_tag_77094')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_38.html#inst_tag_77094_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_38.html#inst_tag_77094_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_38.html#inst_tag_77094_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_38.html#inst_tag_77095"  onclick="showContent('inst_tag_77095')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_38.html#inst_tag_77095_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_38.html#inst_tag_77095_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_38.html#inst_tag_77095_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_38.html#inst_tag_77096"  onclick="showContent('inst_tag_77096')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_38.html#inst_tag_77096_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_38.html#inst_tag_77096_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_38.html#inst_tag_77096_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_39.html#inst_tag_77097"  onclick="showContent('inst_tag_77097')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_39.html#inst_tag_77097_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_39.html#inst_tag_77097_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_39.html#inst_tag_77097_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_39.html#inst_tag_77098"  onclick="showContent('inst_tag_77098')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_39.html#inst_tag_77098_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_39.html#inst_tag_77098_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_39.html#inst_tag_77098_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_39.html#inst_tag_77099"  onclick="showContent('inst_tag_77099')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_39.html#inst_tag_77099_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_39.html#inst_tag_77099_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_39.html#inst_tag_77099_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_39.html#inst_tag_77100"  onclick="showContent('inst_tag_77100')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_39.html#inst_tag_77100_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_39.html#inst_tag_77100_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_39.html#inst_tag_77100_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_39.html#inst_tag_77101"  onclick="showContent('inst_tag_77101')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_39.html#inst_tag_77101_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_39.html#inst_tag_77101_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_39.html#inst_tag_77101_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_39.html#inst_tag_77102"  onclick="showContent('inst_tag_77102')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_39.html#inst_tag_77102_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_39.html#inst_tag_77102_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_39.html#inst_tag_77102_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_39.html#inst_tag_77103"  onclick="showContent('inst_tag_77103')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_39.html#inst_tag_77103_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_39.html#inst_tag_77103_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_39.html#inst_tag_77103_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_39.html#inst_tag_77104"  onclick="showContent('inst_tag_77104')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_39.html#inst_tag_77104_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_39.html#inst_tag_77104_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_39.html#inst_tag_77104_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_39.html#inst_tag_77105"  onclick="showContent('inst_tag_77105')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_39.html#inst_tag_77105_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_39.html#inst_tag_77105_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_39.html#inst_tag_77105_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_39.html#inst_tag_77106"  onclick="showContent('inst_tag_77106')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_39.html#inst_tag_77106_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_39.html#inst_tag_77106_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_39.html#inst_tag_77106_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_39.html#inst_tag_77107"  onclick="showContent('inst_tag_77107')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_39.html#inst_tag_77107_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_39.html#inst_tag_77107_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_39.html#inst_tag_77107_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_40.html#inst_tag_77108"  onclick="showContent('inst_tag_77108')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_40.html#inst_tag_77108_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_40.html#inst_tag_77108_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_40.html#inst_tag_77108_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_40.html#inst_tag_77109"  onclick="showContent('inst_tag_77109')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_40.html#inst_tag_77109_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_40.html#inst_tag_77109_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_40.html#inst_tag_77109_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_40.html#inst_tag_77110"  onclick="showContent('inst_tag_77110')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_40.html#inst_tag_77110_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_40.html#inst_tag_77110_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_40.html#inst_tag_77110_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_40.html#inst_tag_77111"  onclick="showContent('inst_tag_77111')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_40.html#inst_tag_77111_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_40.html#inst_tag_77111_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_40.html#inst_tag_77111_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_40.html#inst_tag_77112"  onclick="showContent('inst_tag_77112')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_40.html#inst_tag_77112_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_40.html#inst_tag_77112_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_40.html#inst_tag_77112_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_40.html#inst_tag_77113"  onclick="showContent('inst_tag_77113')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_40.html#inst_tag_77113_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_40.html#inst_tag_77113_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_40.html#inst_tag_77113_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_40.html#inst_tag_77114"  onclick="showContent('inst_tag_77114')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_40.html#inst_tag_77114_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_40.html#inst_tag_77114_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_40.html#inst_tag_77114_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_40.html#inst_tag_77115"  onclick="showContent('inst_tag_77115')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_40.html#inst_tag_77115_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_40.html#inst_tag_77115_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_40.html#inst_tag_77115_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_40.html#inst_tag_77116"  onclick="showContent('inst_tag_77116')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_40.html#inst_tag_77116_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_40.html#inst_tag_77116_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_40.html#inst_tag_77116_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_40.html#inst_tag_77117"  onclick="showContent('inst_tag_77117')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_40.html#inst_tag_77117_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_40.html#inst_tag_77117_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_40.html#inst_tag_77117_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_40.html#inst_tag_77118"  onclick="showContent('inst_tag_77118')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_40.html#inst_tag_77118_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_40.html#inst_tag_77118_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_40.html#inst_tag_77118_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_41.html#inst_tag_77119"  onclick="showContent('inst_tag_77119')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_41.html#inst_tag_77119_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_41.html#inst_tag_77119_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_41.html#inst_tag_77119_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_41.html#inst_tag_77120"  onclick="showContent('inst_tag_77120')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_41.html#inst_tag_77120_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_41.html#inst_tag_77120_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_41.html#inst_tag_77120_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_41.html#inst_tag_77121"  onclick="showContent('inst_tag_77121')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_41.html#inst_tag_77121_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_41.html#inst_tag_77121_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_41.html#inst_tag_77121_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_41.html#inst_tag_77122"  onclick="showContent('inst_tag_77122')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_41.html#inst_tag_77122_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_41.html#inst_tag_77122_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_41.html#inst_tag_77122_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_41.html#inst_tag_77123"  onclick="showContent('inst_tag_77123')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_41.html#inst_tag_77123_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_41.html#inst_tag_77123_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_41.html#inst_tag_77123_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_41.html#inst_tag_77124"  onclick="showContent('inst_tag_77124')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_41.html#inst_tag_77124_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_41.html#inst_tag_77124_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_41.html#inst_tag_77124_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_41.html#inst_tag_77125"  onclick="showContent('inst_tag_77125')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_41.html#inst_tag_77125_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_41.html#inst_tag_77125_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_41.html#inst_tag_77125_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_41.html#inst_tag_77126"  onclick="showContent('inst_tag_77126')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_41.html#inst_tag_77126_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_41.html#inst_tag_77126_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_41.html#inst_tag_77126_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_41.html#inst_tag_77127"  onclick="showContent('inst_tag_77127')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_41.html#inst_tag_77127_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_41.html#inst_tag_77127_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_41.html#inst_tag_77127_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_41.html#inst_tag_77128"  onclick="showContent('inst_tag_77128')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_41.html#inst_tag_77128_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_41.html#inst_tag_77128_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_41.html#inst_tag_77128_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_41.html#inst_tag_77129"  onclick="showContent('inst_tag_77129')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_41.html#inst_tag_77129_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_41.html#inst_tag_77129_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_41.html#inst_tag_77129_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_42.html#inst_tag_77130"  onclick="showContent('inst_tag_77130')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_42.html#inst_tag_77130_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_42.html#inst_tag_77130_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_42.html#inst_tag_77130_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_42.html#inst_tag_77131"  onclick="showContent('inst_tag_77131')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_42.html#inst_tag_77131_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_42.html#inst_tag_77131_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_42.html#inst_tag_77131_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_42.html#inst_tag_77132"  onclick="showContent('inst_tag_77132')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_42.html#inst_tag_77132_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_42.html#inst_tag_77132_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_42.html#inst_tag_77132_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_42.html#inst_tag_77133"  onclick="showContent('inst_tag_77133')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_42.html#inst_tag_77133_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_42.html#inst_tag_77133_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_42.html#inst_tag_77133_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_42.html#inst_tag_77134"  onclick="showContent('inst_tag_77134')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_42.html#inst_tag_77134_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_42.html#inst_tag_77134_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_42.html#inst_tag_77134_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_42.html#inst_tag_77135"  onclick="showContent('inst_tag_77135')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_42.html#inst_tag_77135_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_42.html#inst_tag_77135_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_42.html#inst_tag_77135_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_42.html#inst_tag_77136"  onclick="showContent('inst_tag_77136')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_42.html#inst_tag_77136_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_42.html#inst_tag_77136_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_42.html#inst_tag_77136_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_42.html#inst_tag_77137"  onclick="showContent('inst_tag_77137')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_42.html#inst_tag_77137_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_42.html#inst_tag_77137_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_42.html#inst_tag_77137_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_42.html#inst_tag_77138"  onclick="showContent('inst_tag_77138')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_42.html#inst_tag_77138_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_42.html#inst_tag_77138_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_42.html#inst_tag_77138_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_42.html#inst_tag_77139"  onclick="showContent('inst_tag_77139')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_42.html#inst_tag_77139_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_42.html#inst_tag_77139_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_42.html#inst_tag_77139_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_42.html#inst_tag_77140"  onclick="showContent('inst_tag_77140')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_42.html#inst_tag_77140_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_42.html#inst_tag_77140_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_42.html#inst_tag_77140_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_43.html#inst_tag_77141"  onclick="showContent('inst_tag_77141')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_43.html#inst_tag_77141_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_43.html#inst_tag_77141_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_43.html#inst_tag_77141_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_43.html#inst_tag_77142"  onclick="showContent('inst_tag_77142')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_43.html#inst_tag_77142_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_43.html#inst_tag_77142_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_43.html#inst_tag_77142_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_43.html#inst_tag_77143"  onclick="showContent('inst_tag_77143')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_43.html#inst_tag_77143_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_43.html#inst_tag_77143_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_43.html#inst_tag_77143_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_43.html#inst_tag_77144"  onclick="showContent('inst_tag_77144')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_43.html#inst_tag_77144_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_43.html#inst_tag_77144_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_43.html#inst_tag_77144_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_43.html#inst_tag_77145"  onclick="showContent('inst_tag_77145')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_43.html#inst_tag_77145_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_43.html#inst_tag_77145_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_43.html#inst_tag_77145_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_43.html#inst_tag_77146"  onclick="showContent('inst_tag_77146')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_43.html#inst_tag_77146_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_43.html#inst_tag_77146_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_43.html#inst_tag_77146_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_43.html#inst_tag_77147"  onclick="showContent('inst_tag_77147')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_43.html#inst_tag_77147_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_43.html#inst_tag_77147_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_43.html#inst_tag_77147_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_43.html#inst_tag_77148"  onclick="showContent('inst_tag_77148')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_43.html#inst_tag_77148_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_43.html#inst_tag_77148_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_43.html#inst_tag_77148_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_43.html#inst_tag_77149"  onclick="showContent('inst_tag_77149')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_43.html#inst_tag_77149_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_43.html#inst_tag_77149_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_43.html#inst_tag_77149_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_43.html#inst_tag_77150"  onclick="showContent('inst_tag_77150')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_43.html#inst_tag_77150_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_43.html#inst_tag_77150_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_43.html#inst_tag_77150_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_43.html#inst_tag_77151"  onclick="showContent('inst_tag_77151')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_43.html#inst_tag_77151_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_43.html#inst_tag_77151_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_43.html#inst_tag_77151_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_44.html#inst_tag_77152"  onclick="showContent('inst_tag_77152')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_44.html#inst_tag_77152_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_44.html#inst_tag_77152_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_44.html#inst_tag_77152_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_44.html#inst_tag_77153"  onclick="showContent('inst_tag_77153')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_44.html#inst_tag_77153_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_44.html#inst_tag_77153_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_44.html#inst_tag_77153_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_44.html#inst_tag_77154"  onclick="showContent('inst_tag_77154')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_44.html#inst_tag_77154_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_44.html#inst_tag_77154_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_44.html#inst_tag_77154_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_44.html#inst_tag_77155"  onclick="showContent('inst_tag_77155')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_44.html#inst_tag_77155_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_44.html#inst_tag_77155_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_44.html#inst_tag_77155_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_44.html#inst_tag_77156"  onclick="showContent('inst_tag_77156')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_44.html#inst_tag_77156_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_44.html#inst_tag_77156_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_44.html#inst_tag_77156_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_44.html#inst_tag_77157"  onclick="showContent('inst_tag_77157')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_44.html#inst_tag_77157_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_44.html#inst_tag_77157_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_44.html#inst_tag_77157_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_44.html#inst_tag_77158"  onclick="showContent('inst_tag_77158')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_44.html#inst_tag_77158_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_44.html#inst_tag_77158_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_44.html#inst_tag_77158_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_44.html#inst_tag_77159"  onclick="showContent('inst_tag_77159')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_44.html#inst_tag_77159_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_44.html#inst_tag_77159_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_44.html#inst_tag_77159_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_44.html#inst_tag_77160"  onclick="showContent('inst_tag_77160')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_44.html#inst_tag_77160_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_44.html#inst_tag_77160_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_44.html#inst_tag_77160_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_44.html#inst_tag_77161"  onclick="showContent('inst_tag_77161')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_44.html#inst_tag_77161_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_44.html#inst_tag_77161_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_44.html#inst_tag_77161_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_44.html#inst_tag_77162"  onclick="showContent('inst_tag_77162')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_44.html#inst_tag_77162_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_44.html#inst_tag_77162_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_44.html#inst_tag_77162_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_45.html#inst_tag_77163"  onclick="showContent('inst_tag_77163')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_45.html#inst_tag_77163_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_45.html#inst_tag_77163_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_45.html#inst_tag_77163_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_45.html#inst_tag_77164"  onclick="showContent('inst_tag_77164')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_45.html#inst_tag_77164_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_45.html#inst_tag_77164_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_45.html#inst_tag_77164_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_45.html#inst_tag_77165"  onclick="showContent('inst_tag_77165')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_45.html#inst_tag_77165_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_45.html#inst_tag_77165_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_45.html#inst_tag_77165_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_45.html#inst_tag_77166"  onclick="showContent('inst_tag_77166')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_45.html#inst_tag_77166_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_45.html#inst_tag_77166_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_45.html#inst_tag_77166_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_45.html#inst_tag_77167"  onclick="showContent('inst_tag_77167')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_45.html#inst_tag_77167_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_45.html#inst_tag_77167_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_45.html#inst_tag_77167_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_45.html#inst_tag_77168"  onclick="showContent('inst_tag_77168')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_45.html#inst_tag_77168_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_45.html#inst_tag_77168_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_45.html#inst_tag_77168_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_45.html#inst_tag_77169"  onclick="showContent('inst_tag_77169')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_45.html#inst_tag_77169_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_45.html#inst_tag_77169_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_45.html#inst_tag_77169_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_45.html#inst_tag_77170"  onclick="showContent('inst_tag_77170')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_45.html#inst_tag_77170_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_45.html#inst_tag_77170_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_45.html#inst_tag_77170_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_45.html#inst_tag_77171"  onclick="showContent('inst_tag_77171')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_45.html#inst_tag_77171_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_45.html#inst_tag_77171_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_45.html#inst_tag_77171_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_45.html#inst_tag_77172"  onclick="showContent('inst_tag_77172')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_45.html#inst_tag_77172_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_45.html#inst_tag_77172_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_45.html#inst_tag_77172_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_45.html#inst_tag_77173"  onclick="showContent('inst_tag_77173')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_45.html#inst_tag_77173_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_45.html#inst_tag_77173_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_45.html#inst_tag_77173_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_46.html#inst_tag_77174"  onclick="showContent('inst_tag_77174')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_46.html#inst_tag_77174_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_46.html#inst_tag_77174_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_46.html#inst_tag_77174_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_46.html#inst_tag_77175"  onclick="showContent('inst_tag_77175')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_46.html#inst_tag_77175_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_46.html#inst_tag_77175_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_46.html#inst_tag_77175_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_46.html#inst_tag_77176"  onclick="showContent('inst_tag_77176')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_46.html#inst_tag_77176_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_46.html#inst_tag_77176_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_46.html#inst_tag_77176_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_46.html#inst_tag_77177"  onclick="showContent('inst_tag_77177')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_46.html#inst_tag_77177_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_46.html#inst_tag_77177_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_46.html#inst_tag_77177_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_46.html#inst_tag_77178"  onclick="showContent('inst_tag_77178')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_46.html#inst_tag_77178_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_46.html#inst_tag_77178_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_46.html#inst_tag_77178_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_46.html#inst_tag_77179"  onclick="showContent('inst_tag_77179')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_46.html#inst_tag_77179_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_46.html#inst_tag_77179_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_46.html#inst_tag_77179_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_46.html#inst_tag_77180"  onclick="showContent('inst_tag_77180')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_46.html#inst_tag_77180_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_46.html#inst_tag_77180_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_46.html#inst_tag_77180_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_46.html#inst_tag_77181"  onclick="showContent('inst_tag_77181')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_46.html#inst_tag_77181_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_46.html#inst_tag_77181_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_46.html#inst_tag_77181_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_46.html#inst_tag_77182"  onclick="showContent('inst_tag_77182')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_46.html#inst_tag_77182_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_46.html#inst_tag_77182_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_46.html#inst_tag_77182_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_46.html#inst_tag_77183"  onclick="showContent('inst_tag_77183')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_46.html#inst_tag_77183_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_46.html#inst_tag_77183_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_46.html#inst_tag_77183_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_46.html#inst_tag_77184"  onclick="showContent('inst_tag_77184')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_46.html#inst_tag_77184_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_46.html#inst_tag_77184_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_46.html#inst_tag_77184_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_47.html#inst_tag_77185"  onclick="showContent('inst_tag_77185')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_47.html#inst_tag_77185_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_47.html#inst_tag_77185_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_47.html#inst_tag_77185_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_47.html#inst_tag_77186"  onclick="showContent('inst_tag_77186')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_47.html#inst_tag_77186_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_47.html#inst_tag_77186_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_47.html#inst_tag_77186_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_47.html#inst_tag_77187"  onclick="showContent('inst_tag_77187')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_47.html#inst_tag_77187_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_47.html#inst_tag_77187_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_47.html#inst_tag_77187_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_47.html#inst_tag_77188"  onclick="showContent('inst_tag_77188')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_47.html#inst_tag_77188_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_47.html#inst_tag_77188_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_47.html#inst_tag_77188_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_47.html#inst_tag_77189"  onclick="showContent('inst_tag_77189')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_47.html#inst_tag_77189_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_47.html#inst_tag_77189_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_47.html#inst_tag_77189_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_47.html#inst_tag_77190"  onclick="showContent('inst_tag_77190')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_47.html#inst_tag_77190_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_47.html#inst_tag_77190_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_47.html#inst_tag_77190_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_47.html#inst_tag_77191"  onclick="showContent('inst_tag_77191')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_47.html#inst_tag_77191_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_47.html#inst_tag_77191_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_47.html#inst_tag_77191_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_47.html#inst_tag_77192"  onclick="showContent('inst_tag_77192')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_47.html#inst_tag_77192_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_47.html#inst_tag_77192_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_47.html#inst_tag_77192_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_47.html#inst_tag_77193"  onclick="showContent('inst_tag_77193')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_47.html#inst_tag_77193_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_47.html#inst_tag_77193_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_47.html#inst_tag_77193_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_47.html#inst_tag_77194"  onclick="showContent('inst_tag_77194')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_47.html#inst_tag_77194_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_47.html#inst_tag_77194_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_47.html#inst_tag_77194_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_47.html#inst_tag_77195"  onclick="showContent('inst_tag_77195')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_47.html#inst_tag_77195_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_47.html#inst_tag_77195_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_47.html#inst_tag_77195_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_48.html#inst_tag_77196"  onclick="showContent('inst_tag_77196')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_48.html#inst_tag_77196_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_48.html#inst_tag_77196_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_48.html#inst_tag_77196_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_48.html#inst_tag_77197"  onclick="showContent('inst_tag_77197')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_48.html#inst_tag_77197_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_48.html#inst_tag_77197_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_48.html#inst_tag_77197_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_48.html#inst_tag_77198"  onclick="showContent('inst_tag_77198')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_48.html#inst_tag_77198_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_48.html#inst_tag_77198_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_48.html#inst_tag_77198_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_48.html#inst_tag_77199"  onclick="showContent('inst_tag_77199')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_48.html#inst_tag_77199_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_48.html#inst_tag_77199_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_48.html#inst_tag_77199_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_48.html#inst_tag_77200"  onclick="showContent('inst_tag_77200')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_48.html#inst_tag_77200_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_48.html#inst_tag_77200_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_48.html#inst_tag_77200_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_48.html#inst_tag_77201"  onclick="showContent('inst_tag_77201')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_48.html#inst_tag_77201_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_48.html#inst_tag_77201_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_48.html#inst_tag_77201_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_48.html#inst_tag_77202"  onclick="showContent('inst_tag_77202')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_48.html#inst_tag_77202_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_48.html#inst_tag_77202_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_48.html#inst_tag_77202_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_48.html#inst_tag_77203"  onclick="showContent('inst_tag_77203')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_48.html#inst_tag_77203_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_48.html#inst_tag_77203_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_48.html#inst_tag_77203_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_48.html#inst_tag_77204"  onclick="showContent('inst_tag_77204')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_48.html#inst_tag_77204_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_48.html#inst_tag_77204_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_48.html#inst_tag_77204_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_48.html#inst_tag_77205"  onclick="showContent('inst_tag_77205')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_48.html#inst_tag_77205_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_48.html#inst_tag_77205_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_48.html#inst_tag_77205_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_48.html#inst_tag_77206"  onclick="showContent('inst_tag_77206')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_48.html#inst_tag_77206_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_48.html#inst_tag_77206_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_48.html#inst_tag_77206_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_49.html#inst_tag_77207"  onclick="showContent('inst_tag_77207')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_49.html#inst_tag_77207_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_49.html#inst_tag_77207_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_49.html#inst_tag_77207_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_49.html#inst_tag_77208"  onclick="showContent('inst_tag_77208')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_49.html#inst_tag_77208_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_49.html#inst_tag_77208_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_49.html#inst_tag_77208_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_49.html#inst_tag_77209"  onclick="showContent('inst_tag_77209')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_49.html#inst_tag_77209_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_49.html#inst_tag_77209_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_49.html#inst_tag_77209_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_49.html#inst_tag_77210"  onclick="showContent('inst_tag_77210')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_49.html#inst_tag_77210_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_49.html#inst_tag_77210_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_49.html#inst_tag_77210_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_49.html#inst_tag_77211"  onclick="showContent('inst_tag_77211')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_49.html#inst_tag_77211_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_49.html#inst_tag_77211_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_49.html#inst_tag_77211_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_49.html#inst_tag_77212"  onclick="showContent('inst_tag_77212')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_49.html#inst_tag_77212_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_49.html#inst_tag_77212_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_49.html#inst_tag_77212_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_49.html#inst_tag_77213"  onclick="showContent('inst_tag_77213')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_49.html#inst_tag_77213_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_49.html#inst_tag_77213_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_49.html#inst_tag_77213_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_49.html#inst_tag_77214"  onclick="showContent('inst_tag_77214')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_49.html#inst_tag_77214_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_49.html#inst_tag_77214_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_49.html#inst_tag_77214_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_49.html#inst_tag_77215"  onclick="showContent('inst_tag_77215')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_49.html#inst_tag_77215_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_49.html#inst_tag_77215_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_49.html#inst_tag_77215_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_49.html#inst_tag_77216"  onclick="showContent('inst_tag_77216')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_49.html#inst_tag_77216_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_49.html#inst_tag_77216_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_49.html#inst_tag_77216_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_49.html#inst_tag_77217"  onclick="showContent('inst_tag_77217')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_49.html#inst_tag_77217_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_49.html#inst_tag_77217_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_49.html#inst_tag_77217_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_50.html#inst_tag_77218"  onclick="showContent('inst_tag_77218')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_50.html#inst_tag_77218_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_50.html#inst_tag_77218_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_50.html#inst_tag_77218_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_50.html#inst_tag_77219"  onclick="showContent('inst_tag_77219')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_50.html#inst_tag_77219_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_50.html#inst_tag_77219_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_50.html#inst_tag_77219_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_50.html#inst_tag_77220"  onclick="showContent('inst_tag_77220')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_50.html#inst_tag_77220_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_50.html#inst_tag_77220_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_50.html#inst_tag_77220_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_50.html#inst_tag_77221"  onclick="showContent('inst_tag_77221')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_50.html#inst_tag_77221_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_50.html#inst_tag_77221_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_50.html#inst_tag_77221_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_50.html#inst_tag_77222"  onclick="showContent('inst_tag_77222')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_50.html#inst_tag_77222_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_50.html#inst_tag_77222_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_50.html#inst_tag_77222_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_50.html#inst_tag_77223"  onclick="showContent('inst_tag_77223')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_50.html#inst_tag_77223_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_50.html#inst_tag_77223_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_50.html#inst_tag_77223_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_50.html#inst_tag_77224"  onclick="showContent('inst_tag_77224')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_50.html#inst_tag_77224_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_50.html#inst_tag_77224_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_50.html#inst_tag_77224_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_50.html#inst_tag_77225"  onclick="showContent('inst_tag_77225')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_50.html#inst_tag_77225_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_50.html#inst_tag_77225_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_50.html#inst_tag_77225_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_50.html#inst_tag_77226"  onclick="showContent('inst_tag_77226')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_50.html#inst_tag_77226_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_50.html#inst_tag_77226_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_50.html#inst_tag_77226_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_50.html#inst_tag_77227"  onclick="showContent('inst_tag_77227')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_50.html#inst_tag_77227_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_50.html#inst_tag_77227_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_50.html#inst_tag_77227_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_50.html#inst_tag_77228"  onclick="showContent('inst_tag_77228')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_50.html#inst_tag_77228_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_50.html#inst_tag_77228_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_50.html#inst_tag_77228_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_51.html#inst_tag_77229"  onclick="showContent('inst_tag_77229')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_51.html#inst_tag_77229_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_51.html#inst_tag_77229_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_51.html#inst_tag_77229_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_51.html#inst_tag_77230"  onclick="showContent('inst_tag_77230')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_51.html#inst_tag_77230_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_51.html#inst_tag_77230_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_51.html#inst_tag_77230_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_51.html#inst_tag_77231"  onclick="showContent('inst_tag_77231')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_51.html#inst_tag_77231_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_51.html#inst_tag_77231_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_51.html#inst_tag_77231_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_51.html#inst_tag_77232"  onclick="showContent('inst_tag_77232')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_51.html#inst_tag_77232_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_51.html#inst_tag_77232_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_51.html#inst_tag_77232_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_51.html#inst_tag_77233"  onclick="showContent('inst_tag_77233')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_51.html#inst_tag_77233_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_51.html#inst_tag_77233_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_51.html#inst_tag_77233_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_51.html#inst_tag_77234"  onclick="showContent('inst_tag_77234')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_51.html#inst_tag_77234_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_51.html#inst_tag_77234_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_51.html#inst_tag_77234_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_51.html#inst_tag_77235"  onclick="showContent('inst_tag_77235')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_51.html#inst_tag_77235_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_51.html#inst_tag_77235_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_51.html#inst_tag_77235_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_51.html#inst_tag_77236"  onclick="showContent('inst_tag_77236')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_51.html#inst_tag_77236_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_51.html#inst_tag_77236_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_51.html#inst_tag_77236_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_51.html#inst_tag_77237"  onclick="showContent('inst_tag_77237')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_51.html#inst_tag_77237_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_51.html#inst_tag_77237_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_51.html#inst_tag_77237_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_51.html#inst_tag_77238"  onclick="showContent('inst_tag_77238')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_51.html#inst_tag_77238_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_51.html#inst_tag_77238_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_51.html#inst_tag_77238_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_51.html#inst_tag_77239"  onclick="showContent('inst_tag_77239')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_51.html#inst_tag_77239_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_51.html#inst_tag_77239_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_51.html#inst_tag_77239_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_52.html#inst_tag_77240"  onclick="showContent('inst_tag_77240')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_52.html#inst_tag_77240_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_52.html#inst_tag_77240_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_52.html#inst_tag_77240_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_52.html#inst_tag_77241"  onclick="showContent('inst_tag_77241')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_52.html#inst_tag_77241_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_52.html#inst_tag_77241_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_52.html#inst_tag_77241_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_52.html#inst_tag_77242"  onclick="showContent('inst_tag_77242')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_52.html#inst_tag_77242_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_52.html#inst_tag_77242_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_52.html#inst_tag_77242_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_52.html#inst_tag_77243"  onclick="showContent('inst_tag_77243')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_52.html#inst_tag_77243_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_52.html#inst_tag_77243_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_52.html#inst_tag_77243_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_52.html#inst_tag_77244"  onclick="showContent('inst_tag_77244')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_52.html#inst_tag_77244_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_52.html#inst_tag_77244_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_52.html#inst_tag_77244_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_52.html#inst_tag_77245"  onclick="showContent('inst_tag_77245')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_52.html#inst_tag_77245_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_52.html#inst_tag_77245_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_52.html#inst_tag_77245_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_52.html#inst_tag_77246"  onclick="showContent('inst_tag_77246')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_52.html#inst_tag_77246_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_52.html#inst_tag_77246_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_52.html#inst_tag_77246_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_52.html#inst_tag_77247"  onclick="showContent('inst_tag_77247')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_52.html#inst_tag_77247_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_52.html#inst_tag_77247_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_52.html#inst_tag_77247_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_52.html#inst_tag_77248"  onclick="showContent('inst_tag_77248')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_52.html#inst_tag_77248_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_52.html#inst_tag_77248_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_52.html#inst_tag_77248_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_52.html#inst_tag_77249"  onclick="showContent('inst_tag_77249')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_52.html#inst_tag_77249_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_52.html#inst_tag_77249_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_52.html#inst_tag_77249_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_52.html#inst_tag_77250"  onclick="showContent('inst_tag_77250')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_52.html#inst_tag_77250_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_52.html#inst_tag_77250_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_52.html#inst_tag_77250_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_53.html#inst_tag_77251"  onclick="showContent('inst_tag_77251')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_53.html#inst_tag_77251_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_53.html#inst_tag_77251_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_53.html#inst_tag_77251_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_53.html#inst_tag_77252"  onclick="showContent('inst_tag_77252')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_53.html#inst_tag_77252_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_53.html#inst_tag_77252_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_53.html#inst_tag_77252_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_53.html#inst_tag_77253"  onclick="showContent('inst_tag_77253')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_53.html#inst_tag_77253_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_53.html#inst_tag_77253_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_53.html#inst_tag_77253_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_53.html#inst_tag_77254"  onclick="showContent('inst_tag_77254')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_53.html#inst_tag_77254_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_53.html#inst_tag_77254_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_53.html#inst_tag_77254_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_53.html#inst_tag_77255"  onclick="showContent('inst_tag_77255')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_53.html#inst_tag_77255_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_53.html#inst_tag_77255_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_53.html#inst_tag_77255_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_53.html#inst_tag_77256"  onclick="showContent('inst_tag_77256')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_53.html#inst_tag_77256_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_53.html#inst_tag_77256_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_53.html#inst_tag_77256_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_53.html#inst_tag_77257"  onclick="showContent('inst_tag_77257')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_53.html#inst_tag_77257_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_53.html#inst_tag_77257_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_53.html#inst_tag_77257_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_53.html#inst_tag_77258"  onclick="showContent('inst_tag_77258')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_53.html#inst_tag_77258_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_53.html#inst_tag_77258_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_53.html#inst_tag_77258_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_53.html#inst_tag_77259"  onclick="showContent('inst_tag_77259')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_53.html#inst_tag_77259_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_53.html#inst_tag_77259_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_53.html#inst_tag_77259_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_53.html#inst_tag_77260"  onclick="showContent('inst_tag_77260')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_53.html#inst_tag_77260_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_53.html#inst_tag_77260_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_53.html#inst_tag_77260_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_53.html#inst_tag_77261"  onclick="showContent('inst_tag_77261')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_53.html#inst_tag_77261_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_53.html#inst_tag_77261_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_53.html#inst_tag_77261_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_54.html#inst_tag_77262"  onclick="showContent('inst_tag_77262')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_54.html#inst_tag_77262_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_54.html#inst_tag_77262_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_54.html#inst_tag_77262_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_54.html#inst_tag_77263"  onclick="showContent('inst_tag_77263')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_54.html#inst_tag_77263_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_54.html#inst_tag_77263_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_54.html#inst_tag_77263_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_54.html#inst_tag_77264"  onclick="showContent('inst_tag_77264')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_54.html#inst_tag_77264_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_54.html#inst_tag_77264_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_54.html#inst_tag_77264_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_54.html#inst_tag_77265"  onclick="showContent('inst_tag_77265')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_54.html#inst_tag_77265_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_54.html#inst_tag_77265_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_54.html#inst_tag_77265_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_54.html#inst_tag_77266"  onclick="showContent('inst_tag_77266')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_54.html#inst_tag_77266_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_54.html#inst_tag_77266_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_54.html#inst_tag_77266_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_54.html#inst_tag_77267"  onclick="showContent('inst_tag_77267')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_54.html#inst_tag_77267_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_54.html#inst_tag_77267_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_54.html#inst_tag_77267_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_54.html#inst_tag_77268"  onclick="showContent('inst_tag_77268')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_54.html#inst_tag_77268_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_54.html#inst_tag_77268_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_54.html#inst_tag_77268_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_54.html#inst_tag_77269"  onclick="showContent('inst_tag_77269')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_54.html#inst_tag_77269_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_54.html#inst_tag_77269_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_54.html#inst_tag_77269_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_54.html#inst_tag_77270"  onclick="showContent('inst_tag_77270')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_54.html#inst_tag_77270_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_54.html#inst_tag_77270_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_54.html#inst_tag_77270_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_54.html#inst_tag_77271"  onclick="showContent('inst_tag_77271')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_54.html#inst_tag_77271_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_54.html#inst_tag_77271_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_54.html#inst_tag_77271_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_54.html#inst_tag_77272"  onclick="showContent('inst_tag_77272')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_54.html#inst_tag_77272_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_54.html#inst_tag_77272_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_54.html#inst_tag_77272_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_55.html#inst_tag_77273"  onclick="showContent('inst_tag_77273')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_55.html#inst_tag_77273_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_55.html#inst_tag_77273_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_55.html#inst_tag_77273_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_55.html#inst_tag_77274"  onclick="showContent('inst_tag_77274')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_55.html#inst_tag_77274_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_55.html#inst_tag_77274_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_55.html#inst_tag_77274_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_55.html#inst_tag_77275"  onclick="showContent('inst_tag_77275')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_55.html#inst_tag_77275_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_55.html#inst_tag_77275_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_55.html#inst_tag_77275_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_55.html#inst_tag_77276"  onclick="showContent('inst_tag_77276')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_55.html#inst_tag_77276_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_55.html#inst_tag_77276_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_55.html#inst_tag_77276_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_55.html#inst_tag_77277"  onclick="showContent('inst_tag_77277')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_55.html#inst_tag_77277_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_55.html#inst_tag_77277_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_55.html#inst_tag_77277_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_55.html#inst_tag_77278"  onclick="showContent('inst_tag_77278')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_55.html#inst_tag_77278_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_55.html#inst_tag_77278_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_55.html#inst_tag_77278_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_55.html#inst_tag_77279"  onclick="showContent('inst_tag_77279')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_55.html#inst_tag_77279_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_55.html#inst_tag_77279_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_55.html#inst_tag_77279_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_55.html#inst_tag_77280"  onclick="showContent('inst_tag_77280')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_55.html#inst_tag_77280_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_55.html#inst_tag_77280_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_55.html#inst_tag_77280_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_55.html#inst_tag_77281"  onclick="showContent('inst_tag_77281')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_55.html#inst_tag_77281_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_55.html#inst_tag_77281_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_55.html#inst_tag_77281_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_55.html#inst_tag_77282"  onclick="showContent('inst_tag_77282')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_55.html#inst_tag_77282_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_55.html#inst_tag_77282_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_55.html#inst_tag_77282_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_55.html#inst_tag_77283"  onclick="showContent('inst_tag_77283')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_55.html#inst_tag_77283_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_55.html#inst_tag_77283_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_55.html#inst_tag_77283_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_56.html#inst_tag_77284"  onclick="showContent('inst_tag_77284')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_56.html#inst_tag_77284_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_56.html#inst_tag_77284_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_56.html#inst_tag_77284_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_56.html#inst_tag_77285"  onclick="showContent('inst_tag_77285')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_56.html#inst_tag_77285_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_56.html#inst_tag_77285_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_56.html#inst_tag_77285_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_56.html#inst_tag_77286"  onclick="showContent('inst_tag_77286')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_56.html#inst_tag_77286_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_56.html#inst_tag_77286_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_56.html#inst_tag_77286_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_56.html#inst_tag_77287"  onclick="showContent('inst_tag_77287')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_56.html#inst_tag_77287_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_56.html#inst_tag_77287_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_56.html#inst_tag_77287_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_56.html#inst_tag_77288"  onclick="showContent('inst_tag_77288')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_56.html#inst_tag_77288_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_56.html#inst_tag_77288_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_56.html#inst_tag_77288_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_56.html#inst_tag_77289"  onclick="showContent('inst_tag_77289')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_56.html#inst_tag_77289_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_56.html#inst_tag_77289_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_56.html#inst_tag_77289_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_56.html#inst_tag_77290"  onclick="showContent('inst_tag_77290')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_56.html#inst_tag_77290_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_56.html#inst_tag_77290_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_56.html#inst_tag_77290_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_56.html#inst_tag_77291"  onclick="showContent('inst_tag_77291')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_56.html#inst_tag_77291_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_56.html#inst_tag_77291_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_56.html#inst_tag_77291_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_56.html#inst_tag_77292"  onclick="showContent('inst_tag_77292')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_56.html#inst_tag_77292_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_56.html#inst_tag_77292_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_56.html#inst_tag_77292_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_56.html#inst_tag_77293"  onclick="showContent('inst_tag_77293')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_56.html#inst_tag_77293_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_56.html#inst_tag_77293_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_56.html#inst_tag_77293_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_56.html#inst_tag_77294"  onclick="showContent('inst_tag_77294')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_56.html#inst_tag_77294_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_56.html#inst_tag_77294_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_56.html#inst_tag_77294_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_57.html#inst_tag_77295"  onclick="showContent('inst_tag_77295')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_57.html#inst_tag_77295_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_57.html#inst_tag_77295_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_57.html#inst_tag_77295_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_57.html#inst_tag_77296"  onclick="showContent('inst_tag_77296')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_57.html#inst_tag_77296_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_57.html#inst_tag_77296_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_57.html#inst_tag_77296_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_57.html#inst_tag_77297"  onclick="showContent('inst_tag_77297')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_57.html#inst_tag_77297_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_57.html#inst_tag_77297_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_57.html#inst_tag_77297_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_57.html#inst_tag_77298"  onclick="showContent('inst_tag_77298')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_57.html#inst_tag_77298_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_57.html#inst_tag_77298_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_57.html#inst_tag_77298_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_57.html#inst_tag_77299"  onclick="showContent('inst_tag_77299')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_57.html#inst_tag_77299_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_57.html#inst_tag_77299_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_57.html#inst_tag_77299_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_57.html#inst_tag_77300"  onclick="showContent('inst_tag_77300')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_57.html#inst_tag_77300_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_57.html#inst_tag_77300_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_57.html#inst_tag_77300_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_57.html#inst_tag_77301"  onclick="showContent('inst_tag_77301')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_57.html#inst_tag_77301_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_57.html#inst_tag_77301_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_57.html#inst_tag_77301_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_57.html#inst_tag_77302"  onclick="showContent('inst_tag_77302')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_57.html#inst_tag_77302_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_57.html#inst_tag_77302_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_57.html#inst_tag_77302_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_57.html#inst_tag_77303"  onclick="showContent('inst_tag_77303')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_57.html#inst_tag_77303_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_57.html#inst_tag_77303_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_57.html#inst_tag_77303_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_57.html#inst_tag_77304"  onclick="showContent('inst_tag_77304')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_57.html#inst_tag_77304_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_57.html#inst_tag_77304_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_57.html#inst_tag_77304_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_57.html#inst_tag_77305"  onclick="showContent('inst_tag_77305')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_57.html#inst_tag_77305_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_57.html#inst_tag_77305_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_57.html#inst_tag_77305_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_58.html#inst_tag_77306"  onclick="showContent('inst_tag_77306')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_58.html#inst_tag_77306_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_58.html#inst_tag_77306_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_58.html#inst_tag_77306_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_58.html#inst_tag_77307"  onclick="showContent('inst_tag_77307')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_58.html#inst_tag_77307_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_58.html#inst_tag_77307_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_58.html#inst_tag_77307_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_58.html#inst_tag_77308"  onclick="showContent('inst_tag_77308')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_58.html#inst_tag_77308_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_58.html#inst_tag_77308_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_58.html#inst_tag_77308_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_58.html#inst_tag_77309"  onclick="showContent('inst_tag_77309')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_58.html#inst_tag_77309_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_58.html#inst_tag_77309_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_58.html#inst_tag_77309_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_58.html#inst_tag_77310"  onclick="showContent('inst_tag_77310')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_58.html#inst_tag_77310_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_58.html#inst_tag_77310_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_58.html#inst_tag_77310_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_58.html#inst_tag_77311"  onclick="showContent('inst_tag_77311')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_58.html#inst_tag_77311_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_58.html#inst_tag_77311_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_58.html#inst_tag_77311_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_58.html#inst_tag_77312"  onclick="showContent('inst_tag_77312')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_58.html#inst_tag_77312_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_58.html#inst_tag_77312_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_58.html#inst_tag_77312_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_58.html#inst_tag_77313"  onclick="showContent('inst_tag_77313')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_58.html#inst_tag_77313_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_58.html#inst_tag_77313_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_58.html#inst_tag_77313_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_58.html#inst_tag_77314"  onclick="showContent('inst_tag_77314')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_58.html#inst_tag_77314_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_58.html#inst_tag_77314_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_58.html#inst_tag_77314_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_58.html#inst_tag_77315"  onclick="showContent('inst_tag_77315')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_58.html#inst_tag_77315_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_58.html#inst_tag_77315_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_58.html#inst_tag_77315_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_58.html#inst_tag_77316"  onclick="showContent('inst_tag_77316')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_58.html#inst_tag_77316_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_58.html#inst_tag_77316_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_58.html#inst_tag_77316_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_59.html#inst_tag_77317"  onclick="showContent('inst_tag_77317')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_59.html#inst_tag_77317_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_59.html#inst_tag_77317_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_59.html#inst_tag_77317_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_59.html#inst_tag_77318"  onclick="showContent('inst_tag_77318')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_59.html#inst_tag_77318_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_59.html#inst_tag_77318_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_59.html#inst_tag_77318_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_59.html#inst_tag_77319"  onclick="showContent('inst_tag_77319')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_59.html#inst_tag_77319_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_59.html#inst_tag_77319_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_59.html#inst_tag_77319_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_59.html#inst_tag_77320"  onclick="showContent('inst_tag_77320')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_59.html#inst_tag_77320_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_59.html#inst_tag_77320_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_59.html#inst_tag_77320_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_59.html#inst_tag_77321"  onclick="showContent('inst_tag_77321')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_59.html#inst_tag_77321_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_59.html#inst_tag_77321_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_59.html#inst_tag_77321_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_59.html#inst_tag_77322"  onclick="showContent('inst_tag_77322')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_59.html#inst_tag_77322_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_59.html#inst_tag_77322_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_59.html#inst_tag_77322_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_59.html#inst_tag_77323"  onclick="showContent('inst_tag_77323')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_59.html#inst_tag_77323_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_59.html#inst_tag_77323_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_59.html#inst_tag_77323_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_59.html#inst_tag_77324"  onclick="showContent('inst_tag_77324')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_59.html#inst_tag_77324_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_59.html#inst_tag_77324_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_59.html#inst_tag_77324_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_59.html#inst_tag_77325"  onclick="showContent('inst_tag_77325')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_59.html#inst_tag_77325_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_59.html#inst_tag_77325_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_59.html#inst_tag_77325_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_59.html#inst_tag_77326"  onclick="showContent('inst_tag_77326')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_59.html#inst_tag_77326_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_59.html#inst_tag_77326_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_59.html#inst_tag_77326_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_59.html#inst_tag_77327"  onclick="showContent('inst_tag_77327')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_59.html#inst_tag_77327_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_59.html#inst_tag_77327_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_59.html#inst_tag_77327_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_60.html#inst_tag_77328"  onclick="showContent('inst_tag_77328')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_60.html#inst_tag_77328_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_60.html#inst_tag_77328_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_60.html#inst_tag_77328_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_60.html#inst_tag_77329"  onclick="showContent('inst_tag_77329')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_60.html#inst_tag_77329_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_60.html#inst_tag_77329_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_60.html#inst_tag_77329_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_60.html#inst_tag_77330"  onclick="showContent('inst_tag_77330')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_60.html#inst_tag_77330_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_60.html#inst_tag_77330_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_60.html#inst_tag_77330_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_60.html#inst_tag_77331"  onclick="showContent('inst_tag_77331')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_60.html#inst_tag_77331_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_60.html#inst_tag_77331_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_60.html#inst_tag_77331_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_60.html#inst_tag_77332"  onclick="showContent('inst_tag_77332')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_60.html#inst_tag_77332_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_60.html#inst_tag_77332_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_60.html#inst_tag_77332_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_60.html#inst_tag_77333"  onclick="showContent('inst_tag_77333')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_60.html#inst_tag_77333_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_60.html#inst_tag_77333_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_60.html#inst_tag_77333_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_60.html#inst_tag_77334"  onclick="showContent('inst_tag_77334')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_60.html#inst_tag_77334_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_60.html#inst_tag_77334_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_60.html#inst_tag_77334_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_60.html#inst_tag_77335"  onclick="showContent('inst_tag_77335')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_60.html#inst_tag_77335_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_60.html#inst_tag_77335_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_60.html#inst_tag_77335_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_60.html#inst_tag_77336"  onclick="showContent('inst_tag_77336')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_60.html#inst_tag_77336_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_60.html#inst_tag_77336_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_60.html#inst_tag_77336_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_60.html#inst_tag_77337"  onclick="showContent('inst_tag_77337')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_60.html#inst_tag_77337_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_60.html#inst_tag_77337_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_60.html#inst_tag_77337_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_60.html#inst_tag_77338"  onclick="showContent('inst_tag_77338')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_60.html#inst_tag_77338_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_60.html#inst_tag_77338_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_60.html#inst_tag_77338_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_61.html#inst_tag_77339"  onclick="showContent('inst_tag_77339')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_61.html#inst_tag_77339_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_61.html#inst_tag_77339_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_61.html#inst_tag_77339_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_61.html#inst_tag_77340"  onclick="showContent('inst_tag_77340')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_61.html#inst_tag_77340_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_61.html#inst_tag_77340_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_61.html#inst_tag_77340_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_61.html#inst_tag_77341"  onclick="showContent('inst_tag_77341')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_61.html#inst_tag_77341_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_61.html#inst_tag_77341_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_61.html#inst_tag_77341_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_61.html#inst_tag_77342"  onclick="showContent('inst_tag_77342')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_61.html#inst_tag_77342_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_61.html#inst_tag_77342_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_61.html#inst_tag_77342_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_61.html#inst_tag_77343"  onclick="showContent('inst_tag_77343')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_61.html#inst_tag_77343_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_61.html#inst_tag_77343_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_61.html#inst_tag_77343_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_61.html#inst_tag_77344"  onclick="showContent('inst_tag_77344')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_61.html#inst_tag_77344_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_61.html#inst_tag_77344_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_61.html#inst_tag_77344_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_61.html#inst_tag_77345"  onclick="showContent('inst_tag_77345')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_61.html#inst_tag_77345_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_61.html#inst_tag_77345_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_61.html#inst_tag_77345_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_61.html#inst_tag_77346"  onclick="showContent('inst_tag_77346')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_61.html#inst_tag_77346_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_61.html#inst_tag_77346_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_61.html#inst_tag_77346_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_61.html#inst_tag_77347"  onclick="showContent('inst_tag_77347')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_61.html#inst_tag_77347_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_61.html#inst_tag_77347_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_61.html#inst_tag_77347_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_61.html#inst_tag_77348"  onclick="showContent('inst_tag_77348')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_61.html#inst_tag_77348_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_61.html#inst_tag_77348_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_61.html#inst_tag_77348_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_61.html#inst_tag_77349"  onclick="showContent('inst_tag_77349')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_61.html#inst_tag_77349_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_61.html#inst_tag_77349_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_61.html#inst_tag_77349_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_62.html#inst_tag_77350"  onclick="showContent('inst_tag_77350')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_62.html#inst_tag_77350_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_62.html#inst_tag_77350_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_62.html#inst_tag_77350_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_62.html#inst_tag_77351"  onclick="showContent('inst_tag_77351')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_62.html#inst_tag_77351_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_62.html#inst_tag_77351_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_62.html#inst_tag_77351_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_62.html#inst_tag_77352"  onclick="showContent('inst_tag_77352')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_62.html#inst_tag_77352_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_62.html#inst_tag_77352_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_62.html#inst_tag_77352_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_62.html#inst_tag_77353"  onclick="showContent('inst_tag_77353')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_62.html#inst_tag_77353_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_62.html#inst_tag_77353_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_62.html#inst_tag_77353_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_62.html#inst_tag_77354"  onclick="showContent('inst_tag_77354')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_62.html#inst_tag_77354_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_62.html#inst_tag_77354_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_62.html#inst_tag_77354_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_62.html#inst_tag_77355"  onclick="showContent('inst_tag_77355')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_62.html#inst_tag_77355_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_62.html#inst_tag_77355_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_62.html#inst_tag_77355_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_62.html#inst_tag_77356"  onclick="showContent('inst_tag_77356')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_62.html#inst_tag_77356_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_62.html#inst_tag_77356_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_62.html#inst_tag_77356_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_62.html#inst_tag_77357"  onclick="showContent('inst_tag_77357')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_62.html#inst_tag_77357_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_62.html#inst_tag_77357_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_62.html#inst_tag_77357_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_62.html#inst_tag_77358"  onclick="showContent('inst_tag_77358')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_62.html#inst_tag_77358_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_62.html#inst_tag_77358_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_62.html#inst_tag_77358_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_62.html#inst_tag_77359"  onclick="showContent('inst_tag_77359')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_62.html#inst_tag_77359_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_62.html#inst_tag_77359_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_62.html#inst_tag_77359_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_62.html#inst_tag_77360"  onclick="showContent('inst_tag_77360')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_62.html#inst_tag_77360_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_62.html#inst_tag_77360_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_62.html#inst_tag_77360_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_63.html#inst_tag_77361"  onclick="showContent('inst_tag_77361')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_63.html#inst_tag_77361_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_63.html#inst_tag_77361_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_63.html#inst_tag_77361_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_63.html#inst_tag_77362"  onclick="showContent('inst_tag_77362')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_63.html#inst_tag_77362_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_63.html#inst_tag_77362_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_63.html#inst_tag_77362_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_63.html#inst_tag_77363"  onclick="showContent('inst_tag_77363')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_63.html#inst_tag_77363_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_63.html#inst_tag_77363_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_63.html#inst_tag_77363_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_63.html#inst_tag_77364"  onclick="showContent('inst_tag_77364')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_63.html#inst_tag_77364_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_63.html#inst_tag_77364_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_63.html#inst_tag_77364_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_63.html#inst_tag_77365"  onclick="showContent('inst_tag_77365')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_63.html#inst_tag_77365_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_63.html#inst_tag_77365_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_63.html#inst_tag_77365_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_63.html#inst_tag_77366"  onclick="showContent('inst_tag_77366')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_63.html#inst_tag_77366_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_63.html#inst_tag_77366_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_63.html#inst_tag_77366_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_63.html#inst_tag_77367"  onclick="showContent('inst_tag_77367')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_63.html#inst_tag_77367_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_63.html#inst_tag_77367_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_63.html#inst_tag_77367_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_63.html#inst_tag_77368"  onclick="showContent('inst_tag_77368')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_63.html#inst_tag_77368_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_63.html#inst_tag_77368_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_63.html#inst_tag_77368_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_63.html#inst_tag_77369"  onclick="showContent('inst_tag_77369')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_63.html#inst_tag_77369_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_63.html#inst_tag_77369_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_63.html#inst_tag_77369_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_63.html#inst_tag_77370"  onclick="showContent('inst_tag_77370')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_63.html#inst_tag_77370_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_63.html#inst_tag_77370_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_63.html#inst_tag_77370_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_63.html#inst_tag_77371"  onclick="showContent('inst_tag_77371')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_63.html#inst_tag_77371_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_63.html#inst_tag_77371_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_63.html#inst_tag_77371_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_64.html#inst_tag_77372"  onclick="showContent('inst_tag_77372')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_64.html#inst_tag_77372_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_64.html#inst_tag_77372_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_64.html#inst_tag_77372_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_64.html#inst_tag_77373"  onclick="showContent('inst_tag_77373')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_64.html#inst_tag_77373_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_64.html#inst_tag_77373_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_64.html#inst_tag_77373_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_64.html#inst_tag_77374"  onclick="showContent('inst_tag_77374')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_64.html#inst_tag_77374_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_64.html#inst_tag_77374_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_64.html#inst_tag_77374_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_64.html#inst_tag_77375"  onclick="showContent('inst_tag_77375')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_64.html#inst_tag_77375_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_64.html#inst_tag_77375_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_64.html#inst_tag_77375_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_64.html#inst_tag_77376"  onclick="showContent('inst_tag_77376')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_64.html#inst_tag_77376_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_64.html#inst_tag_77376_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_64.html#inst_tag_77376_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_64.html#inst_tag_77377"  onclick="showContent('inst_tag_77377')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_64.html#inst_tag_77377_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_64.html#inst_tag_77377_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_64.html#inst_tag_77377_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_64.html#inst_tag_77378"  onclick="showContent('inst_tag_77378')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_64.html#inst_tag_77378_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_64.html#inst_tag_77378_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_64.html#inst_tag_77378_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_64.html#inst_tag_77379"  onclick="showContent('inst_tag_77379')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_64.html#inst_tag_77379_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_64.html#inst_tag_77379_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_64.html#inst_tag_77379_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_64.html#inst_tag_77380"  onclick="showContent('inst_tag_77380')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_64.html#inst_tag_77380_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_64.html#inst_tag_77380_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_64.html#inst_tag_77380_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_64.html#inst_tag_77381"  onclick="showContent('inst_tag_77381')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_64.html#inst_tag_77381_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_64.html#inst_tag_77381_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_64.html#inst_tag_77381_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_64.html#inst_tag_77382"  onclick="showContent('inst_tag_77382')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_64.html#inst_tag_77382_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_64.html#inst_tag_77382_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_64.html#inst_tag_77382_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_65.html#inst_tag_77383"  onclick="showContent('inst_tag_77383')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_65.html#inst_tag_77383_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_65.html#inst_tag_77383_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_65.html#inst_tag_77383_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_65.html#inst_tag_77384"  onclick="showContent('inst_tag_77384')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_65.html#inst_tag_77384_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_65.html#inst_tag_77384_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_65.html#inst_tag_77384_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_65.html#inst_tag_77385"  onclick="showContent('inst_tag_77385')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_65.html#inst_tag_77385_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_65.html#inst_tag_77385_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_65.html#inst_tag_77385_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_65.html#inst_tag_77386"  onclick="showContent('inst_tag_77386')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_65.html#inst_tag_77386_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_65.html#inst_tag_77386_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_65.html#inst_tag_77386_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_65.html#inst_tag_77387"  onclick="showContent('inst_tag_77387')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_65.html#inst_tag_77387_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_65.html#inst_tag_77387_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_65.html#inst_tag_77387_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_65.html#inst_tag_77388"  onclick="showContent('inst_tag_77388')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_65.html#inst_tag_77388_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_65.html#inst_tag_77388_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_65.html#inst_tag_77388_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_65.html#inst_tag_77389"  onclick="showContent('inst_tag_77389')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_65.html#inst_tag_77389_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_65.html#inst_tag_77389_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_65.html#inst_tag_77389_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_65.html#inst_tag_77390"  onclick="showContent('inst_tag_77390')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_65.html#inst_tag_77390_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_65.html#inst_tag_77390_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_65.html#inst_tag_77390_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_65.html#inst_tag_77391"  onclick="showContent('inst_tag_77391')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_65.html#inst_tag_77391_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_65.html#inst_tag_77391_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_65.html#inst_tag_77391_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_65.html#inst_tag_77392"  onclick="showContent('inst_tag_77392')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_65.html#inst_tag_77392_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_65.html#inst_tag_77392_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_65.html#inst_tag_77392_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_65.html#inst_tag_77393"  onclick="showContent('inst_tag_77393')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_65.html#inst_tag_77393_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_65.html#inst_tag_77393_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_65.html#inst_tag_77393_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_66.html#inst_tag_77394"  onclick="showContent('inst_tag_77394')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_66.html#inst_tag_77394_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_66.html#inst_tag_77394_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_66.html#inst_tag_77394_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_66.html#inst_tag_77395"  onclick="showContent('inst_tag_77395')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_66.html#inst_tag_77395_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_66.html#inst_tag_77395_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_66.html#inst_tag_77395_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_66.html#inst_tag_77396"  onclick="showContent('inst_tag_77396')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_66.html#inst_tag_77396_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_66.html#inst_tag_77396_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_66.html#inst_tag_77396_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_66.html#inst_tag_77397"  onclick="showContent('inst_tag_77397')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_66.html#inst_tag_77397_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_66.html#inst_tag_77397_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_66.html#inst_tag_77397_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_66.html#inst_tag_77398"  onclick="showContent('inst_tag_77398')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_66.html#inst_tag_77398_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_66.html#inst_tag_77398_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_66.html#inst_tag_77398_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_66.html#inst_tag_77399"  onclick="showContent('inst_tag_77399')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_66.html#inst_tag_77399_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_66.html#inst_tag_77399_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_66.html#inst_tag_77399_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_66.html#inst_tag_77400"  onclick="showContent('inst_tag_77400')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_66.html#inst_tag_77400_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_66.html#inst_tag_77400_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_66.html#inst_tag_77400_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_66.html#inst_tag_77401"  onclick="showContent('inst_tag_77401')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_66.html#inst_tag_77401_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_66.html#inst_tag_77401_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_66.html#inst_tag_77401_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_66.html#inst_tag_77402"  onclick="showContent('inst_tag_77402')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_66.html#inst_tag_77402_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_66.html#inst_tag_77402_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_66.html#inst_tag_77402_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_66.html#inst_tag_77403"  onclick="showContent('inst_tag_77403')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_66.html#inst_tag_77403_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_66.html#inst_tag_77403_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_66.html#inst_tag_77403_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_66.html#inst_tag_77404"  onclick="showContent('inst_tag_77404')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_66.html#inst_tag_77404_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_66.html#inst_tag_77404_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_66.html#inst_tag_77404_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_67.html#inst_tag_77405"  onclick="showContent('inst_tag_77405')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_67.html#inst_tag_77405_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_67.html#inst_tag_77405_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_67.html#inst_tag_77405_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_67.html#inst_tag_77406"  onclick="showContent('inst_tag_77406')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_67.html#inst_tag_77406_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_67.html#inst_tag_77406_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_67.html#inst_tag_77406_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_67.html#inst_tag_77407"  onclick="showContent('inst_tag_77407')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_67.html#inst_tag_77407_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_67.html#inst_tag_77407_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_67.html#inst_tag_77407_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_67.html#inst_tag_77408"  onclick="showContent('inst_tag_77408')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_67.html#inst_tag_77408_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_67.html#inst_tag_77408_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_67.html#inst_tag_77408_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_67.html#inst_tag_77409"  onclick="showContent('inst_tag_77409')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_67.html#inst_tag_77409_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_67.html#inst_tag_77409_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_67.html#inst_tag_77409_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_67.html#inst_tag_77410"  onclick="showContent('inst_tag_77410')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_67.html#inst_tag_77410_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_67.html#inst_tag_77410_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_67.html#inst_tag_77410_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_67.html#inst_tag_77411"  onclick="showContent('inst_tag_77411')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_67.html#inst_tag_77411_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_67.html#inst_tag_77411_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_67.html#inst_tag_77411_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_67.html#inst_tag_77412"  onclick="showContent('inst_tag_77412')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_67.html#inst_tag_77412_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_67.html#inst_tag_77412_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_67.html#inst_tag_77412_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_67.html#inst_tag_77413"  onclick="showContent('inst_tag_77413')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_67.html#inst_tag_77413_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_67.html#inst_tag_77413_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_67.html#inst_tag_77413_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_67.html#inst_tag_77414"  onclick="showContent('inst_tag_77414')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_67.html#inst_tag_77414_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_67.html#inst_tag_77414_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_67.html#inst_tag_77414_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_67.html#inst_tag_77415"  onclick="showContent('inst_tag_77415')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_67.html#inst_tag_77415_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_67.html#inst_tag_77415_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_67.html#inst_tag_77415_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_68.html#inst_tag_77416"  onclick="showContent('inst_tag_77416')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_68.html#inst_tag_77416_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_68.html#inst_tag_77416_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_68.html#inst_tag_77416_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_68.html#inst_tag_77417"  onclick="showContent('inst_tag_77417')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_68.html#inst_tag_77417_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_68.html#inst_tag_77417_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_68.html#inst_tag_77417_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_68.html#inst_tag_77418"  onclick="showContent('inst_tag_77418')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_68.html#inst_tag_77418_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_68.html#inst_tag_77418_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_68.html#inst_tag_77418_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_68.html#inst_tag_77419"  onclick="showContent('inst_tag_77419')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_68.html#inst_tag_77419_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_68.html#inst_tag_77419_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_68.html#inst_tag_77419_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_68.html#inst_tag_77420"  onclick="showContent('inst_tag_77420')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_68.html#inst_tag_77420_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_68.html#inst_tag_77420_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_68.html#inst_tag_77420_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_68.html#inst_tag_77421"  onclick="showContent('inst_tag_77421')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_68.html#inst_tag_77421_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_68.html#inst_tag_77421_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_68.html#inst_tag_77421_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_68.html#inst_tag_77422"  onclick="showContent('inst_tag_77422')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_68.html#inst_tag_77422_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_68.html#inst_tag_77422_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_68.html#inst_tag_77422_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_68.html#inst_tag_77423"  onclick="showContent('inst_tag_77423')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_68.html#inst_tag_77423_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_68.html#inst_tag_77423_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_68.html#inst_tag_77423_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_68.html#inst_tag_77424"  onclick="showContent('inst_tag_77424')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_68.html#inst_tag_77424_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_68.html#inst_tag_77424_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_68.html#inst_tag_77424_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_68.html#inst_tag_77425"  onclick="showContent('inst_tag_77425')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_68.html#inst_tag_77425_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_68.html#inst_tag_77425_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_68.html#inst_tag_77425_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_68.html#inst_tag_77426"  onclick="showContent('inst_tag_77426')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_68.html#inst_tag_77426_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_68.html#inst_tag_77426_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_68.html#inst_tag_77426_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_69.html#inst_tag_77427"  onclick="showContent('inst_tag_77427')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_69.html#inst_tag_77427_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_69.html#inst_tag_77427_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_69.html#inst_tag_77427_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_69.html#inst_tag_77428"  onclick="showContent('inst_tag_77428')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_69.html#inst_tag_77428_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_69.html#inst_tag_77428_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_69.html#inst_tag_77428_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_69.html#inst_tag_77429"  onclick="showContent('inst_tag_77429')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_69.html#inst_tag_77429_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_69.html#inst_tag_77429_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_69.html#inst_tag_77429_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_69.html#inst_tag_77430"  onclick="showContent('inst_tag_77430')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_69.html#inst_tag_77430_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_69.html#inst_tag_77430_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_69.html#inst_tag_77430_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_69.html#inst_tag_77431"  onclick="showContent('inst_tag_77431')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_69.html#inst_tag_77431_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_69.html#inst_tag_77431_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_69.html#inst_tag_77431_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_69.html#inst_tag_77432"  onclick="showContent('inst_tag_77432')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_69.html#inst_tag_77432_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_69.html#inst_tag_77432_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_69.html#inst_tag_77432_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_69.html#inst_tag_77433"  onclick="showContent('inst_tag_77433')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_69.html#inst_tag_77433_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_69.html#inst_tag_77433_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_69.html#inst_tag_77433_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_69.html#inst_tag_77434"  onclick="showContent('inst_tag_77434')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_69.html#inst_tag_77434_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_69.html#inst_tag_77434_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_69.html#inst_tag_77434_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_69.html#inst_tag_77435"  onclick="showContent('inst_tag_77435')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_69.html#inst_tag_77435_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_69.html#inst_tag_77435_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_69.html#inst_tag_77435_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_69.html#inst_tag_77436"  onclick="showContent('inst_tag_77436')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_69.html#inst_tag_77436_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_69.html#inst_tag_77436_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_69.html#inst_tag_77436_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_69.html#inst_tag_77437"  onclick="showContent('inst_tag_77437')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_69.html#inst_tag_77437_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_69.html#inst_tag_77437_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_69.html#inst_tag_77437_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_70.html#inst_tag_77438"  onclick="showContent('inst_tag_77438')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_70.html#inst_tag_77438_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_70.html#inst_tag_77438_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_70.html#inst_tag_77438_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_70.html#inst_tag_77439"  onclick="showContent('inst_tag_77439')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_70.html#inst_tag_77439_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_70.html#inst_tag_77439_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_70.html#inst_tag_77439_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_70.html#inst_tag_77440"  onclick="showContent('inst_tag_77440')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_70.html#inst_tag_77440_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_70.html#inst_tag_77440_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_70.html#inst_tag_77440_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_70.html#inst_tag_77441"  onclick="showContent('inst_tag_77441')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_70.html#inst_tag_77441_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_70.html#inst_tag_77441_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_70.html#inst_tag_77441_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_70.html#inst_tag_77442"  onclick="showContent('inst_tag_77442')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_70.html#inst_tag_77442_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_70.html#inst_tag_77442_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_70.html#inst_tag_77442_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_70.html#inst_tag_77443"  onclick="showContent('inst_tag_77443')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_70.html#inst_tag_77443_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_70.html#inst_tag_77443_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_70.html#inst_tag_77443_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_70.html#inst_tag_77444"  onclick="showContent('inst_tag_77444')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_70.html#inst_tag_77444_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_70.html#inst_tag_77444_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_70.html#inst_tag_77444_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_70.html#inst_tag_77445"  onclick="showContent('inst_tag_77445')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_70.html#inst_tag_77445_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_70.html#inst_tag_77445_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_70.html#inst_tag_77445_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_70.html#inst_tag_77446"  onclick="showContent('inst_tag_77446')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_70.html#inst_tag_77446_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_70.html#inst_tag_77446_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_70.html#inst_tag_77446_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_70.html#inst_tag_77447"  onclick="showContent('inst_tag_77447')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_70.html#inst_tag_77447_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_70.html#inst_tag_77447_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_70.html#inst_tag_77447_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_70.html#inst_tag_77448"  onclick="showContent('inst_tag_77448')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_70.html#inst_tag_77448_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_70.html#inst_tag_77448_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_70.html#inst_tag_77448_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_71.html#inst_tag_77449"  onclick="showContent('inst_tag_77449')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_71.html#inst_tag_77449_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_71.html#inst_tag_77449_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_71.html#inst_tag_77449_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_71.html#inst_tag_77450"  onclick="showContent('inst_tag_77450')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_71.html#inst_tag_77450_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_71.html#inst_tag_77450_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_71.html#inst_tag_77450_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_71.html#inst_tag_77451"  onclick="showContent('inst_tag_77451')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_71.html#inst_tag_77451_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_71.html#inst_tag_77451_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_71.html#inst_tag_77451_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_71.html#inst_tag_77452"  onclick="showContent('inst_tag_77452')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_71.html#inst_tag_77452_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_71.html#inst_tag_77452_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_71.html#inst_tag_77452_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_71.html#inst_tag_77453"  onclick="showContent('inst_tag_77453')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_71.html#inst_tag_77453_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_71.html#inst_tag_77453_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_71.html#inst_tag_77453_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_71.html#inst_tag_77454"  onclick="showContent('inst_tag_77454')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_71.html#inst_tag_77454_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_71.html#inst_tag_77454_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_71.html#inst_tag_77454_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_71.html#inst_tag_77455"  onclick="showContent('inst_tag_77455')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_71.html#inst_tag_77455_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_71.html#inst_tag_77455_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_71.html#inst_tag_77455_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_71.html#inst_tag_77456"  onclick="showContent('inst_tag_77456')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_71.html#inst_tag_77456_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_71.html#inst_tag_77456_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_71.html#inst_tag_77456_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_71.html#inst_tag_77457"  onclick="showContent('inst_tag_77457')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_71.html#inst_tag_77457_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_71.html#inst_tag_77457_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_71.html#inst_tag_77457_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_71.html#inst_tag_77458"  onclick="showContent('inst_tag_77458')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_71.html#inst_tag_77458_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_71.html#inst_tag_77458_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_71.html#inst_tag_77458_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_71.html#inst_tag_77459"  onclick="showContent('inst_tag_77459')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_71.html#inst_tag_77459_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_71.html#inst_tag_77459_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_71.html#inst_tag_77459_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_72.html#inst_tag_77460"  onclick="showContent('inst_tag_77460')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_72.html#inst_tag_77460_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_72.html#inst_tag_77460_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_72.html#inst_tag_77460_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_72.html#inst_tag_77461"  onclick="showContent('inst_tag_77461')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_72.html#inst_tag_77461_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_72.html#inst_tag_77461_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_72.html#inst_tag_77461_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_72.html#inst_tag_77462"  onclick="showContent('inst_tag_77462')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_72.html#inst_tag_77462_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_72.html#inst_tag_77462_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_72.html#inst_tag_77462_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_72.html#inst_tag_77463"  onclick="showContent('inst_tag_77463')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_72.html#inst_tag_77463_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_72.html#inst_tag_77463_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_72.html#inst_tag_77463_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_72.html#inst_tag_77464"  onclick="showContent('inst_tag_77464')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_72.html#inst_tag_77464_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_72.html#inst_tag_77464_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_72.html#inst_tag_77464_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_72.html#inst_tag_77465"  onclick="showContent('inst_tag_77465')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_72.html#inst_tag_77465_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_72.html#inst_tag_77465_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_72.html#inst_tag_77465_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_72.html#inst_tag_77466"  onclick="showContent('inst_tag_77466')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_72.html#inst_tag_77466_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_72.html#inst_tag_77466_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_72.html#inst_tag_77466_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_72.html#inst_tag_77467"  onclick="showContent('inst_tag_77467')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_72.html#inst_tag_77467_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_72.html#inst_tag_77467_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_72.html#inst_tag_77467_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_72.html#inst_tag_77468"  onclick="showContent('inst_tag_77468')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_72.html#inst_tag_77468_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_72.html#inst_tag_77468_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_72.html#inst_tag_77468_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_72.html#inst_tag_77469"  onclick="showContent('inst_tag_77469')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_72.html#inst_tag_77469_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_72.html#inst_tag_77469_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_72.html#inst_tag_77469_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_72.html#inst_tag_77470"  onclick="showContent('inst_tag_77470')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_72.html#inst_tag_77470_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_72.html#inst_tag_77470_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_72.html#inst_tag_77470_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_73.html#inst_tag_77471"  onclick="showContent('inst_tag_77471')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_73.html#inst_tag_77471_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_73.html#inst_tag_77471_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_73.html#inst_tag_77471_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_73.html#inst_tag_77472"  onclick="showContent('inst_tag_77472')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_73.html#inst_tag_77472_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_73.html#inst_tag_77472_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_73.html#inst_tag_77472_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_73.html#inst_tag_77473"  onclick="showContent('inst_tag_77473')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_73.html#inst_tag_77473_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_73.html#inst_tag_77473_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_73.html#inst_tag_77473_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_73.html#inst_tag_77474"  onclick="showContent('inst_tag_77474')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_73.html#inst_tag_77474_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_73.html#inst_tag_77474_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_73.html#inst_tag_77474_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_73.html#inst_tag_77475"  onclick="showContent('inst_tag_77475')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_73.html#inst_tag_77475_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_73.html#inst_tag_77475_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_73.html#inst_tag_77475_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_73.html#inst_tag_77476"  onclick="showContent('inst_tag_77476')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_73.html#inst_tag_77476_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_73.html#inst_tag_77476_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_73.html#inst_tag_77476_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_73.html#inst_tag_77477"  onclick="showContent('inst_tag_77477')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_73.html#inst_tag_77477_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_73.html#inst_tag_77477_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_73.html#inst_tag_77477_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_73.html#inst_tag_77478"  onclick="showContent('inst_tag_77478')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_73.html#inst_tag_77478_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_73.html#inst_tag_77478_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_73.html#inst_tag_77478_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_73.html#inst_tag_77479"  onclick="showContent('inst_tag_77479')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_73.html#inst_tag_77479_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_73.html#inst_tag_77479_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_73.html#inst_tag_77479_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_73.html#inst_tag_77480"  onclick="showContent('inst_tag_77480')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_73.html#inst_tag_77480_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_73.html#inst_tag_77480_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_73.html#inst_tag_77480_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_73.html#inst_tag_77481"  onclick="showContent('inst_tag_77481')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_73.html#inst_tag_77481_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_73.html#inst_tag_77481_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_73.html#inst_tag_77481_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_74.html#inst_tag_77482"  onclick="showContent('inst_tag_77482')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_74.html#inst_tag_77482_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_74.html#inst_tag_77482_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_74.html#inst_tag_77482_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_74.html#inst_tag_77483"  onclick="showContent('inst_tag_77483')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_74.html#inst_tag_77483_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_74.html#inst_tag_77483_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_74.html#inst_tag_77483_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_74.html#inst_tag_77484"  onclick="showContent('inst_tag_77484')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_74.html#inst_tag_77484_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_74.html#inst_tag_77484_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_74.html#inst_tag_77484_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_74.html#inst_tag_77485"  onclick="showContent('inst_tag_77485')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_74.html#inst_tag_77485_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_74.html#inst_tag_77485_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_74.html#inst_tag_77485_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_74.html#inst_tag_77486"  onclick="showContent('inst_tag_77486')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_74.html#inst_tag_77486_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_74.html#inst_tag_77486_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_74.html#inst_tag_77486_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_74.html#inst_tag_77487"  onclick="showContent('inst_tag_77487')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_74.html#inst_tag_77487_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_74.html#inst_tag_77487_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_74.html#inst_tag_77487_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_74.html#inst_tag_77488"  onclick="showContent('inst_tag_77488')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_74.html#inst_tag_77488_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_74.html#inst_tag_77488_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_74.html#inst_tag_77488_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_74.html#inst_tag_77489"  onclick="showContent('inst_tag_77489')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_74.html#inst_tag_77489_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_74.html#inst_tag_77489_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_74.html#inst_tag_77489_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_74.html#inst_tag_77490"  onclick="showContent('inst_tag_77490')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_74.html#inst_tag_77490_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_74.html#inst_tag_77490_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_74.html#inst_tag_77490_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_74.html#inst_tag_77491"  onclick="showContent('inst_tag_77491')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_74.html#inst_tag_77491_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_74.html#inst_tag_77491_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_74.html#inst_tag_77491_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_74.html#inst_tag_77492"  onclick="showContent('inst_tag_77492')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_74.html#inst_tag_77492_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_74.html#inst_tag_77492_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_74.html#inst_tag_77492_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_75.html#inst_tag_77493"  onclick="showContent('inst_tag_77493')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_75.html#inst_tag_77493_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_75.html#inst_tag_77493_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_75.html#inst_tag_77493_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_75.html#inst_tag_77494"  onclick="showContent('inst_tag_77494')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_75.html#inst_tag_77494_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_75.html#inst_tag_77494_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_75.html#inst_tag_77494_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_75.html#inst_tag_77495"  onclick="showContent('inst_tag_77495')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_75.html#inst_tag_77495_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_75.html#inst_tag_77495_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_75.html#inst_tag_77495_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_75.html#inst_tag_77496"  onclick="showContent('inst_tag_77496')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_75.html#inst_tag_77496_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_75.html#inst_tag_77496_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_75.html#inst_tag_77496_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_75.html#inst_tag_77497"  onclick="showContent('inst_tag_77497')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_75.html#inst_tag_77497_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_75.html#inst_tag_77497_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_75.html#inst_tag_77497_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_75.html#inst_tag_77498"  onclick="showContent('inst_tag_77498')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_75.html#inst_tag_77498_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_75.html#inst_tag_77498_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_75.html#inst_tag_77498_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_75.html#inst_tag_77499"  onclick="showContent('inst_tag_77499')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_75.html#inst_tag_77499_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_75.html#inst_tag_77499_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_75.html#inst_tag_77499_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_75.html#inst_tag_77500"  onclick="showContent('inst_tag_77500')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_75.html#inst_tag_77500_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_75.html#inst_tag_77500_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_75.html#inst_tag_77500_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_75.html#inst_tag_77501"  onclick="showContent('inst_tag_77501')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_75.html#inst_tag_77501_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_75.html#inst_tag_77501_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_75.html#inst_tag_77501_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_75.html#inst_tag_77502"  onclick="showContent('inst_tag_77502')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_75.html#inst_tag_77502_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_75.html#inst_tag_77502_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_75.html#inst_tag_77502_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_75.html#inst_tag_77503"  onclick="showContent('inst_tag_77503')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_75.html#inst_tag_77503_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_75.html#inst_tag_77503_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_75.html#inst_tag_77503_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_76.html#inst_tag_77504"  onclick="showContent('inst_tag_77504')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_76.html#inst_tag_77504_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_76.html#inst_tag_77504_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_76.html#inst_tag_77504_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_76.html#inst_tag_77505"  onclick="showContent('inst_tag_77505')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_76.html#inst_tag_77505_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_76.html#inst_tag_77505_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_76.html#inst_tag_77505_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_76.html#inst_tag_77506"  onclick="showContent('inst_tag_77506')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_76.html#inst_tag_77506_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_76.html#inst_tag_77506_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_76.html#inst_tag_77506_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_76.html#inst_tag_77507"  onclick="showContent('inst_tag_77507')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_76.html#inst_tag_77507_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_76.html#inst_tag_77507_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_76.html#inst_tag_77507_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_76.html#inst_tag_77508"  onclick="showContent('inst_tag_77508')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_76.html#inst_tag_77508_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_76.html#inst_tag_77508_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_76.html#inst_tag_77508_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_76.html#inst_tag_77509"  onclick="showContent('inst_tag_77509')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_76.html#inst_tag_77509_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_76.html#inst_tag_77509_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_76.html#inst_tag_77509_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_76.html#inst_tag_77510"  onclick="showContent('inst_tag_77510')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_76.html#inst_tag_77510_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_76.html#inst_tag_77510_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_76.html#inst_tag_77510_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_76.html#inst_tag_77511"  onclick="showContent('inst_tag_77511')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_76.html#inst_tag_77511_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_76.html#inst_tag_77511_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_76.html#inst_tag_77511_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_76.html#inst_tag_77512"  onclick="showContent('inst_tag_77512')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_76.html#inst_tag_77512_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_76.html#inst_tag_77512_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_76.html#inst_tag_77512_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_76.html#inst_tag_77513"  onclick="showContent('inst_tag_77513')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_76.html#inst_tag_77513_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_76.html#inst_tag_77513_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_76.html#inst_tag_77513_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_76.html#inst_tag_77514"  onclick="showContent('inst_tag_77514')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_76.html#inst_tag_77514_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_76.html#inst_tag_77514_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_76.html#inst_tag_77514_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_77.html#inst_tag_77515"  onclick="showContent('inst_tag_77515')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_77.html#inst_tag_77515_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_77.html#inst_tag_77515_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_77.html#inst_tag_77515_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_77.html#inst_tag_77516"  onclick="showContent('inst_tag_77516')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_77.html#inst_tag_77516_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_77.html#inst_tag_77516_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_77.html#inst_tag_77516_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_77.html#inst_tag_77517"  onclick="showContent('inst_tag_77517')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_77.html#inst_tag_77517_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_77.html#inst_tag_77517_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_77.html#inst_tag_77517_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_77.html#inst_tag_77518"  onclick="showContent('inst_tag_77518')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_77.html#inst_tag_77518_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_77.html#inst_tag_77518_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_77.html#inst_tag_77518_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_77.html#inst_tag_77519"  onclick="showContent('inst_tag_77519')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_77.html#inst_tag_77519_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_77.html#inst_tag_77519_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_77.html#inst_tag_77519_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_77.html#inst_tag_77520"  onclick="showContent('inst_tag_77520')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_77.html#inst_tag_77520_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_77.html#inst_tag_77520_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_77.html#inst_tag_77520_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_77.html#inst_tag_77521"  onclick="showContent('inst_tag_77521')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_77.html#inst_tag_77521_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_77.html#inst_tag_77521_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_77.html#inst_tag_77521_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_77.html#inst_tag_77522"  onclick="showContent('inst_tag_77522')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_77.html#inst_tag_77522_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_77.html#inst_tag_77522_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_77.html#inst_tag_77522_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_77.html#inst_tag_77523"  onclick="showContent('inst_tag_77523')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_77.html#inst_tag_77523_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_77.html#inst_tag_77523_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_77.html#inst_tag_77523_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_77.html#inst_tag_77524"  onclick="showContent('inst_tag_77524')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_77.html#inst_tag_77524_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_77.html#inst_tag_77524_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_77.html#inst_tag_77524_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_77.html#inst_tag_77525"  onclick="showContent('inst_tag_77525')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_77.html#inst_tag_77525_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_77.html#inst_tag_77525_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_77.html#inst_tag_77525_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_78.html#inst_tag_77526"  onclick="showContent('inst_tag_77526')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_78.html#inst_tag_77526_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_78.html#inst_tag_77526_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_78.html#inst_tag_77526_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_78.html#inst_tag_77527"  onclick="showContent('inst_tag_77527')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_78.html#inst_tag_77527_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_78.html#inst_tag_77527_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_78.html#inst_tag_77527_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_78.html#inst_tag_77528"  onclick="showContent('inst_tag_77528')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_78.html#inst_tag_77528_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_78.html#inst_tag_77528_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_78.html#inst_tag_77528_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_78.html#inst_tag_77529"  onclick="showContent('inst_tag_77529')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_78.html#inst_tag_77529_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_78.html#inst_tag_77529_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_78.html#inst_tag_77529_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_78.html#inst_tag_77530"  onclick="showContent('inst_tag_77530')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_78.html#inst_tag_77530_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_78.html#inst_tag_77530_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_78.html#inst_tag_77530_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_78.html#inst_tag_77531"  onclick="showContent('inst_tag_77531')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_78.html#inst_tag_77531_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_78.html#inst_tag_77531_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_78.html#inst_tag_77531_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_78.html#inst_tag_77532"  onclick="showContent('inst_tag_77532')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_78.html#inst_tag_77532_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_78.html#inst_tag_77532_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_78.html#inst_tag_77532_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_78.html#inst_tag_77533"  onclick="showContent('inst_tag_77533')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_78.html#inst_tag_77533_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_78.html#inst_tag_77533_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_78.html#inst_tag_77533_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_78.html#inst_tag_77534"  onclick="showContent('inst_tag_77534')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_78.html#inst_tag_77534_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_78.html#inst_tag_77534_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_78.html#inst_tag_77534_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_78.html#inst_tag_77535"  onclick="showContent('inst_tag_77535')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_78.html#inst_tag_77535_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_78.html#inst_tag_77535_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_78.html#inst_tag_77535_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_78.html#inst_tag_77536"  onclick="showContent('inst_tag_77536')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDLEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_78.html#inst_tag_77536_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_78.html#inst_tag_77536_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_78.html#inst_tag_77536_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_79.html#inst_tag_77537"  onclick="showContent('inst_tag_77537')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDLEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_79.html#inst_tag_77537_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_79.html#inst_tag_77537_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_79.html#inst_tag_77537_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_79.html#inst_tag_77538"  onclick="showContent('inst_tag_77538')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SRPDETIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_79.html#inst_tag_77538_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_79.html#inst_tag_77538_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_79.html#inst_tag_77538_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_79.html#inst_tag_77539"  onclick="showContent('inst_tag_77539')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SRPDETIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_79.html#inst_tag_77539_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_79.html#inst_tag_77539_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_79.html#inst_tag_77539_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_79.html#inst_tag_77540"  onclick="showContent('inst_tag_77540')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LOCSOFIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_79.html#inst_tag_77540_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_79.html#inst_tag_77540_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_79.html#inst_tag_77540_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_79.html#inst_tag_77541"  onclick="showContent('inst_tag_77541')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LOCSOFIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_79.html#inst_tag_77541_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_79.html#inst_tag_77541_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_79.html#inst_tag_77541_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_79.html#inst_tag_77542"  onclick="showContent('inst_tag_77542')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSERRIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_79.html#inst_tag_77542_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_79.html#inst_tag_77542_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_79.html#inst_tag_77542_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_79.html#inst_tag_77543"  onclick="showContent('inst_tag_77543')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSERRIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_79.html#inst_tag_77543_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_79.html#inst_tag_77543_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_79.html#inst_tag_77543_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_79.html#inst_tag_77544"  onclick="showContent('inst_tag_77544')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PERIPHIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_79.html#inst_tag_77544_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_79.html#inst_tag_77544_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_79.html#inst_tag_77544_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_79.html#inst_tag_77545"  onclick="showContent('inst_tag_77545')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PERIPHIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_79.html#inst_tag_77545_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_79.html#inst_tag_77545_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_79.html#inst_tag_77545_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_79.html#inst_tag_77546"  onclick="showContent('inst_tag_77546')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDCHANGEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_79.html#inst_tag_77546_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_79.html#inst_tag_77546_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_79.html#inst_tag_77546_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_79.html#inst_tag_77547"  onclick="showContent('inst_tag_77547')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDCHANGEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_79.html#inst_tag_77547_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_79.html#inst_tag_77547_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_79.html#inst_tag_77547_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_80.html#inst_tag_77548"  onclick="showContent('inst_tag_77548')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HOSTDISCONIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_80.html#inst_tag_77548_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_80.html#inst_tag_77548_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_80.html#inst_tag_77548_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_80.html#inst_tag_77549"  onclick="showContent('inst_tag_77549')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HOSTDISCONIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_80.html#inst_tag_77549_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_80.html#inst_tag_77549_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_80.html#inst_tag_77549_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_80.html#inst_tag_77550"  onclick="showContent('inst_tag_77550')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BSE0SRPIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_80.html#inst_tag_77550_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_80.html#inst_tag_77550_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_80.html#inst_tag_77550_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_80.html#inst_tag_77551"  onclick="showContent('inst_tag_77551')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BSE0SRPIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_80.html#inst_tag_77551_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_80.html#inst_tag_77551_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_80.html#inst_tag_77551_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_80.html#inst_tag_77552"  onclick="showContent('inst_tag_77552')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESETIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_80.html#inst_tag_77552_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_80.html#inst_tag_77552_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_80.html#inst_tag_77552_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_80.html#inst_tag_77553"  onclick="showContent('inst_tag_77553')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESETIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_80.html#inst_tag_77553_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_80.html#inst_tag_77553_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_80.html#inst_tag_77553_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_80.html#inst_tag_77554"  onclick="showContent('inst_tag_77554')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSMODEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_80.html#inst_tag_77554_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_80.html#inst_tag_77554_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_80.html#inst_tag_77554_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_80.html#inst_tag_77555"  onclick="showContent('inst_tag_77555')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSMODEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_80.html#inst_tag_77555_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_80.html#inst_tag_77555_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_80.html#inst_tag_77555_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_80.html#inst_tag_77556"  onclick="showContent('inst_tag_77556')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_80.html#inst_tag_77556_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_80.html#inst_tag_77556_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_80.html#inst_tag_77556_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_80.html#inst_tag_77557"  onclick="showContent('inst_tag_77557')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_80.html#inst_tag_77557_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_80.html#inst_tag_77557_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_80.html#inst_tag_77557_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_80.html#inst_tag_77558"  onclick="showContent('inst_tag_77558')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_80.html#inst_tag_77558_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_80.html#inst_tag_77558_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_80.html#inst_tag_77558_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_81.html#inst_tag_77559"  onclick="showContent('inst_tag_77559')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_81.html#inst_tag_77559_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_81.html#inst_tag_77559_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_81.html#inst_tag_77559_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_81.html#inst_tag_77560"  onclick="showContent('inst_tag_77560')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ENTERHM_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_81.html#inst_tag_77560_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_81.html#inst_tag_77560_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_81.html#inst_tag_77560_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_81.html#inst_tag_77561"  onclick="showContent('inst_tag_77561')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ENTERHM_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_81.html#inst_tag_77561_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_81.html#inst_tag_77561_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_81.html#inst_tag_77561_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_81.html#inst_tag_77562"  onclick="showContent('inst_tag_77562')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUTPNGIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_81.html#inst_tag_77562_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_81.html#inst_tag_77562_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_81.html#inst_tag_77562_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_81.html#inst_tag_77563"  onclick="showContent('inst_tag_77563')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUTPNGIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_81.html#inst_tag_77563_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_81.html#inst_tag_77563_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_81.html#inst_tag_77563_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_81.html#inst_tag_77564"  onclick="showContent('inst_tag_77564')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_INNAK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_81.html#inst_tag_77564_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_81.html#inst_tag_77564_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_81.html#inst_tag_77564_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_81.html#inst_tag_77565"  onclick="showContent('inst_tag_77565')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_INNAK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_81.html#inst_tag_77565_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_81.html#inst_tag_77565_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_81.html#inst_tag_77565_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_81.html#inst_tag_77566"  onclick="showContent('inst_tag_77566')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIHOSTDISCON_USB.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_81.html#inst_tag_77566_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_81.html#inst_tag_77566_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_81.html#inst_tag_77566_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_81.html#inst_tag_77567"  onclick="showContent('inst_tag_77567')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIIDDIG_USB.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 40.83</td>
<td class="s6 cl rt"><a href="mod1118_81.html#inst_tag_77567_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1118_81.html#inst_tag_77567_Toggle" > 12.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_81.html#inst_tag_77567_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_81.html#inst_tag_77568"  onclick="showContent('inst_tag_77568')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIVBUSVALID_USB.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_81.html#inst_tag_77568_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_81.html#inst_tag_77568_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_81.html#inst_tag_77568_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_81.html#inst_tag_77569"  onclick="showContent('inst_tag_77569')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIAVALID_USB.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_81.html#inst_tag_77569_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_81.html#inst_tag_77569_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_81.html#inst_tag_77569_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_82.html#inst_tag_77570"  onclick="showContent('inst_tag_77570')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIBVALID_USB.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_82.html#inst_tag_77570_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_82.html#inst_tag_77570_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_82.html#inst_tag_77570_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_82.html#inst_tag_77571"  onclick="showContent('inst_tag_77571')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMISESSEND_USB.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_82.html#inst_tag_77571_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_82.html#inst_tag_77571_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_82.html#inst_tag_77571_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_82.html#inst_tag_77572"  onclick="showContent('inst_tag_77572')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOFIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_82.html#inst_tag_77572_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_82.html#inst_tag_77572_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_82.html#inst_tag_77572_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_82.html#inst_tag_77573"  onclick="showContent('inst_tag_77573')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOFIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_82.html#inst_tag_77573_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_82.html#inst_tag_77573_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_82.html#inst_tag_77573_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_82.html#inst_tag_77574"  onclick="showContent('inst_tag_77574')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_82.html#inst_tag_77574_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_82.html#inst_tag_77574_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_82.html#inst_tag_77574_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_82.html#inst_tag_77575"  onclick="showContent('inst_tag_77575')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_82.html#inst_tag_77575_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_82.html#inst_tag_77575_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_82.html#inst_tag_77575_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_82.html#inst_tag_77576"  onclick="showContent('inst_tag_77576')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_82.html#inst_tag_77576_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_82.html#inst_tag_77576_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_82.html#inst_tag_77576_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_82.html#inst_tag_77577"  onclick="showContent('inst_tag_77577')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_82.html#inst_tag_77577_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_82.html#inst_tag_77577_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_82.html#inst_tag_77577_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_82.html#inst_tag_77578"  onclick="showContent('inst_tag_77578')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCSENDSOF_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_82.html#inst_tag_77578_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_82.html#inst_tag_77578_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_82.html#inst_tag_77578_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_82.html#inst_tag_77579"  onclick="showContent('inst_tag_77579')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCSENDSOF_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_82.html#inst_tag_77579_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_82.html#inst_tag_77579_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_82.html#inst_tag_77579_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_82.html#inst_tag_77580"  onclick="showContent('inst_tag_77580')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SETTOKEN_IRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_82.html#inst_tag_77580_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_82.html#inst_tag_77580_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_82.html#inst_tag_77580_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_83.html#inst_tag_77581"  onclick="showContent('inst_tag_77581')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SETTOKEN_IRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_83.html#inst_tag_77581_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_83.html#inst_tag_77581_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_83.html#inst_tag_77581_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_83.html#inst_tag_77582"  onclick="showContent('inst_tag_77582')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ISOSOFPULSEREQUP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_83.html#inst_tag_77582_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_83.html#inst_tag_77582_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_83.html#inst_tag_77582_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_83.html#inst_tag_77583"  onclick="showContent('inst_tag_77583')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ISOSOFPULSEREQUP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_83.html#inst_tag_77583_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_83.html#inst_tag_77583_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_83.html#inst_tag_77583_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_83.html#inst_tag_77584"  onclick="showContent('inst_tag_77584')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPMIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_83.html#inst_tag_77584_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_83.html#inst_tag_77584_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_83.html#inst_tag_77584_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_83.html#inst_tag_77585"  onclick="showContent('inst_tag_77585')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPMIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_83.html#inst_tag_77585_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_83.html#inst_tag_77585_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_83.html#inst_tag_77585_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_83.html#inst_tag_77586"  onclick="showContent('inst_tag_77586')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPREQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_83.html#inst_tag_77586_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_83.html#inst_tag_77586_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_83.html#inst_tag_77586_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_83.html#inst_tag_77587"  onclick="showContent('inst_tag_77587')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPREQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_83.html#inst_tag_77587_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_83.html#inst_tag_77587_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_83.html#inst_tag_77587_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_83.html#inst_tag_77588"  onclick="showContent('inst_tag_77588')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DISCON_USB.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_83.html#inst_tag_77588_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_83.html#inst_tag_77588_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_83.html#inst_tag_77588_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_83.html#inst_tag_77589"  onclick="showContent('inst_tag_77589')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESET_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_83.html#inst_tag_77589_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_83.html#inst_tag_77589_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_83.html#inst_tag_77589_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_83.html#inst_tag_77590"  onclick="showContent('inst_tag_77590')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UPSTREN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_83.html#inst_tag_77590_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_83.html#inst_tag_77590_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_83.html#inst_tag_77590_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_83.html#inst_tag_77591"  onclick="showContent('inst_tag_77591')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_83.html#inst_tag_77591_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_83.html#inst_tag_77591_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_83.html#inst_tag_77591_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_84.html#inst_tag_77592"  onclick="showContent('inst_tag_77592')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_84.html#inst_tag_77592_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_84.html#inst_tag_77592_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_84.html#inst_tag_77592_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_84.html#inst_tag_77593"  onclick="showContent('inst_tag_77593')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_84.html#inst_tag_77593_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_84.html#inst_tag_77593_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_84.html#inst_tag_77593_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_84.html#inst_tag_77594"  onclick="showContent('inst_tag_77594')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_84.html#inst_tag_77594_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_84.html#inst_tag_77594_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_84.html#inst_tag_77594_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_84.html#inst_tag_77595"  onclick="showContent('inst_tag_77595')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_84.html#inst_tag_77595_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_84.html#inst_tag_77595_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_84.html#inst_tag_77595_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_84.html#inst_tag_77596"  onclick="showContent('inst_tag_77596')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_84.html#inst_tag_77596_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_84.html#inst_tag_77596_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_84.html#inst_tag_77596_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_84.html#inst_tag_77597"  onclick="showContent('inst_tag_77597')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CLRBHNPEN_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_84.html#inst_tag_77597_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_84.html#inst_tag_77597_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_84.html#inst_tag_77597_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_84.html#inst_tag_77598"  onclick="showContent('inst_tag_77598')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CLRBHNPEN_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_84.html#inst_tag_77598_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_84.html#inst_tag_77598_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_84.html#inst_tag_77598_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_84.html#inst_tag_77599"  onclick="showContent('inst_tag_77599')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ADP_CHANGE_ACK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_84.html#inst_tag_77599_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_84.html#inst_tag_77599_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_84.html#inst_tag_77599_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_84.html#inst_tag_77600"  onclick="showContent('inst_tag_77600')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ADP_CHANGE_ACK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_84.html#inst_tag_77600_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_84.html#inst_tag_77600_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_84.html#inst_tag_77600_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_84.html#inst_tag_77601"  onclick="showContent('inst_tag_77601')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SLEEPM_EN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_84.html#inst_tag_77601_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_84.html#inst_tag_77601_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_84.html#inst_tag_77601_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_84.html#inst_tag_77602"  onclick="showContent('inst_tag_77602')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPENDM_EN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_84.html#inst_tag_77602_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_84.html#inst_tag_77602_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_84.html#inst_tag_77602_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_85.html#inst_tag_77603"  onclick="showContent('inst_tag_77603')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WAKESRC_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_85.html#inst_tag_77603_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_85.html#inst_tag_77603_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_85.html#inst_tag_77603_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_85.html#inst_tag_77604"  onclick="showContent('inst_tag_77604')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSDISABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_85.html#inst_tag_77604_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_85.html#inst_tag_77604_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_85.html#inst_tag_77604_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_85.html#inst_tag_77605"  onclick="showContent('inst_tag_77605')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SIGRSUM_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_85.html#inst_tag_77605_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_85.html#inst_tag_77605_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_85.html#inst_tag_77605_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_85.html#inst_tag_77606"  onclick="showContent('inst_tag_77606')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SIGRSUMCLR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_85.html#inst_tag_77606_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_85.html#inst_tag_77606_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_85.html#inst_tag_77606_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_85.html#inst_tag_77607"  onclick="showContent('inst_tag_77607')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRSTSIG_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_85.html#inst_tag_77607_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_85.html#inst_tag_77607_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_85.html#inst_tag_77607_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_85.html#inst_tag_77608"  onclick="showContent('inst_tag_77608')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRSTSIGCLR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_85.html#inst_tag_77608_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_85.html#inst_tag_77608_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_85.html#inst_tag_77608_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_85.html#inst_tag_77609"  onclick="showContent('inst_tag_77609')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WAKEUP_USB.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_85.html#inst_tag_77609_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_85.html#inst_tag_77609_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_85.html#inst_tag_77609_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_85.html#inst_tag_77610"  onclick="showContent('inst_tag_77610')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_NYET_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_85.html#inst_tag_77610_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_85.html#inst_tag_77610_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_85.html#inst_tag_77610_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_85.html#inst_tag_77611"  onclick="showContent('inst_tag_77611')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_USBIRQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_85.html#inst_tag_77611_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_85.html#inst_tag_77611_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_85.html#inst_tag_77611_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_85.html#inst_tag_77612"  onclick="showContent('inst_tag_77612')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_AUTO_ENTRY_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_85.html#inst_tag_77612_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_85.html#inst_tag_77612_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_85.html#inst_tag_77612_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_85.html#inst_tag_77613"  onclick="showContent('inst_tag_77613')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPENDM_REQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_85.html#inst_tag_77613_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_85.html#inst_tag_77613_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_85.html#inst_tag_77613_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_86.html#inst_tag_77614"  onclick="showContent('inst_tag_77614')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SLEEPM_REQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_86.html#inst_tag_77614_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_86.html#inst_tag_77614_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_86.html#inst_tag_77614_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_86.html#inst_tag_77615"  onclick="showContent('inst_tag_77615')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LSMODE_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77615_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_86.html#inst_tag_77615_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77615_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_86.html#inst_tag_77616"  onclick="showContent('inst_tag_77616')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77616_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_86.html#inst_tag_77616_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77616_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_86.html#inst_tag_77617"  onclick="showContent('inst_tag_77617')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_86.html#inst_tag_77617_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_86.html#inst_tag_77617_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_86.html#inst_tag_77617_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_86.html#inst_tag_77618"  onclick="showContent('inst_tag_77618')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMIBVALID_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77618_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_86.html#inst_tag_77618_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77618_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_86.html#inst_tag_77619"  onclick="showContent('inst_tag_77619')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_ADP_PROBE_ANA_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77619_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_86.html#inst_tag_77619_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77619_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_86.html#inst_tag_77620"  onclick="showContent('inst_tag_77620')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_ADP_SENSE_ANA_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77620_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_86.html#inst_tag_77620_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77620_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_86.html#inst_tag_77621"  onclick="showContent('inst_tag_77621')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DCD_COMP_STS_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77621_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_86.html#inst_tag_77621_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77621_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_86.html#inst_tag_77622"  onclick="showContent('inst_tag_77622')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DM_VDAT_REF_COMP_STS_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77622_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_86.html#inst_tag_77622_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77622_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_86.html#inst_tag_77623"  onclick="showContent('inst_tag_77623')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DM_VLGC_COMP_STS_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77623_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_86.html#inst_tag_77623_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77623_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_86.html#inst_tag_77624"  onclick="showContent('inst_tag_77624')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DP_VDAT_REF_COMP_STS_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77624_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_86.html#inst_tag_77624_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_86.html#inst_tag_77624_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_87.html#inst_tag_77625"  onclick="showContent('inst_tag_77625')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_A_COMP_STS_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77625_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_87.html#inst_tag_77625_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77625_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_87.html#inst_tag_77626"  onclick="showContent('inst_tag_77626')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_B_COMP_STS_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77626_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_87.html#inst_tag_77626_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77626_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_87.html#inst_tag_77627"  onclick="showContent('inst_tag_77627')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_C_COMP_STS_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77627_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_87.html#inst_tag_77627_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77627_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_87.html#inst_tag_77628"  onclick="showContent('inst_tag_77628')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMISESSEND_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77628_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1118_87.html#inst_tag_77628_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77628_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_87.html#inst_tag_77629"  onclick="showContent('inst_tag_77629')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_FLOAT_COMP_STS_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77629_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_87.html#inst_tag_77629_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77629_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_87.html#inst_tag_77630"  onclick="showContent('inst_tag_77630')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_GND_COMP_STS_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77630_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_87.html#inst_tag_77630_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77630_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_87.html#inst_tag_77631"  onclick="showContent('inst_tag_77631')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMILINESTATE1_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77631_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_87.html#inst_tag_77631_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77631_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_87.html#inst_tag_77632"  onclick="showContent('inst_tag_77632')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMILINESTATE0_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77632_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_87.html#inst_tag_77632_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77632_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_87.html#inst_tag_77633"  onclick="showContent('inst_tag_77633')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WUINTREQ_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77633_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_87.html#inst_tag_77633_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77633_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_87.html#inst_tag_77634"  onclick="showContent('inst_tag_77634')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSFAULT_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77634_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1118_87.html#inst_tag_77634_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77634_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_87.html#inst_tag_77635"  onclick="showContent('inst_tag_77635')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77635_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_87.html#inst_tag_77635_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_87.html#inst_tag_77635_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_88.html#inst_tag_77636"  onclick="showContent('inst_tag_77636')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_88.html#inst_tag_77636_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_88.html#inst_tag_77636_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_88.html#inst_tag_77636_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_88.html#inst_tag_77637"  onclick="showContent('inst_tag_77637')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_TSFR_RDATA_REQ_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_88.html#inst_tag_77637_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_88.html#inst_tag_77637_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_88.html#inst_tag_77637_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_88.html#inst_tag_77638"  onclick="showContent('inst_tag_77638')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_RX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_88.html#inst_tag_77638_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_88.html#inst_tag_77638_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_88.html#inst_tag_77638_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_88.html#inst_tag_77639"  onclick="showContent('inst_tag_77639')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_RX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_88.html#inst_tag_77639_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_88.html#inst_tag_77639_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_88.html#inst_tag_77639_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_88.html#inst_tag_77640"  onclick="showContent('inst_tag_77640')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_TX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_88.html#inst_tag_77640_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_88.html#inst_tag_77640_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_88.html#inst_tag_77640_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_88.html#inst_tag_77641"  onclick="showContent('inst_tag_77641')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_TX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_88.html#inst_tag_77641_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_88.html#inst_tag_77641_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_88.html#inst_tag_77641_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_88.html#inst_tag_77642"  onclick="showContent('inst_tag_77642')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_88.html#inst_tag_77642_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_88.html#inst_tag_77642_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_88.html#inst_tag_77642_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_88.html#inst_tag_77643"  onclick="showContent('inst_tag_77643')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_88.html#inst_tag_77643_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_88.html#inst_tag_77643_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_88.html#inst_tag_77643_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_88.html#inst_tag_77644"  onclick="showContent('inst_tag_77644')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_88.html#inst_tag_77644_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_88.html#inst_tag_77644_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_88.html#inst_tag_77644_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_88.html#inst_tag_77645"  onclick="showContent('inst_tag_77645')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[1].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_88.html#inst_tag_77645_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_88.html#inst_tag_77645_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_88.html#inst_tag_77645_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_88.html#inst_tag_77646"  onclick="showContent('inst_tag_77646')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[2].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_88.html#inst_tag_77646_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_88.html#inst_tag_77646_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_88.html#inst_tag_77646_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_89.html#inst_tag_77647"  onclick="showContent('inst_tag_77647')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[3].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_89.html#inst_tag_77647_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_89.html#inst_tag_77647_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_89.html#inst_tag_77647_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_89.html#inst_tag_77648"  onclick="showContent('inst_tag_77648')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_SFRS_RST_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_89.html#inst_tag_77648_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_89.html#inst_tag_77648_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_89.html#inst_tag_77648_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_89.html#inst_tag_77649"  onclick="showContent('inst_tag_77649')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_SFRS_RST_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_89.html#inst_tag_77649_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_89.html#inst_tag_77649_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_89.html#inst_tag_77649_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_89.html#inst_tag_77650"  onclick="showContent('inst_tag_77650')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_89.html#inst_tag_77650_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_89.html#inst_tag_77650_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_89.html#inst_tag_77650_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_89.html#inst_tag_77651"  onclick="showContent('inst_tag_77651')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1118_89.html#inst_tag_77651_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1118_89.html#inst_tag_77651_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_89.html#inst_tag_77651_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_89.html#inst_tag_77652"  onclick="showContent('inst_tag_77652')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_0.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_89.html#inst_tag_77652_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_89.html#inst_tag_77652_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_89.html#inst_tag_77652_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_89.html#inst_tag_77653"  onclick="showContent('inst_tag_77653')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_1.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_89.html#inst_tag_77653_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_89.html#inst_tag_77653_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_89.html#inst_tag_77653_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_89.html#inst_tag_77654"  onclick="showContent('inst_tag_77654')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_2.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_89.html#inst_tag_77654_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_89.html#inst_tag_77654_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_89.html#inst_tag_77654_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_89.html#inst_tag_77655"  onclick="showContent('inst_tag_77655')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOF_RCV_DISABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_89.html#inst_tag_77655_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_89.html#inst_tag_77655_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_89.html#inst_tag_77655_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_89.html#inst_tag_77656"  onclick="showContent('inst_tag_77656')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_89.html#inst_tag_77656_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_89.html#inst_tag_77656_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_89.html#inst_tag_77656_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_89.html#inst_tag_77657"  onclick="showContent('inst_tag_77657')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_89.html#inst_tag_77657_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_89.html#inst_tag_77657_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_89.html#inst_tag_77657_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_90.html#inst_tag_77658"  onclick="showContent('inst_tag_77658')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIIDDIG_5K.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 87.50</td>
<td class="s10 cl rt"><a href="mod1118_90.html#inst_tag_77658_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1118_90.html#inst_tag_77658_Toggle" > 62.50</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_90.html#inst_tag_77658_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_90.html#inst_tag_77659"  onclick="showContent('inst_tag_77659')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMILINESTATE_5K.U_CDNS_SYNCFLOP</a></td>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt"><a href="mod1118_90.html#inst_tag_77659_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1118_90.html#inst_tag_77659_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_90.html#inst_tag_77659_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_90.html#inst_tag_77660"  onclick="showContent('inst_tag_77660')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIVBUSVALID_5K.U_CDNS_SYNCFLOP</a></td>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt"><a href="mod1118_90.html#inst_tag_77660_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1118_90.html#inst_tag_77660_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_90.html#inst_tag_77660_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_90.html#inst_tag_77661"  onclick="showContent('inst_tag_77661')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIAVALID_5K.U_CDNS_SYNCFLOP</a></td>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt"><a href="mod1118_90.html#inst_tag_77661_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1118_90.html#inst_tag_77661_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_90.html#inst_tag_77661_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_90.html#inst_tag_77662"  onclick="showContent('inst_tag_77662')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPID_ACK_5K.U_CDNS_SYNCFLOP</a></td>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt"><a href="mod1118_90.html#inst_tag_77662_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1118_90.html#inst_tag_77662_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_90.html#inst_tag_77662_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_90.html#inst_tag_77663"  onclick="showContent('inst_tag_77663')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPDP_ACK_5K.U_CDNS_SYNCFLOP</a></td>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt"><a href="mod1118_90.html#inst_tag_77663_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1118_90.html#inst_tag_77663_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_90.html#inst_tag_77663_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_90.html#inst_tag_77664"  onclick="showContent('inst_tag_77664')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPVBUS_ACK_5K.U_CDNS_SYNCFLOP</a></td>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt"><a href="mod1118_90.html#inst_tag_77664_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1118_90.html#inst_tag_77664_Toggle" > 37.50</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_90.html#inst_tag_77664_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_90.html#inst_tag_77665"  onclick="showContent('inst_tag_77665')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPID_UTMI.U_CDNS_SYNCFLOP</a></td>
<td class="s4 cl rt"> 40.83</td>
<td class="s6 cl rt"><a href="mod1118_90.html#inst_tag_77665_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1118_90.html#inst_tag_77665_Toggle" > 12.50</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_90.html#inst_tag_77665_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_90.html#inst_tag_77666"  onclick="showContent('inst_tag_77666')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPDP_UTMI.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_90.html#inst_tag_77666_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_90.html#inst_tag_77666_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_90.html#inst_tag_77666_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_90.html#inst_tag_77667"  onclick="showContent('inst_tag_77667')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPVBUS_UTMI.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_90.html#inst_tag_77667_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_90.html#inst_tag_77667_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_90.html#inst_tag_77667_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_90.html#inst_tag_77668"  onclick="showContent('inst_tag_77668')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_WUINTREQ_UP.U_CDNS_SYNCFLOP</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1118_90.html#inst_tag_77668_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_90.html#inst_tag_77668_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1118_90.html#inst_tag_77668_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_91.html#inst_tag_77669"  onclick="showContent('inst_tag_77669')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_RESET.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_91.html#inst_tag_77669_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_91.html#inst_tag_77669_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_91.html#inst_tag_77669_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_91.html#inst_tag_77670"  onclick="showContent('inst_tag_77670')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_DATABUS_RESET.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_91.html#inst_tag_77670_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_91.html#inst_tag_77670_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_91.html#inst_tag_77670_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_91.html#inst_tag_77671"  onclick="showContent('inst_tag_77671')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_ADDR_REQ_REF.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_91.html#inst_tag_77671_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_91.html#inst_tag_77671_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_91.html#inst_tag_77671_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_91.html#inst_tag_77672"  onclick="showContent('inst_tag_77672')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_WDATA_REQ_REF.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_91.html#inst_tag_77672_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_91.html#inst_tag_77672_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_91.html#inst_tag_77672_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_91.html#inst_tag_77673"  onclick="showContent('inst_tag_77673')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_RSTB_REF.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_91.html#inst_tag_77673_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_91.html#inst_tag_77673_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_91.html#inst_tag_77673_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_91.html#inst_tag_77674"  onclick="showContent('inst_tag_77674')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_UTMISLEEPM_BIST_REF.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_91.html#inst_tag_77674_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_91.html#inst_tag_77674_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_91.html#inst_tag_77674_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1118_91.html#inst_tag_77675"  onclick="showContent('inst_tag_77675')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_SLEEPM_REFCLK.U_CDNS_SYNCFLOP</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod1118_91.html#inst_tag_77675_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1118_91.html#inst_tag_77675_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1118_91.html#inst_tag_77675_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_cdnsdru_datasync_v1'>
<a name="Line"></a>
Line Coverage for Module : <a name="453080961"></a>
<a href="mod1118.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76668_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_mii_bridge.gen_rgmii.i_rgmii.i_cdnsdru_datasync_v1_gmii_gigabit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76669_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76670_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76671_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_col</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76672_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_crs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76673_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76676_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76677_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_new_pause_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76678_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76679_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_tx_lpi_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76680_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_dma_tx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76681_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76682_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_spec_add1_active.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76683_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_rx_dv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76684_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_apply_bp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76685_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_sof_tx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76686_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_safe_to_sample.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76687_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76688_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_one_step_sync_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76689_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_oss_correction_field</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76690_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_cdnsdru_datasync_v1_tsu_hold[0]</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76691_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.i_tog_det_ets_upd.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76692_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76693_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76694_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76695_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76696_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76697_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pfc_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76698_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ext_rxq_sel_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76699_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_filter.i_cdnsdru_datasync_v1_tx_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76701_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_edma_sync_toggle_detect_rx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76702_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_gem_rx_per_queue_flush.gen_fill_lvl_breached_sync[0].i_fill_lvl_breached_sync_rx</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76703_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_has_dma.i_edma_sync_toggle_detect_dma_rx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76704_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_cdnsdru_datasync_v1_sof_rx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76705_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76706_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_rx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76707_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76708_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76709_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76710_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76711_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76712_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76713_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76714_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_rx_lockup_detect.i_edma_sync_toggle_detect_cnt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76715_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76716_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_ext_interrupt_in.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76717_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_mdio_in</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76718_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76719_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76720_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_pause_time_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76721_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_coll_occured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76722_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76723_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_buff_not_rdy.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76724_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76725_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_dma_go</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76727_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76728_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76731_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_pfc_negotiate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76733_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_lpi_indicate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76734_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76735_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76736_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76737_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76739_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_axi_xaction_out</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76740_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76741_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76742_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76743_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76744_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76745_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76746_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76747_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76748_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76749_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76750_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76751_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76752_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76753_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76754_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76755_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76756_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76757_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76758_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76759_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76760_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76762_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76763_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76764_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76765_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76766_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76767_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76768_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76769_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76770_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76771_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76772_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76773_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76774_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76775_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76776_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76777_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76778_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76779_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76780_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76781_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76782_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76783_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_tx_lockup_det[0].i_sync_lockup_timer_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76784_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76785_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76786_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76787_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76788_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76789_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76790_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit1_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76791_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit2_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76792_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit0_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76793_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit3_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76794_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76795_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76796_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CLROUTBSY_SETUP_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76797_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CLROUTBSY_SETUP_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76798_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76799_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76800_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76801_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76802_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76803_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76804_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76805_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76806_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76807_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76808_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76809_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76810_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76811_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76812_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTIN_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76813_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTIN_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76814_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTOUT_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76815_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTOUT_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76816_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETOUTBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76817_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETOUTBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76818_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETINBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76819_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETINBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76820_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBOUTBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76821_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBOUTBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76822_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBINBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76823_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBINBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76824_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76825_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76826_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76827_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76828_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76829_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76830_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76831_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76832_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCETLPM_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76833_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCETLPM_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76834_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSETTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76835_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSETTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76836_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCCLRTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76837_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCCLRTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76838_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CHGSETUP_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76839_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CHGSETUP_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76840_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETADDR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76841_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETADDR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76842_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEREQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76843_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEREQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76844_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEERR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76845_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEERR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76846_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODENAK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76847_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODENAK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76848_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETUPACK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76849_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETUPACK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76850_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76851_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76852_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[1].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76853_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[2].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76854_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76855_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0VAL.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76856_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SFREP0TOGGLEIN.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76857_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SFREP0TOGGLEOUT.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76858_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76859_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76860_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76861_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76862_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76863_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76864_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76865_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76866_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76867_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76868_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76869_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76870_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76871_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76872_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76873_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76874_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76875_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76876_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76877_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76878_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76879_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76880_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76881_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76882_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76883_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76884_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76885_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76886_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76887_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76888_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76889_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76890_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76891_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76892_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76893_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76894_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76895_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76896_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76897_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76898_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76899_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76900_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76901_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76902_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76903_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76904_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76905_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76906_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76907_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76908_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76909_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76910_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76911_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76912_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76913_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76914_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76915_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76916_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76917_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76918_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76919_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76920_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76921_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76922_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76923_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76924_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76925_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76926_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76927_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76928_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76929_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76930_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76931_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76932_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76933_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76934_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76935_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76936_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76937_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76938_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76939_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76940_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76941_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76942_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76943_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76944_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76945_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76946_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76947_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76948_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76949_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76950_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76951_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76952_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76953_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76954_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76955_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76956_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76957_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76958_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76959_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76960_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76961_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76962_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76963_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76964_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76965_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76966_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76967_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76968_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76969_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76970_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76971_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76972_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76973_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76974_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76975_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76976_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76977_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76978_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76979_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76980_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76981_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76982_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76983_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76984_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76985_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76986_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76987_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76988_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76989_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76990_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76991_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76992_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76993_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76994_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76995_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76996_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76997_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_76998_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_76999_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77000_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77001_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77002_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77003_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77004_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77005_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77006_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77007_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77008_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77009_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77010_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77011_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77012_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77013_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77014_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77015_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77016_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77017_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77018_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77019_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77020_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77021_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77022_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77023_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77024_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77025_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77026_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77027_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77028_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77029_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77030_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77031_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77032_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77033_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77034_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77035_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77036_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77037_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77038_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77039_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77040_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77041_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77042_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77043_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77044_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77045_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77046_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77047_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77048_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77049_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77050_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77051_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77052_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77053_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77054_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77055_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77056_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77057_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77058_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77059_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77060_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77061_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77062_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77063_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77064_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77065_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77066_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77067_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77068_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77069_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77070_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77071_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77072_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77073_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77074_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77075_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77076_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77077_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77078_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77079_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77080_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77081_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77082_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77083_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77084_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77085_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77086_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77087_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77088_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77089_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77090_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77091_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77092_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77093_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77094_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77095_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77096_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77097_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77098_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77099_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77100_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77101_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77102_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77103_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77104_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77105_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77106_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77107_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77108_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77109_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77110_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77111_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77112_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77113_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77114_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77115_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77116_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77117_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77118_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77119_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77120_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77121_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77122_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77123_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77124_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77125_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77126_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77127_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77128_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77129_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77130_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77131_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77132_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77133_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77134_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77135_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77136_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77137_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77138_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77139_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77140_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77141_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77142_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77143_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77144_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77145_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77146_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77147_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77148_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77149_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77150_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77151_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77152_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77153_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77154_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77155_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77156_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77157_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77158_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77159_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77160_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77161_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77162_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77163_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77164_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77165_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77166_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77167_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77168_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77169_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77170_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77171_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77172_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77173_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77174_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77175_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77176_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77177_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77178_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77179_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77180_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77181_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77182_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77183_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77184_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77185_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77186_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77187_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77188_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77189_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77190_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77191_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77192_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77193_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77194_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77195_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77196_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77197_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77198_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77199_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77200_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77201_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77202_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77203_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77204_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77205_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77206_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77207_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77208_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77209_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77210_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77211_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77212_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77213_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77214_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77215_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77216_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77217_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77218_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77219_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77220_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77221_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77222_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77223_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77224_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77225_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77226_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77227_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77228_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77229_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77230_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77231_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77232_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77233_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77234_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77235_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77236_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77237_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77238_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77239_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77240_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77241_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77242_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77243_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77244_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77245_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77246_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77247_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77248_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77249_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77250_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77251_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77252_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77253_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77254_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77255_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77256_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77257_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77258_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77259_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77260_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77261_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77262_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77263_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77264_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77265_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77266_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77267_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77268_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77269_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77270_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77271_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77272_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77273_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77274_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77275_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77276_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77277_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77278_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77279_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77280_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77281_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77282_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77283_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77284_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77285_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77286_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77287_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77288_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77289_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77290_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77291_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77292_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77293_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77294_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77295_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77296_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77297_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77298_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77299_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77300_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77301_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77302_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77303_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77304_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77305_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77306_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77307_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77308_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77309_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77310_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77311_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77312_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77313_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77314_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77315_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77316_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77317_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77318_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77319_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77320_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77321_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77322_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77323_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77324_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77325_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77326_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77327_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77328_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77329_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77330_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77331_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77332_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77333_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77334_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77335_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77336_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77337_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77338_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77339_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77340_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77341_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77342_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77343_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77344_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77345_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77346_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77347_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77348_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77349_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77350_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77351_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77352_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77353_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77354_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77355_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77356_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77357_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77358_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77359_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77360_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77361_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77362_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77363_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77364_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77365_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77366_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77367_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77368_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77369_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77370_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77371_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77372_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77373_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77374_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77375_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77376_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77377_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77378_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77379_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77380_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77381_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77382_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77383_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77384_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77385_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77386_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77387_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77388_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77389_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77390_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77391_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77392_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77393_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77394_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77395_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77396_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77397_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77398_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77399_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77400_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77401_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77402_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77403_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77404_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77405_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77406_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77407_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77408_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77409_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77410_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77411_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77412_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77413_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77414_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77415_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77416_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77417_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77418_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77419_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77420_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77421_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77422_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77423_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77424_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77425_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77426_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77427_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77428_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77429_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77430_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77431_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77432_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77433_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77434_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77435_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77436_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77437_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77438_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77439_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77440_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77441_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77442_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77443_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77444_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77445_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77446_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77447_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77448_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77449_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77450_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77451_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77452_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77453_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77454_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77455_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77456_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77457_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77458_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77459_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77460_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77461_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77462_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77463_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77464_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77465_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77466_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77467_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77468_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77469_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77470_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77471_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77472_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77473_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77474_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77475_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77476_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77477_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77478_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77479_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77480_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77481_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77482_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77483_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77484_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77485_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77486_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77487_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77488_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77489_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77490_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77491_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77492_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77493_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77494_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77495_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77496_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77497_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77498_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77499_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77500_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77501_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77502_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77503_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77504_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77505_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77506_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77507_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77508_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77509_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77510_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77511_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77512_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77513_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77514_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77515_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77516_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77517_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77518_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77519_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77520_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77521_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77522_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77523_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77524_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77525_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77526_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77527_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77528_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77529_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77530_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77531_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77532_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77533_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77534_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77535_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77536_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDLEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77537_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDLEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77538_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SRPDETIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77539_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SRPDETIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77540_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LOCSOFIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77541_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LOCSOFIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77542_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSERRIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77543_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSERRIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77544_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PERIPHIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77545_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PERIPHIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77546_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDCHANGEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77547_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDCHANGEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77548_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HOSTDISCONIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77549_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HOSTDISCONIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77550_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BSE0SRPIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77551_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BSE0SRPIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77552_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESETIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77553_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESETIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77554_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSMODEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77555_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSMODEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77556_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77557_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77558_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77559_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77560_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ENTERHM_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77561_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ENTERHM_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77562_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUTPNGIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77563_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUTPNGIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77564_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_INNAK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77565_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_INNAK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77566_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIHOSTDISCON_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 40.83</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77567_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIIDDIG_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77568_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIVBUSVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77569_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIAVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77570_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIBVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77571_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMISESSEND_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77572_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOFIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77573_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOFIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77574_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77575_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77576_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77577_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77578_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCSENDSOF_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77579_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCSENDSOF_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77580_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SETTOKEN_IRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77581_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SETTOKEN_IRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77582_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ISOSOFPULSEREQUP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77583_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ISOSOFPULSEREQUP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77584_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPMIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77585_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPMIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77586_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPREQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77587_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPREQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77588_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DISCON_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77589_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESET_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77590_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UPSTREN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77591_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77592_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77593_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77594_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77595_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77596_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77597_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CLRBHNPEN_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77598_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CLRBHNPEN_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77599_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ADP_CHANGE_ACK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77600_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ADP_CHANGE_ACK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77601_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SLEEPM_EN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77602_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPENDM_EN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77603_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WAKESRC_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77604_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSDISABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77605_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SIGRSUM_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77606_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SIGRSUMCLR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77607_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRSTSIG_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77608_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRSTSIGCLR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77609_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WAKEUP_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77610_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_NYET_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77611_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_USBIRQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77612_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_AUTO_ENTRY_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77613_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPENDM_REQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77614_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SLEEPM_REQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77615_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LSMODE_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77616_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77617_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77618_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMIBVALID_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77619_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_ADP_PROBE_ANA_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77620_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_ADP_SENSE_ANA_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77621_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DCD_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77622_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DM_VDAT_REF_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77623_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DM_VLGC_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77624_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DP_VDAT_REF_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77625_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_A_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77626_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_B_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77627_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_C_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77628_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMISESSEND_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77629_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_FLOAT_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77630_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_GND_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77631_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMILINESTATE1_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77632_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMILINESTATE0_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77633_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WUINTREQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77634_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSFAULT_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77635_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77636_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77637_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_TSFR_RDATA_REQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77638_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_RX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77639_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_RX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77640_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_TX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77641_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_TX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77642_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77643_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77644_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77645_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[1].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77646_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[2].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77647_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[3].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77648_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_SFRS_RST_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77649_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_SFRS_RST_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77650_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77651_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77652_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_0.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77653_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_1.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77654_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_2.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77655_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOF_RCV_DISABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77656_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77657_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 87.50</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77658_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIIDDIG_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77659_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMILINESTATE_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77660_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIVBUSVALID_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77661_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIAVALID_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77662_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPID_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77663_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPDP_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77664_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPVBUS_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 40.83</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77665_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPID_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77666_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPDP_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77667_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPVBUS_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77668_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_WUINTREQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77669_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_RESET.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77670_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_DATABUS_RESET.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77671_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_ADDR_REQ_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77672_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_WDATA_REQ_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77673_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_RSTB_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77674_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_UTMISLEEPM_BIST_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77675_Line" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_SLEEPM_REFCLK.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="605561341"></a>
<a href="mod1118.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=3,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76674_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause_pfc.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76738_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 1
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 2
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="56028132"></a>
<a href="mod1118.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=2,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76675_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_rx_fill_level.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76726_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_dma_descr_ptr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76761_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 1
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="1267150814"></a>
<a href="mod1118.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=4,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76700_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_wol_mask</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76729_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76730_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>20</td><td>20</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 1
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 2
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 3
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="381458590"></a>
<a href="mod1118.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=8,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76732_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_rx_pfc_paused</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>40</td><td>40</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 1
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 2
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 3
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 4
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 5
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 6
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 7
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="56028132"></a>
<a href="mod1118.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=2,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76675_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_rx_fill_level.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76726_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_dma_descr_ptr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76761_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1267150814"></a>
<a href="mod1118.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=4,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76700_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_wol_mask</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76729_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76730_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="453080961"></a>
<a href="mod1118.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76668_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_mii_bridge.gen_rgmii.i_rgmii.i_cdnsdru_datasync_v1_gmii_gigabit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76669_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76670_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76671_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_col</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76672_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_crs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76673_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76676_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76677_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_new_pause_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76678_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76679_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_tx_lpi_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76680_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_dma_tx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76681_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76682_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_spec_add1_active.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76683_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_rx_dv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76684_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_apply_bp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76685_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_sof_tx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76686_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_safe_to_sample.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76687_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76688_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_one_step_sync_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76689_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_oss_correction_field</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76690_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_cdnsdru_datasync_v1_tsu_hold[0]</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76691_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.i_tog_det_ets_upd.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76692_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76693_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76694_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76695_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76696_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76697_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pfc_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76698_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ext_rxq_sel_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76699_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_filter.i_cdnsdru_datasync_v1_tx_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76701_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_edma_sync_toggle_detect_rx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76702_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_gem_rx_per_queue_flush.gen_fill_lvl_breached_sync[0].i_fill_lvl_breached_sync_rx</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76703_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_has_dma.i_edma_sync_toggle_detect_dma_rx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76704_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_cdnsdru_datasync_v1_sof_rx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76705_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76706_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_rx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76707_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76708_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76709_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76710_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76711_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76712_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76713_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76714_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_rx_lockup_detect.i_edma_sync_toggle_detect_cnt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76715_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76716_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_ext_interrupt_in.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76717_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_mdio_in</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76718_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76719_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76720_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_pause_time_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76721_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_coll_occured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76722_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76723_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_buff_not_rdy.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76724_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76725_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_dma_go</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76727_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76728_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76731_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_pfc_negotiate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76733_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_lpi_indicate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76734_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76735_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76736_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76737_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76739_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_axi_xaction_out</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76740_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76741_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76742_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76743_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76744_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76745_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76746_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76747_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76748_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76749_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76750_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76751_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76752_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76753_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76754_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76755_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76756_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76757_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76758_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76759_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76760_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76762_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76763_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76764_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76765_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76766_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76767_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76768_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76769_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76770_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76771_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76772_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76773_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76774_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76775_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76776_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76777_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76778_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76779_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76780_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76781_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76782_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76783_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_tx_lockup_det[0].i_sync_lockup_timer_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76784_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76785_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76786_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76787_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76788_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76789_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76790_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit1_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76791_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit2_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76792_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit0_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76793_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit3_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76794_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76795_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76796_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CLROUTBSY_SETUP_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76797_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CLROUTBSY_SETUP_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76798_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76799_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76800_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76801_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76802_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76803_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76804_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76805_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76806_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76807_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76808_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76809_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76810_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76811_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76812_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTIN_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76813_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTIN_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76814_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTOUT_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76815_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTOUT_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76816_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETOUTBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76817_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETOUTBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76818_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETINBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76819_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETINBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76820_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBOUTBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76821_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBOUTBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76822_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBINBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76823_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBINBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76824_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76825_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76826_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76827_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76828_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76829_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76830_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76831_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76832_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCETLPM_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76833_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCETLPM_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76834_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSETTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76835_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSETTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76836_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCCLRTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76837_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCCLRTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76838_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CHGSETUP_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76839_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CHGSETUP_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76840_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETADDR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76841_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETADDR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76842_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEREQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76843_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEREQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76844_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEERR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76845_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEERR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76846_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODENAK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76847_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODENAK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76848_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETUPACK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76849_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETUPACK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76850_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76851_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76852_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[1].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76853_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[2].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76854_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76855_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0VAL.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76856_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SFREP0TOGGLEIN.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76857_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SFREP0TOGGLEOUT.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76858_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76859_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76860_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76861_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76862_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76863_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76864_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76865_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76866_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76867_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76868_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76869_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76870_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76871_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76872_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76873_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76874_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76875_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76876_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76877_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76878_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76879_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76880_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76881_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76882_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76883_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76884_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76885_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76886_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76887_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76888_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76889_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76890_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76891_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76892_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76893_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76894_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76895_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76896_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76897_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76898_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76899_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76900_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76901_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76902_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76903_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76904_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76905_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76906_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76907_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76908_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76909_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76910_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76911_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76912_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76913_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76914_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76915_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76916_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76917_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76918_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76919_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76920_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76921_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76922_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76923_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76924_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76925_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76926_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76927_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76928_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76929_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76930_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76931_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76932_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76933_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76934_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76935_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76936_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76937_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76938_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76939_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76940_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76941_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76942_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76943_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76944_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76945_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76946_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76947_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76948_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76949_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76950_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76951_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76952_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76953_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76954_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76955_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76956_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76957_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76958_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76959_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76960_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76961_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76962_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76963_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76964_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76965_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76966_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76967_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76968_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76969_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76970_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76971_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76972_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76973_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76974_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76975_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76976_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76977_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76978_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76979_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76980_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76981_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76982_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76983_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76984_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76985_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76986_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76987_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76988_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76989_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76990_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76991_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76992_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76993_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76994_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76995_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76996_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76997_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_76998_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_76999_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77000_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77001_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77002_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77003_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77004_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77005_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77006_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77007_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77008_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77009_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77010_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77011_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77012_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77013_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77014_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77015_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77016_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77017_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77018_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77019_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77020_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77021_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77022_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77023_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77024_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77025_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77026_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77027_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77028_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77029_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77030_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77031_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77032_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77033_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77034_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77035_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77036_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77037_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77038_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77039_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77040_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77041_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77042_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77043_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77044_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77045_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77046_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77047_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77048_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77049_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77050_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77051_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77052_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77053_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77054_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77055_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77056_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77057_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77058_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77059_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77060_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77061_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77062_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77063_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77064_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77065_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77066_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77067_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77068_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77069_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77070_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77071_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77072_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77073_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77074_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77075_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77076_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77077_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77078_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77079_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77080_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77081_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77082_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77083_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77084_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77085_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77086_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77087_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77088_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77089_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77090_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77091_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77092_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77093_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77094_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77095_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77096_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77097_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77098_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77099_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77100_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77101_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77102_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77103_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77104_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77105_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77106_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77107_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77108_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77109_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77110_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77111_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77112_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77113_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77114_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77115_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77116_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77117_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77118_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77119_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77120_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77121_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77122_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77123_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77124_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77125_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77126_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77127_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77128_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77129_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77130_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77131_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77132_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77133_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77134_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77135_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77136_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77137_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77138_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77139_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77140_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77141_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77142_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77143_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77144_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77145_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77146_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77147_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77148_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77149_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77150_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77151_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77152_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77153_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77154_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77155_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77156_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77157_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77158_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77159_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77160_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77161_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77162_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77163_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77164_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77165_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77166_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77167_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77168_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77169_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77170_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77171_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77172_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77173_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77174_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77175_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77176_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77177_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77178_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77179_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77180_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77181_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77182_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77183_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77184_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77185_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77186_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77187_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77188_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77189_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77190_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77191_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77192_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77193_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77194_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77195_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77196_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77197_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77198_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77199_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77200_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77201_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77202_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77203_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77204_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77205_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77206_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77207_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77208_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77209_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77210_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77211_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77212_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77213_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77214_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77215_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77216_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77217_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77218_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77219_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77220_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77221_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77222_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77223_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77224_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77225_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77226_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77227_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77228_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77229_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77230_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77231_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77232_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77233_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77234_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77235_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77236_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77237_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77238_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77239_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77240_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77241_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77242_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77243_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77244_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77245_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77246_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77247_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77248_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77249_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77250_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77251_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77252_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77253_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77254_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77255_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77256_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77257_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77258_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77259_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77260_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77261_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77262_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77263_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77264_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77265_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77266_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77267_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77268_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77269_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77270_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77271_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77272_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77273_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77274_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77275_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77276_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77277_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77278_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77279_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77280_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77281_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77282_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77283_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77284_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77285_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77286_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77287_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77288_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77289_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77290_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77291_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77292_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77293_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77294_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77295_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77296_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77297_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77298_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77299_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77300_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77301_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77302_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77303_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77304_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77305_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77306_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77307_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77308_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77309_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77310_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77311_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77312_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77313_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77314_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77315_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77316_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77317_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77318_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77319_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77320_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77321_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77322_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77323_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77324_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77325_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77326_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77327_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77328_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77329_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77330_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77331_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77332_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77333_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77334_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77335_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77336_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77337_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77338_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77339_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77340_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77341_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77342_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77343_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77344_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77345_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77346_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77347_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77348_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77349_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77350_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77351_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77352_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77353_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77354_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77355_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77356_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77357_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77358_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77359_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77360_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77361_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77362_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77363_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77364_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77365_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77366_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77367_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77368_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77369_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77370_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77371_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77372_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77373_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77374_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77375_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77376_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77377_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77378_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77379_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77380_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77381_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77382_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77383_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77384_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77385_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77386_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77387_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77388_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77389_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77390_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77391_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77392_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77393_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77394_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77395_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77396_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77397_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77398_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77399_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77400_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77401_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77402_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77403_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77404_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77405_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77406_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77407_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77408_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77409_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77410_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77411_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77412_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77413_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77414_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77415_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77416_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77417_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77418_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77419_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77420_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77421_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77422_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77423_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77424_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77425_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77426_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77427_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77428_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77429_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77430_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77431_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77432_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77433_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77434_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77435_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77436_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77437_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77438_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77439_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77440_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77441_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77442_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77443_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77444_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77445_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77446_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77447_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77448_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77449_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77450_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77451_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77452_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77453_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77454_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77455_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77456_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77457_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77458_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77459_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77460_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77461_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77462_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77463_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77464_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77465_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77466_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77467_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77468_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77469_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77470_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77471_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77472_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77473_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77474_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77475_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77476_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77477_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77478_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77479_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77480_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77481_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77482_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77483_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77484_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77485_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77486_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77487_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77488_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77489_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77490_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77491_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77492_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77493_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77494_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77495_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77496_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77497_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77498_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77499_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77500_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77501_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77502_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77503_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77504_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77505_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77506_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77507_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77508_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77509_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77510_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77511_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77512_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77513_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77514_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77515_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77516_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77517_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77518_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77519_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77520_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77521_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77522_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77523_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77524_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77525_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77526_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77527_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77528_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77529_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77530_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77531_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77532_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77533_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77534_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77535_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77536_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDLEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77537_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDLEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77538_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SRPDETIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77539_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SRPDETIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77540_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LOCSOFIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77541_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LOCSOFIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77542_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSERRIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77543_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSERRIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77544_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PERIPHIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77545_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PERIPHIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77546_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDCHANGEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77547_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDCHANGEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77548_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HOSTDISCONIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77549_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HOSTDISCONIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77550_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BSE0SRPIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77551_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BSE0SRPIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77552_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESETIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77553_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESETIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77554_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSMODEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77555_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSMODEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77556_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77557_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77558_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77559_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77560_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ENTERHM_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77561_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ENTERHM_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77562_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUTPNGIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77563_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUTPNGIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77564_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_INNAK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77565_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_INNAK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77566_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIHOSTDISCON_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 40.83</td>
<td class="s1 cl rt"> 12.50</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77567_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIIDDIG_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77568_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIVBUSVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77569_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIAVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77570_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIBVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77571_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMISESSEND_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77572_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOFIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77573_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOFIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77574_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77575_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77576_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77577_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77578_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCSENDSOF_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77579_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCSENDSOF_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77580_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SETTOKEN_IRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77581_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SETTOKEN_IRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77582_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ISOSOFPULSEREQUP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77583_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ISOSOFPULSEREQUP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77584_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPMIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77585_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPMIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77586_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPREQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77587_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPREQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77588_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DISCON_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77589_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESET_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77590_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UPSTREN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77591_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77592_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77593_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77594_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77595_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77596_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77597_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CLRBHNPEN_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77598_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CLRBHNPEN_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77599_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ADP_CHANGE_ACK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77600_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ADP_CHANGE_ACK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77601_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SLEEPM_EN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77602_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPENDM_EN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77603_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WAKESRC_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77604_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSDISABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77605_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SIGRSUM_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77606_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SIGRSUMCLR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77607_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRSTSIG_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77608_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRSTSIGCLR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77609_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WAKEUP_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77610_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_NYET_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77611_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_USBIRQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77612_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_AUTO_ENTRY_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77613_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPENDM_REQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77614_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SLEEPM_REQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77615_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LSMODE_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77616_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77617_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77618_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMIBVALID_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77619_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_ADP_PROBE_ANA_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77620_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_ADP_SENSE_ANA_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77621_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DCD_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77622_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DM_VDAT_REF_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77623_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DM_VLGC_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77624_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DP_VDAT_REF_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77625_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_A_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77626_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_B_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77627_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_C_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77628_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMISESSEND_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77629_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_FLOAT_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77630_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_GND_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77631_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMILINESTATE1_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77632_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMILINESTATE0_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77633_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WUINTREQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77634_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSFAULT_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77635_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77636_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77637_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_TSFR_RDATA_REQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77638_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_RX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77639_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_RX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77640_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_TX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77641_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_TX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77642_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77643_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77644_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77645_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[1].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77646_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[2].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77647_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[3].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77648_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_SFRS_RST_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77649_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_SFRS_RST_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77650_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77651_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77652_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_0.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77653_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_1.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77654_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_2.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77655_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOF_RCV_DISABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77656_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77657_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 87.50</td>
<td class="s6 cl rt"> 62.50</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77658_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIIDDIG_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77659_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMILINESTATE_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77660_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIVBUSVALID_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77661_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIAVALID_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77662_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPID_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77663_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPDP_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s3 cl rt"> 37.50</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77664_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPVBUS_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 40.83</td>
<td class="s1 cl rt"> 12.50</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77665_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPID_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77666_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPDP_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77667_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPVBUS_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77668_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_WUINTREQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77669_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_RESET.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77670_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_DATABUS_RESET.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77671_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_ADDR_REQ_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77672_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_WDATA_REQ_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77673_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_RSTB_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77674_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_UTMISLEEPM_BIST_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77675_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_SLEEPM_REFCLK.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="381458590"></a>
<a href="mod1118.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=8,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76732_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_rx_pfc_paused</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="605561341"></a>
<a href="mod1118.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=3,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76674_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause_pfc.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76738_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">4</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">4</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">4</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">4</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="453080961"></a>
<a href="mod1118.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76668_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_mii_bridge.gen_rgmii.i_rgmii.i_cdnsdru_datasync_v1_gmii_gigabit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76669_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76670_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76671_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_col</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76672_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_crs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76676_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76679_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_tx_lpi_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76683_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_rx_dv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76684_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_apply_bp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76685_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_sof_tx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76688_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_one_step_sync_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76689_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_oss_correction_field</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76690_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_cdnsdru_datasync_v1_tsu_hold[0]</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76694_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76695_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76696_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76697_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pfc_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76698_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ext_rxq_sel_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76699_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_filter.i_cdnsdru_datasync_v1_tx_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76702_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_gem_rx_per_queue_flush.gen_fill_lvl_breached_sync[0].i_fill_lvl_breached_sync_rx</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76704_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_cdnsdru_datasync_v1_sof_rx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76709_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76710_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76711_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76712_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76713_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76715_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76717_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_mdio_in</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76720_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_pause_time_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76725_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_dma_go</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76731_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_pfc_negotiate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76733_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_lpi_indicate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76739_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_axi_xaction_out</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76749_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76750_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76752_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76756_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76757_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76758_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76765_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76766_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76768_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76769_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76777_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76778_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76779_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76780_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76783_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_tx_lockup_det[0].i_sync_lockup_timer_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76784_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76787_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76790_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit1_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76791_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit2_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76792_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit0_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76793_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit3_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76673_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76677_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_new_pause_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76678_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76680_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_dma_tx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76681_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76682_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_spec_add1_active.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76686_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_safe_to_sample.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_1.html#inst_tag_76687_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76691_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.i_tog_det_ets_upd.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76701_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_edma_sync_toggle_detect_rx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76703_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_has_dma.i_edma_sync_toggle_detect_dma_rx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76705_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76706_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_rx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76714_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_rx_lockup_detect.i_edma_sync_toggle_detect_cnt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76716_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_ext_interrupt_in.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76718_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76719_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76721_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_coll_occured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_4.html#inst_tag_76722_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76723_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_buff_not_rdy.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76724_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76727_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76728_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76734_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76735_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76736_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76737_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76740_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76741_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76746_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76747_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76748_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76751_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76753_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76754_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76755_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76759_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76760_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76762_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76763_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76764_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76767_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76770_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76771_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76772_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76773_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76775_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76776_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76781_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76782_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76785_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76786_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_10.html#inst_tag_76788_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76789_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76794_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76795_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76796_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CLROUTBSY_SETUP_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76797_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CLROUTBSY_SETUP_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76798_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_11.html#inst_tag_76799_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76800_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76801_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76802_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76803_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76804_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76805_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76806_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76807_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76808_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76809_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_12.html#inst_tag_76810_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76811_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76812_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTIN_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76813_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTIN_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76814_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTOUT_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76815_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FIFORSTOUT_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76816_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETOUTBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76817_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETOUTBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76818_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETINBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76819_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETINBSYREQ_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76820_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBOUTBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_13.html#inst_tag_76821_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBOUTBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76822_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBINBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76823_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_USBINBSYCLR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76824_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76825_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76826_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76827_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76828_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76829_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76830_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76831_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_14.html#inst_tag_76832_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCETLPM_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76833_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCETLPM_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76834_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSETTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76835_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCSETTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76836_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCCLRTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76837_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCCLRTOGGLE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76838_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CHGSETUP_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76839_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_CHGSETUP_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76840_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETADDR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76841_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETADDR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76842_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEREQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_15.html#inst_tag_76843_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEREQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76844_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEERR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76845_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODEERR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76846_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODENAK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76847_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_TESTMODENAK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76848_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETUPACK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76849_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SETUPACK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76850_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76851_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76852_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[1].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76853_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_EP0CS_USB.U_CDNSUSBHS_DFF_SYNC[2].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_16.html#inst_tag_76854_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76855_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0VAL.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76856_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SFREP0TOGGLEIN.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76857_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_SFREP0TOGGLEOUT.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76858_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76859_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76860_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76861_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76862_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76863_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76864_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_17.html#inst_tag_76865_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76866_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76867_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76868_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76869_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76870_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76871_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76872_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76873_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76874_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76875_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_18.html#inst_tag_76876_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76877_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76878_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76879_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76880_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76881_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76882_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76883_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76884_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76885_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76886_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_19.html#inst_tag_76887_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76888_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76889_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76890_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76891_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76892_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76893_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76894_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76895_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76896_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76897_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_20.html#inst_tag_76898_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76899_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76900_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76901_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76902_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76903_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76904_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76905_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76906_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76907_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76908_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_21.html#inst_tag_76909_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76910_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76911_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76912_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76913_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76914_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76915_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76916_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76917_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76918_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76919_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_22.html#inst_tag_76920_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76921_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76922_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76923_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76924_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76925_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76926_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76927_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76928_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76929_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76930_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_23.html#inst_tag_76931_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76932_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76933_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76934_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76935_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76936_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76937_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76938_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76939_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76940_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76941_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_24.html#inst_tag_76942_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76943_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76944_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76945_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76946_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76947_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76948_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76949_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76950_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76951_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76952_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_25.html#inst_tag_76953_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76954_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76955_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76956_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76957_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76958_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76959_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76960_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76961_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76962_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76963_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_26.html#inst_tag_76964_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76965_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76966_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76967_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76968_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76969_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76970_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76971_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76972_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76973_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76974_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_27.html#inst_tag_76975_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76976_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76977_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76978_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76979_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76980_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76981_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76982_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76983_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76984_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76985_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_28.html#inst_tag_76986_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76987_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76988_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76989_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76990_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76991_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76992_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76993_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76994_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76995_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76996_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_29.html#inst_tag_76997_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_76998_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_76999_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77000_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77001_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77002_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77003_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77004_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77005_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77006_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77007_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_30.html#inst_tag_77008_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77009_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77010_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77011_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77012_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77013_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77014_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77015_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77016_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77017_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77018_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_31.html#inst_tag_77019_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77020_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77021_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77022_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77023_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77024_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77025_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77026_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77027_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77028_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77029_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_32.html#inst_tag_77030_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77031_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77032_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77033_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77034_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77035_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77036_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77037_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77038_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77039_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77040_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_33.html#inst_tag_77041_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77042_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77043_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77044_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77045_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77046_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77047_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77048_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77049_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77050_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77051_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_34.html#inst_tag_77052_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77053_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77054_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77055_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77056_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77057_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77058_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77059_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77060_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77061_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77062_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_35.html#inst_tag_77063_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77064_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77065_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77066_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77067_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77068_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77069_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77070_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77071_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77072_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77073_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_36.html#inst_tag_77074_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77075_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77076_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77077_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77078_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77079_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77080_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77081_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77082_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77083_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77084_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_37.html#inst_tag_77085_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77086_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77087_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77088_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77089_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77090_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77091_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77092_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77093_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77094_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77095_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_38.html#inst_tag_77096_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77097_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77098_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77099_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77100_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77101_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77102_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77103_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77104_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77105_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77106_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_39.html#inst_tag_77107_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77108_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77109_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77110_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77111_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77112_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77113_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77114_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77115_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77116_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77117_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_40.html#inst_tag_77118_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77119_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77120_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77121_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77122_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77123_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77124_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77125_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77126_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77127_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77128_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_41.html#inst_tag_77129_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77130_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77131_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77132_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77133_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77134_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77135_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77136_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77137_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77138_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77139_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_42.html#inst_tag_77140_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77141_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77142_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77143_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77144_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77145_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77146_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77147_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77148_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77149_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77150_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_43.html#inst_tag_77151_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77152_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77153_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77154_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77155_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCUNDERRIEN_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77156_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77157_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77158_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77159_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77160_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_BUF_ENABLE_AUTO_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77161_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_44.html#inst_tag_77162_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77163_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77164_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77165_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77166_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77167_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77168_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77169_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77170_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77171_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77172_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_45.html#inst_tag_77173_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77174_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77175_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77176_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77177_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77178_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77179_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77180_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77181_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77182_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77183_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_46.html#inst_tag_77184_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77185_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77186_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77187_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77188_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77189_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77190_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77191_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77192_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77193_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77194_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_47.html#inst_tag_77195_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77196_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77197_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77198_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77199_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77200_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77201_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77202_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77203_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77204_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77205_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_48.html#inst_tag_77206_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77207_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77208_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77209_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77210_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77211_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77212_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77213_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77214_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77215_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77216_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_49.html#inst_tag_77217_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77218_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77219_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77220_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77221_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77222_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77223_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77224_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77225_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77226_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77227_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_50.html#inst_tag_77228_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77229_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77230_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77231_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77232_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77233_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77234_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77235_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77236_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77237_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77238_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_51.html#inst_tag_77239_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77240_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77241_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77242_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77243_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77244_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77245_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77246_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77247_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77248_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77249_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_52.html#inst_tag_77250_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77251_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77252_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77253_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77254_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77255_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77256_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77257_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77258_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77259_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77260_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_53.html#inst_tag_77261_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77262_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77263_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77264_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77265_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77266_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77267_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77268_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77269_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77270_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77271_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_54.html#inst_tag_77272_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77273_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77274_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77275_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77276_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77277_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77278_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77279_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77280_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77281_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77282_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_55.html#inst_tag_77283_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77284_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77285_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77286_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77287_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77288_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77289_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77290_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77291_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77292_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77293_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_56.html#inst_tag_77294_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77295_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77296_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77297_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77298_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77299_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77300_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77301_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77302_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77303_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77304_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_57.html#inst_tag_77305_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77306_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77307_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77308_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77309_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77310_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77311_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77312_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77313_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77314_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77315_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_58.html#inst_tag_77316_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77317_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77318_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77319_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77320_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77321_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77322_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77323_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77324_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77325_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77326_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_59.html#inst_tag_77327_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77328_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77329_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77330_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77331_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77332_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77333_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77334_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77335_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77336_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77337_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_60.html#inst_tag_77338_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77339_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77340_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77341_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77342_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77343_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77344_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77345_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77346_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77347_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77348_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_61.html#inst_tag_77349_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77350_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77351_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77352_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77353_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77354_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77355_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77356_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77357_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77358_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77359_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_62.html#inst_tag_77360_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77361_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77362_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77363_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77364_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77365_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77366_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77367_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77368_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77369_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77370_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_63.html#inst_tag_77371_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77372_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77373_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77374_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77375_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77376_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77377_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77378_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77379_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77380_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77381_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_64.html#inst_tag_77382_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77383_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77384_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77385_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77386_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77387_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77388_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77389_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77390_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77391_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77392_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_65.html#inst_tag_77393_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77394_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77395_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77396_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77397_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77398_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77399_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77400_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77401_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77402_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77403_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_66.html#inst_tag_77404_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77405_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77406_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77407_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77408_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77409_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77410_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77411_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77412_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77413_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77414_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_67.html#inst_tag_77415_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77416_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77417_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77418_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77419_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77420_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77421_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77422_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77423_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77424_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77425_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_68.html#inst_tag_77426_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77427_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77428_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77429_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77430_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77431_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77432_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77433_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77434_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77435_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77436_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_69.html#inst_tag_77437_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77438_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77439_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77440_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77441_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77442_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77443_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77444_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77445_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77446_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77447_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_70.html#inst_tag_77448_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77449_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77450_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77451_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77452_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77453_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77454_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77455_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77456_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77457_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77458_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_71.html#inst_tag_77459_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLERST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77460_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77461_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_TOGGLESET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77462_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77463_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_FIFORST_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77464_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77465_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77466_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77467_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_UPBUSYSET_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77468_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77469_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[0].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_72.html#inst_tag_77470_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77471_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_USBBUSYCLR_USB[1].U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77472_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77473_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCRESEND_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77474_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77475_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPINGSET_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77476_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_ISOERR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77477_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCDOPING_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77478_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXISOAUTODUMP_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77479_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXISODCTRL_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77480_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCNAKIDIS_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_73.html#inst_tag_77481_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77482_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_START_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77483_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77484_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_STOP_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77485_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77486_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCSOF_TIMER_END_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77487_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77488_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_DMASOF.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77489_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_SFRTOGGLE.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77490_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77491_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_74.html#inst_tag_77492_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77493_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77494_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77495_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77496_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77497_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77498_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77499_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77500_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77501_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77502_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_75.html#inst_tag_77503_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77504_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77505_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77506_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77507_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77508_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77509_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77510_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77511_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77512_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77513_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_76.html#inst_tag_77514_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77515_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77516_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77517_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77518_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77519_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77520_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77521_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77522_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77523_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77524_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_77.html#inst_tag_77525_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77526_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77527_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77528_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77529_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77530_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77531_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77532_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77533_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77534_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77535_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_78.html#inst_tag_77536_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDLEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77537_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDLEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77538_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SRPDETIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77539_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SRPDETIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77540_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LOCSOFIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77541_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LOCSOFIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77542_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSERRIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77543_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSERRIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77544_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PERIPHIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77545_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PERIPHIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77546_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDCHANGEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_79.html#inst_tag_77547_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IDCHANGEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77548_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HOSTDISCONIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77549_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HOSTDISCONIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77550_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BSE0SRPIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77551_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BSE0SRPIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77552_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESETIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77553_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESETIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77554_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSMODEIRQ.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77555_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSMODEIRQ.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77556_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77557_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_80.html#inst_tag_77558_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77559_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77560_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ENTERHM_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77561_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ENTERHM_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77562_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUTPNGIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77563_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUTPNGIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77564_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_INNAK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77565_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_INNAK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77566_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIHOSTDISCON_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 40.83</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77567_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIIDDIG_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77568_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIVBUSVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_81.html#inst_tag_77569_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIAVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77570_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMIBVALID_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77571_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UTMISESSEND_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77572_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOFIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77573_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOFIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77574_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77575_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77576_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77577_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77578_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCSENDSOF_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77579_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCSENDSOF_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_82.html#inst_tag_77580_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SETTOKEN_IRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77581_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SETTOKEN_IRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77582_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ISOSOFPULSEREQUP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77583_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ISOSOFPULSEREQUP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77584_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPMIRQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77585_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPMIRQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77586_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPREQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77587_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPREQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77588_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DISCON_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77589_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRESET_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77590_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_UPSTREN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_83.html#inst_tag_77591_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77592_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77593_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77594_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77595_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77596_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77597_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CLRBHNPEN_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77598_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CLRBHNPEN_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77599_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ADP_CHANGE_ACK_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77600_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_ADP_CHANGE_ACK_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77601_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SLEEPM_EN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_84.html#inst_tag_77602_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPENDM_EN_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77603_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WAKESRC_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77604_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HSDISABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77605_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SIGRSUM_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77606_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SIGRSUMCLR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77607_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRSTSIG_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77608_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_USBRSTSIGCLR_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77609_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WAKEUP_USB.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77610_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_NYET_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77611_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_USBIRQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77612_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LPM_AUTO_ENTRY_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_85.html#inst_tag_77613_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SUSPENDM_REQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77614_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SLEEPM_REQ_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77615_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_LSMODE_UP.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77616_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77617_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77618_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMIBVALID_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77619_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_ADP_PROBE_ANA_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77620_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_ADP_SENSE_ANA_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77621_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DCD_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77622_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DM_VDAT_REF_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77623_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DM_VLGC_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_86.html#inst_tag_77624_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_DP_VDAT_REF_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77625_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_A_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77626_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_B_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77627_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_C_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77628_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMISESSEND_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77629_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_FLOAT_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77630_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_RID_GND_COMP_STS_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77631_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMILINESTATE1_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77632_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_CUSB2_UTMILINESTATE0_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77633_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WUINTREQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77634_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_VBUSFAULT_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_87.html#inst_tag_77635_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77636_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77637_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_TSFR_RDATA_REQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77638_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_RX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77639_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_RX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77640_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_TX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77641_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_DEBUG_TX_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77642_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_REQ_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77643_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_REQ_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77644_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77645_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[1].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_88.html#inst_tag_77646_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[2].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77647_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_ENABLE_USB.U_CDNSUSBHS_DFF_SYNC[3].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77648_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_SFRS_RST_UP.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77649_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_SFRS_RST_UP.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77650_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77651_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77652_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_0.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77653_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_1.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77654_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_OTG_USB_2.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77655_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_SOF_RCV_DISABLE_USB.U_CDNSUSBHS_DFF_SYNC[0].U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77656_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DFF_SYNC_TX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_89.html#inst_tag_77657_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DFF_SYNC_RX.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 87.50</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77658_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIIDDIG_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77659_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMILINESTATE_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77660_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIVBUSVALID_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77661_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_UTMIAVALID_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77662_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPID_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77663_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPDP_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77664_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPVBUS_ACK_5K.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 40.83</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77665_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPID_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77666_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPDP_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77667_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_USBWRAP.U_CDNSUSBHS_WUDET_UTMI.U_CDNSUSBHS_WAKEUPVBUS_UTMI.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1118_90.html#inst_tag_77668_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_WUINTREQ_UP.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77669_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_RESET.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77670_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_DATABUS_RESET.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77671_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_ADDR_REQ_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77672_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_WDATA_REQ_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77673_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_TSFR_RSTB_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77674_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_UTMISLEEPM_BIST_REF.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1118_91.html#inst_tag_77675_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_PHY_SLEEPM_REFCLK.U_CDNS_SYNCFLOP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76692_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76693_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76707_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_3.html#inst_tag_76708_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76742_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76743_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76744_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_7.html#inst_tag_76745_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_9.html#inst_tag_76774_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="605561341"></a>
<a href="mod1118.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=3,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76674_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause_pfc.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_6.html#inst_tag_76738_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1267150814"></a>
<a href="mod1118.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=4,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_2.html#inst_tag_76700_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_wol_mask</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76729_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76730_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="56028132"></a>
<a href="mod1118.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=2,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_0.html#inst_tag_76675_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_rx_fill_level.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76726_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_dma_descr_ptr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_8.html#inst_tag_76761_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="381458590"></a>
<a href="mod1118.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=8,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod1118_5.html#inst_tag_76732_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_rx_pfc_paused</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
