Flow report for Processador_v1_uniciclo
<<<<<<< Updated upstream
Mon Dec 03 13:56:44 2018
=======
Sun Dec 02 22:10:43 2018
>>>>>>> Stashed changes
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
<<<<<<< Updated upstream
; Flow Status                     ; Successful - Mon Dec 03 13:56:44 2018       ;
=======
; Flow Status                     ; Successful - Sun Dec 02 22:10:43 2018       ;
>>>>>>> Stashed changes
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; Processador_v1_uniciclo                     ;
; Top-level Entity Name           ; DataPath                                    ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC7C7F23C8                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 44                                          ;
; Total pins                      ; 185                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------+
; Flow Settings                               ;
+-------------------+-------------------------+
; Option            ; Setting                 ;
+-------------------+-------------------------+
<<<<<<< Updated upstream
; Start date & time ; 12/03/2018 13:52:43     ;
=======
; Start date & time ; 12/02/2018 22:09:15     ;
>>>>>>> Stashed changes
; Main task         ; Compilation             ;
; Revision Name     ; Processador_v1_uniciclo ;
+-------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                      ;
+-------------------------------------+----------------------------------------+-------------------------+-------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value           ; Entity Name ; Section Id     ;
+-------------------------------------+----------------------------------------+-------------------------+-------------+----------------+
<<<<<<< Updated upstream
; COMPILER_SIGNATURE_ID               ; 70465357910567.154385956202708         ; --                      ; --          ; --             ;
=======
; COMPILER_SIGNATURE_ID               ; 132098961927148.154380295506560        ; --                      ; --          ; --             ;
>>>>>>> Stashed changes
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --                      ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                 ; <None>                  ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --                      ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --                      ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --                      ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --                      ; DataPath    ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --                      ; DataPath    ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --                      ; DataPath    ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --                      ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --                      ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --                      ; --          ; --             ;
; TOP_LEVEL_ENTITY                    ; DataPath                               ; Processador_v1_uniciclo ; --          ; --             ;
+-------------------------------------+----------------------------------------+-------------------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
<<<<<<< Updated upstream
; Analysis & Synthesis ; 00:01:09     ; 1.0                     ; 5239 MB             ; 00:01:35                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4721 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4726 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4722 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4726 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4722 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4726 MB             ; 00:00:02                           ;
; Total                ; 00:01:21     ; --                      ; --                  ; 00:01:47                           ;
=======
; Analysis & Synthesis ; 00:00:17     ; 1.0                     ; 4925 MB             ; 00:00:31                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4734 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4736 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4740 MB             ; 00:00:01                           ;
; Total                ; 00:00:23     ; --                      ; --                  ; 00:00:34                           ;
>>>>>>> Stashed changes
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
<<<<<<< Updated upstream
; Analysis & Synthesis ; DESKTOP-3KOTVS5  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-3KOTVS5  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-3KOTVS5  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-3KOTVS5  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-3KOTVS5  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-3KOTVS5  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-3KOTVS5  ; Windows 10 ; 10.0       ; x86_64         ;
=======
; Analysis & Synthesis ; DESKTOP-8JNJVRF  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-8JNJVRF  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-8JNJVRF  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-8JNJVRF  ; Windows 10 ; 10.0       ; x86_64         ;
>>>>>>> Stashed changes
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo --vector_source="E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Waveform.vwf" --testbench_file="E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/simulation/qsim/Waveform.vwf.vht"
<<<<<<< Updated upstream
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/simulation/qsim/" Processador_v1_uniciclo -c Processador_v1_uniciclo
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo --vector_source="E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Waveform.vwf" --testbench_file="E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/simulation/qsim/Waveform.vwf.vht"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/simulation/qsim/" Processador_v1_uniciclo -c Processador_v1_uniciclo
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo --vector_source="E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Waveform.vwf" --testbench_file="E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/simulation/qsim/Waveform.vwf.vht"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/simulation/qsim/" Processador_v1_uniciclo -c Processador_v1_uniciclo
=======
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo --vector_source=C:/Final_Judgment_Processor/Processador_v1_uniciclo/Waveform.vwf --testbench_file=C:/Final_Judgment_Processor/Processador_v1_uniciclo/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Final_Judgment_Processor/Processador_v1_uniciclo/simulation/qsim/ Processador_v1_uniciclo -c Processador_v1_uniciclo
>>>>>>> Stashed changes



