Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jan  8 11:15:28 2025
| Host         : artyom-hp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.916        0.000                      0                  122        0.117        0.000                      0                  122        3.000        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.916        0.000                      0                  122        0.117        0.000                      0                  122       19.500        0.000                       0                    58  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  impl_clk25mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  impl_clk25mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  impl_clk25mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  impl_clk25mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  impl_clk25mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  impl_clk25mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.916ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            effects_impl/raster_bars_impl/bar_colour_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.224ns (28.318%)  route 3.098ns (71.682%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.635    -0.877    impl_vga_counter/clk_out1
    SLICE_X3Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.419    -0.458 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=6, routed)           0.702     0.245    impl_vga_counter/pos_x[8]
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.299     0.544 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           1.035     1.579    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I0_O)        0.149     1.728 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.836     2.564    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.357     2.921 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.525     3.446    effects_impl/raster_bars_impl/cnt_line
    SLICE_X1Y36          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    38.519    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y36          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[0]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.637    38.362    effects_impl/raster_bars_impl/bar_colour_reg[0]
  -------------------------------------------------------------------
                         required time                         38.362    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                 34.916    

Slack (MET) :             34.916ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            effects_impl/raster_bars_impl/bar_colour_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.224ns (28.318%)  route 3.098ns (71.682%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.635    -0.877    impl_vga_counter/clk_out1
    SLICE_X3Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.419    -0.458 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=6, routed)           0.702     0.245    impl_vga_counter/pos_x[8]
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.299     0.544 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           1.035     1.579    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I0_O)        0.149     1.728 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.836     2.564    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.357     2.921 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.525     3.446    effects_impl/raster_bars_impl/cnt_line
    SLICE_X1Y36          FDSE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    38.519    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y36          FDSE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[1]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X1Y36          FDSE (Setup_fdse_C_S)       -0.637    38.362    effects_impl/raster_bars_impl/bar_colour_reg[1]
  -------------------------------------------------------------------
                         required time                         38.362    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                 34.916    

Slack (MET) :             34.916ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            effects_impl/raster_bars_impl/bar_colour_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.224ns (28.318%)  route 3.098ns (71.682%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.635    -0.877    impl_vga_counter/clk_out1
    SLICE_X3Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.419    -0.458 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=6, routed)           0.702     0.245    impl_vga_counter/pos_x[8]
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.299     0.544 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           1.035     1.579    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I0_O)        0.149     1.728 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.836     2.564    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.357     2.921 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.525     3.446    effects_impl/raster_bars_impl/cnt_line
    SLICE_X1Y36          FDSE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    38.519    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y36          FDSE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[2]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X1Y36          FDSE (Setup_fdse_C_S)       -0.637    38.362    effects_impl/raster_bars_impl/bar_colour_reg[2]
  -------------------------------------------------------------------
                         required time                         38.362    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                 34.916    

Slack (MET) :             34.916ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            effects_impl/raster_bars_impl/bar_colour_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.224ns (28.318%)  route 3.098ns (71.682%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.635    -0.877    impl_vga_counter/clk_out1
    SLICE_X3Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.419    -0.458 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=6, routed)           0.702     0.245    impl_vga_counter/pos_x[8]
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.299     0.544 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           1.035     1.579    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I0_O)        0.149     1.728 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.836     2.564    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.357     2.921 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.525     3.446    effects_impl/raster_bars_impl/cnt_line
    SLICE_X1Y36          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    38.519    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y36          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[3]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.637    38.362    effects_impl/raster_bars_impl/bar_colour_reg[3]
  -------------------------------------------------------------------
                         required time                         38.362    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                 34.916    

Slack (MET) :             34.919ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            effects_impl/raster_bars_impl/bar_colour_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.224ns (28.330%)  route 3.097ns (71.670%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.635    -0.877    impl_vga_counter/clk_out1
    SLICE_X3Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.419    -0.458 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=6, routed)           0.702     0.245    impl_vga_counter/pos_x[8]
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.299     0.544 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           1.035     1.579    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I0_O)        0.149     1.728 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.836     2.564    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.357     2.921 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.523     3.444    effects_impl/raster_bars_impl/cnt_line
    SLICE_X1Y37          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515    38.520    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y37          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[4]/C
                         clock pessimism              0.578    39.097    
                         clock uncertainty           -0.098    39.000    
    SLICE_X1Y37          FDRE (Setup_fdre_C_R)       -0.637    38.363    effects_impl/raster_bars_impl/bar_colour_reg[4]
  -------------------------------------------------------------------
                         required time                         38.363    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 34.919    

Slack (MET) :             34.919ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            effects_impl/raster_bars_impl/bar_colour_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.224ns (28.330%)  route 3.097ns (71.670%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.635    -0.877    impl_vga_counter/clk_out1
    SLICE_X3Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.419    -0.458 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=6, routed)           0.702     0.245    impl_vga_counter/pos_x[8]
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.299     0.544 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           1.035     1.579    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I0_O)        0.149     1.728 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.836     2.564    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.357     2.921 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.523     3.444    effects_impl/raster_bars_impl/cnt_line
    SLICE_X1Y37          FDSE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515    38.520    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y37          FDSE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[5]/C
                         clock pessimism              0.578    39.097    
                         clock uncertainty           -0.098    39.000    
    SLICE_X1Y37          FDSE (Setup_fdse_C_S)       -0.637    38.363    effects_impl/raster_bars_impl/bar_colour_reg[5]
  -------------------------------------------------------------------
                         required time                         38.363    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 34.919    

Slack (MET) :             34.919ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            effects_impl/raster_bars_impl/bar_colour_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.224ns (28.330%)  route 3.097ns (71.670%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.635    -0.877    impl_vga_counter/clk_out1
    SLICE_X3Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.419    -0.458 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=6, routed)           0.702     0.245    impl_vga_counter/pos_x[8]
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.299     0.544 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           1.035     1.579    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I0_O)        0.149     1.728 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.836     2.564    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.357     2.921 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.523     3.444    effects_impl/raster_bars_impl/cnt_line
    SLICE_X1Y37          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515    38.520    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y37          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[6]/C
                         clock pessimism              0.578    39.097    
                         clock uncertainty           -0.098    39.000    
    SLICE_X1Y37          FDRE (Setup_fdre_C_R)       -0.637    38.363    effects_impl/raster_bars_impl/bar_colour_reg[6]
  -------------------------------------------------------------------
                         required time                         38.363    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 34.919    

Slack (MET) :             34.919ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            effects_impl/raster_bars_impl/bar_colour_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.224ns (28.330%)  route 3.097ns (71.670%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.635    -0.877    impl_vga_counter/clk_out1
    SLICE_X3Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.419    -0.458 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=6, routed)           0.702     0.245    impl_vga_counter/pos_x[8]
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.299     0.544 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           1.035     1.579    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I0_O)        0.149     1.728 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.836     2.564    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.357     2.921 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.523     3.444    effects_impl/raster_bars_impl/cnt_line
    SLICE_X1Y37          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515    38.520    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y37          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[7]/C
                         clock pessimism              0.578    39.097    
                         clock uncertainty           -0.098    39.000    
    SLICE_X1Y37          FDRE (Setup_fdre_C_R)       -0.637    38.363    effects_impl/raster_bars_impl/bar_colour_reg[7]
  -------------------------------------------------------------------
                         required time                         38.363    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 34.919    

Slack (MET) :             35.059ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            effects_impl/raster_bars_impl/cnt_colour_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.224ns (29.280%)  route 2.956ns (70.720%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.635    -0.877    impl_vga_counter/clk_out1
    SLICE_X3Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.419    -0.458 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=6, routed)           0.702     0.245    impl_vga_counter/pos_x[8]
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.299     0.544 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           1.035     1.579    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I0_O)        0.149     1.728 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.836     2.564    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.357     2.921 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.383     3.304    effects_impl/raster_bars_impl/cnt_line
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515    38.520    effects_impl/raster_bars_impl/clk_out1
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[0]/C
                         clock pessimism              0.578    39.097    
                         clock uncertainty           -0.098    39.000    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.637    38.363    effects_impl/raster_bars_impl/cnt_colour_reg[0]
  -------------------------------------------------------------------
                         required time                         38.363    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                 35.059    

Slack (MET) :             35.059ns  (required time - arrival time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            effects_impl/raster_bars_impl/cnt_colour_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.224ns (29.280%)  route 2.956ns (70.720%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.635    -0.877    impl_vga_counter/clk_out1
    SLICE_X3Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.419    -0.458 f  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=6, routed)           0.702     0.245    impl_vga_counter/pos_x[8]
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.299     0.544 r  impl_vga_counter/cnt_colour[4]_i_5/O
                         net (fo=1, routed)           1.035     1.579    impl_vga_counter/cnt_colour[4]_i_5_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I0_O)        0.149     1.728 r  impl_vga_counter/cnt_colour[4]_i_4/O
                         net (fo=5, routed)           0.836     2.564    impl_vga_counter/pos_x_reg[0]_0
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.357     2.921 r  impl_vga_counter/cnt_colour[4]_i_1/O
                         net (fo=17, routed)          0.383     3.304    effects_impl/raster_bars_impl/cnt_line
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515    38.520    effects_impl/raster_bars_impl/clk_out1
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[1]/C
                         clock pessimism              0.578    39.097    
                         clock uncertainty           -0.098    39.000    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.637    38.363    effects_impl/raster_bars_impl/cnt_colour_reg[1]
  -------------------------------------------------------------------
                         required time                         38.363    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                 35.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync_s2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    impl_vga_counter/clk_out1
    SLICE_X3Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  impl_vga_counter/pos_x_reg[6]/Q
                         net (fo=7, routed)           0.065    -0.382    impl_vga_counter/pos_x[6]
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.045    -0.337 r  impl_vga_counter/hsync_s2_i_1/O
                         net (fo=1, routed)           0.000    -0.337    hsync_s1
    SLICE_X2Y38          FDRE                                         r  hsync_s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    clk_25mhz
    SLICE_X2Y38          FDRE                                         r  hsync_s2_reg/C
                         clock pessimism              0.250    -0.575    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.121    -0.454    hsync_s2_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 effects_impl/raster_bars_impl/bar_colour_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.592    -0.589    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y37          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  effects_impl/raster_bars_impl/bar_colour_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.321    rb_green[2]
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.828    clk_25mhz
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[2]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.070    -0.506    vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            de_s2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    impl_vga_counter/clk_out1
    SLICE_X3Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  impl_vga_counter/pos_x_reg[7]/Q
                         net (fo=7, routed)           0.133    -0.315    impl_vga_counter/pos_x[7]
    SLICE_X2Y38          LUT5 (Prop_lut5_I2_O)        0.045    -0.270 r  impl_vga_counter/de_s2_i_1/O
                         net (fo=1, routed)           0.000    -0.270    de_s1
    SLICE_X2Y38          FDRE                                         r  de_s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    clk_25mhz
    SLICE_X2Y38          FDRE                                         r  de_s2_reg/C
                         clock pessimism              0.250    -0.575    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120    -0.455    de_s2_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 effects_impl/raster_bars_impl/bar_colour_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y36          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  effects_impl/raster_bars_impl/bar_colour_reg[0]/Q
                         net (fo=2, routed)           0.108    -0.341    effects_impl/raster_bars_impl/rb_blue[0]
    SLICE_X0Y36          LUT2 (Prop_lut2_I1_O)        0.045    -0.296 r  effects_impl/raster_bars_impl/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    effects_impl_n_12
    SLICE_X0Y36          FDSE                                         r  vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.861    -0.829    clk_25mhz
    SLICE_X0Y36          FDSE                                         r  vga_blue_reg[0]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X0Y36          FDSE (Hold_fdse_C_D)         0.091    -0.486    vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 effects_impl/raster_bars_impl/bar_colour_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y38          FDSE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.447 r  effects_impl/raster_bars_impl/bar_colour_reg[8]/Q
                         net (fo=2, routed)           0.108    -0.339    effects_impl/raster_bars_impl/rb_red[0]
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.045    -0.294 r  effects_impl/raster_bars_impl/vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    effects_impl_n_8
    SLICE_X0Y38          FDSE                                         r  vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    clk_25mhz
    SLICE_X0Y38          FDSE                                         r  vga_red_reg[0]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X0Y38          FDSE (Hold_fdse_C_D)         0.091    -0.484    vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            impl_vga_counter/pos_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    impl_vga_counter/clk_out1
    SLICE_X3Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  impl_vga_counter/pos_y_reg[3]/Q
                         net (fo=5, routed)           0.098    -0.363    impl_vga_counter/pos_y[3]
    SLICE_X3Y39          LUT6 (Prop_lut6_I4_O)        0.099    -0.264 r  impl_vga_counter/pos_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    impl_vga_counter/pos_y[4]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X3Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[4]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.092    -0.496    impl_vga_counter/pos_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 effects_impl/raster_bars_impl/cnt_colour_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            effects_impl/raster_bars_impl/cnt_colour_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.238%)  route 0.100ns (30.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.592    -0.589    effects_impl/raster_bars_impl/clk_out1
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  effects_impl/raster_bars_impl/cnt_colour_reg[4]/Q
                         net (fo=4, routed)           0.100    -0.361    effects_impl/raster_bars_impl/cnt_colour_reg_n_0_[4]
    SLICE_X3Y37          LUT5 (Prop_lut5_I1_O)        0.098    -0.263 r  effects_impl/raster_bars_impl/cnt_colour[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    effects_impl/raster_bars_impl/cnt_colour[1]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.828    effects_impl/raster_bars_impl/clk_out1
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[1]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.092    -0.497    effects_impl/raster_bars_impl/cnt_colour_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 effects_impl/raster_bars_impl/cnt_colour_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            effects_impl/raster_bars_impl/cnt_colour_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.192ns (55.409%)  route 0.155ns (44.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.592    -0.589    effects_impl/raster_bars_impl/clk_out1
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  effects_impl/raster_bars_impl/cnt_colour_reg[3]/Q
                         net (fo=4, routed)           0.155    -0.294    effects_impl/raster_bars_impl/cnt_colour_reg_n_0_[3]
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.051    -0.243 r  effects_impl/raster_bars_impl/cnt_colour[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.243    effects_impl/raster_bars_impl/cnt_colour[4]_i_3_n_0
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.828    effects_impl/raster_bars_impl/clk_out1
    SLICE_X3Y37          FDRE                                         r  effects_impl/raster_bars_impl/cnt_colour_reg[4]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.107    -0.482    effects_impl/raster_bars_impl/cnt_colour_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 effects_impl/raster_bars_impl/bar_colour_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.957%)  route 0.187ns (57.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.592    -0.589    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y37          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  effects_impl/raster_bars_impl/bar_colour_reg[4]/Q
                         net (fo=2, routed)           0.187    -0.261    rb_green[0]
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.828    clk_25mhz
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[0]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.070    -0.506    vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 effects_impl/raster_bars_impl/bar_colour_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.536%)  route 0.190ns (57.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.592    -0.589    effects_impl/raster_bars_impl/clk_out1
    SLICE_X1Y37          FDRE                                         r  effects_impl/raster_bars_impl/bar_colour_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  effects_impl/raster_bars_impl/bar_colour_reg[7]/Q
                         net (fo=2, routed)           0.190    -0.258    rb_green[3]
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.828    clk_25mhz
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[3]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.072    -0.504    vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    impl_clk25mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y38      de_s2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y38      hsync_s2_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X0Y36      vga_blue_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X0Y36      vga_blue_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X0Y36      vga_blue_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X0Y36      vga_blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y37      vga_green_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y37      vga_green_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y38      de_s2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y38      de_s2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y38      hsync_s2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y38      hsync_s2_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y36      vga_blue_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y36      vga_blue_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y36      vga_blue_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y36      vga_blue_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y36      vga_blue_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y36      vga_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y38      de_s2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y38      de_s2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y38      hsync_s2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y38      hsync_s2_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y36      vga_blue_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y36      vga_blue_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y36      vga_blue_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y36      vga_blue_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y36      vga_blue_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X0Y36      vga_blue_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { impl_clk25mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    impl_clk25mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  impl_clk25mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  impl_clk25mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  impl_clk25mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  impl_clk25mhz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.226ns  (logic 4.158ns (66.794%)  route 2.067ns (33.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.635    -0.877    clk_25mhz
    SLICE_X2Y38          FDRE                                         r  vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.478    -0.399 r  vga_vsync_reg/Q
                         net (fo=1, routed)           2.067     1.669    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.680     5.349 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.349    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.119ns  (logic 4.093ns (66.900%)  route 2.025ns (33.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.635    -0.877    clk_25mhz
    SLICE_X0Y38          FDSE                                         r  vga_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.419    -0.458 r  vga_red_reg[3]/Q
                         net (fo=1, routed)           2.025     1.568    vga_red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.674     5.242 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.242    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.068ns  (logic 4.146ns (68.320%)  route 1.922ns (31.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.635    -0.877    clk_25mhz
    SLICE_X2Y38          FDRE                                         r  vga_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.478    -0.399 r  vga_hsync_reg/Q
                         net (fo=1, routed)           1.922     1.524    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668     5.191 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.191    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.058ns  (logic 3.986ns (65.802%)  route 2.072ns (34.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.634    -0.878    clk_25mhz
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  vga_green_reg[3]/Q
                         net (fo=1, routed)           2.072     1.650    vga_green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.181 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.181    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.981ns  (logic 4.113ns (68.772%)  route 1.868ns (31.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.635    -0.877    clk_25mhz
    SLICE_X0Y38          FDSE                                         r  vga_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.419    -0.458 r  vga_red_reg[1]/Q
                         net (fo=1, routed)           1.868     1.410    vga_red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.694     5.105 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.105    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.936ns  (logic 4.116ns (69.339%)  route 1.820ns (30.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    clk_25mhz
    SLICE_X0Y36          FDSE                                         r  vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDSE (Prop_fdse_C_Q)         0.419    -0.460 r  vga_blue_reg[3]/Q
                         net (fo=1, routed)           1.820     1.360    vga_blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.697     5.057 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.057    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.909ns  (logic 4.097ns (69.336%)  route 1.812ns (30.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    clk_25mhz
    SLICE_X0Y36          FDSE                                         r  vga_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDSE (Prop_fdse_C_Q)         0.419    -0.460 r  vga_blue_reg[1]/Q
                         net (fo=1, routed)           1.812     1.353    vga_blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.678     5.031 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.031    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.821ns  (logic 3.951ns (67.876%)  route 1.870ns (32.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.633    -0.879    clk_25mhz
    SLICE_X0Y36          FDSE                                         r  vga_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDSE (Prop_fdse_C_Q)         0.456    -0.423 r  vga_blue_reg[0]/Q
                         net (fo=1, routed)           1.870     1.448    vga_blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     4.943 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.943    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.798ns  (logic 3.985ns (68.737%)  route 1.812ns (31.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.634    -0.878    clk_25mhz
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  vga_green_reg[2]/Q
                         net (fo=1, routed)           1.812     1.391    vga_green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     4.920 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.920    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 3.961ns (68.442%)  route 1.827ns (31.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.634    -0.878    clk_25mhz
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  vga_green_reg[1]/Q
                         net (fo=1, routed)           1.827     1.405    vga_green_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     4.911 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.911    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.363ns (80.035%)  route 0.340ns (19.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.592    -0.589    clk_25mhz
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vga_green_reg[0]/Q
                         net (fo=1, routed)           0.340    -0.108    vga_green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.113 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.113    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.366ns (79.877%)  route 0.344ns (20.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    clk_25mhz
    SLICE_X0Y38          FDSE                                         r  vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.447 r  vga_red_reg[2]/Q
                         net (fo=1, routed)           0.344    -0.103    vga_red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.122 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.122    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.361ns (79.105%)  route 0.359ns (20.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    clk_25mhz
    SLICE_X0Y36          FDSE                                         r  vga_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  vga_blue_reg[2]/Q
                         net (fo=1, routed)           0.359    -0.090    vga_blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.130 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.130    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.366ns (79.084%)  route 0.361ns (20.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    clk_25mhz
    SLICE_X0Y38          FDSE                                         r  vga_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.447 r  vga_red_reg[0]/Q
                         net (fo=1, routed)           0.361    -0.086    vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.139 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.139    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.348ns (77.395%)  route 0.394ns (22.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.592    -0.589    clk_25mhz
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vga_green_reg[1]/Q
                         net (fo=1, routed)           0.394    -0.055    vga_green_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.152 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.152    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.338ns (76.536%)  route 0.410ns (23.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    clk_25mhz
    SLICE_X0Y36          FDSE                                         r  vga_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  vga_blue_reg[0]/Q
                         net (fo=1, routed)           0.410    -0.039    vga_blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.157 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.157    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.371ns (77.700%)  route 0.393ns (22.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.592    -0.589    clk_25mhz
    SLICE_X0Y37          FDRE                                         r  vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vga_green_reg[2]/Q
                         net (fo=1, routed)           0.393    -0.055    vga_green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.175 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.175    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.387ns (77.826%)  route 0.395ns (22.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    clk_25mhz
    SLICE_X0Y36          FDSE                                         r  vga_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDSE (Prop_fdse_C_Q)         0.128    -0.462 r  vga_blue_reg[1]/Q
                         net (fo=1, routed)           0.395    -0.067    vga_blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.259     1.191 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.191    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.407ns (77.820%)  route 0.401ns (22.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    clk_25mhz
    SLICE_X0Y36          FDSE                                         r  vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDSE (Prop_fdse_C_Q)         0.128    -0.462 r  vga_blue_reg[3]/Q
                         net (fo=1, routed)           0.401    -0.061    vga_blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.279     1.217 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.217    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.402ns (77.260%)  route 0.413ns (22.740%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.593    -0.588    clk_25mhz
    SLICE_X0Y38          FDSE                                         r  vga_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDSE (Prop_fdse_C_Q)         0.128    -0.460 r  vga_red_reg[1]/Q
                         net (fo=1, routed)           0.413    -0.048    vga_red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.274     1.227 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.227    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_clk25mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            impl_clk25mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  impl_clk25mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    impl_clk25mhz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  impl_clk25mhz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    impl_clk25mhz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  impl_clk25mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 impl_clk25mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            impl_clk25mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    impl_clk25mhz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk25mhz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    impl_clk25mhz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  impl_clk25mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 1.577ns (35.988%)  route 2.805ns (64.012%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.359     2.812    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.124     2.936 r  vga_red[3]_i_1/O
                         net (fo=8, routed)           1.446     4.382    vga_red[3]_i_1_n_0
    SLICE_X0Y38          FDSE                                         r  vga_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.516    -1.479    clk_25mhz
    SLICE_X0Y38          FDSE                                         r  vga_red_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 1.577ns (35.988%)  route 2.805ns (64.012%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.359     2.812    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.124     2.936 r  vga_red[3]_i_1/O
                         net (fo=8, routed)           1.446     4.382    vga_red[3]_i_1_n_0
    SLICE_X0Y38          FDSE                                         r  vga_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.516    -1.479    clk_25mhz
    SLICE_X0Y38          FDSE                                         r  vga_red_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_red_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 1.577ns (35.988%)  route 2.805ns (64.012%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.359     2.812    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.124     2.936 r  vga_red[3]_i_1/O
                         net (fo=8, routed)           1.446     4.382    vga_red[3]_i_1_n_0
    SLICE_X0Y38          FDSE                                         r  vga_red_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.516    -1.479    clk_25mhz
    SLICE_X0Y38          FDSE                                         r  vga_red_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 1.577ns (35.988%)  route 2.805ns (64.012%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.359     2.812    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.124     2.936 r  vga_red[3]_i_1/O
                         net (fo=8, routed)           1.446     4.382    vga_red[3]_i_1_n_0
    SLICE_X0Y38          FDSE                                         r  vga_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.516    -1.479    clk_25mhz
    SLICE_X0Y38          FDSE                                         r  vga_red_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.307ns  (logic 1.565ns (36.347%)  route 2.741ns (63.653%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=11, routed)          2.075     3.516    impl_vga_counter/SR[0]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.124     3.640 r  impl_vga_counter/pos_x[9]_i_1/O
                         net (fo=10, routed)          0.666     4.307    impl_vga_counter/pos_x[9]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    -1.481    impl_vga_counter/clk_out1
    SLICE_X4Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.307ns  (logic 1.565ns (36.347%)  route 2.741ns (63.653%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=11, routed)          2.075     3.516    impl_vga_counter/SR[0]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.124     3.640 r  impl_vga_counter/pos_x[9]_i_1/O
                         net (fo=10, routed)          0.666     4.307    impl_vga_counter/pos_x[9]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    -1.481    impl_vga_counter/clk_out1
    SLICE_X4Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.307ns  (logic 1.565ns (36.347%)  route 2.741ns (63.653%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=11, routed)          2.075     3.516    impl_vga_counter/SR[0]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.124     3.640 r  impl_vga_counter/pos_x[9]_i_1/O
                         net (fo=10, routed)          0.666     4.307    impl_vga_counter/pos_x[9]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    -1.481    impl_vga_counter/clk_out1
    SLICE_X4Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.307ns  (logic 1.565ns (36.347%)  route 2.741ns (63.653%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=11, routed)          2.075     3.516    impl_vga_counter/SR[0]
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.124     3.640 r  impl_vga_counter/pos_x[9]_i_1/O
                         net (fo=10, routed)          0.666     4.307    impl_vga_counter/pos_x[9]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    -1.481    impl_vga_counter/clk_out1
    SLICE_X4Y38          FDRE                                         r  impl_vga_counter/pos_x_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.577ns (36.759%)  route 2.713ns (63.241%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.359     2.812    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.124     2.936 r  vga_red[3]_i_1/O
                         net (fo=8, routed)           1.354     4.290    vga_red[3]_i_1_n_0
    SLICE_X0Y36          FDSE                                         r  vga_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    -1.481    clk_25mhz
    SLICE_X0Y36          FDSE                                         r  vga_blue_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vga_blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.577ns (36.759%)  route 2.713ns (63.241%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.359     2.812    sw_IBUF[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.124     2.936 r  vga_red[3]_i_1/O
                         net (fo=8, routed)           1.354     4.290    vga_red[3]_i_1_n_0
    SLICE_X0Y36          FDSE                                         r  vga_blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514    -1.481    clk_25mhz
    SLICE_X0Y36          FDSE                                         r  vga_blue_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.210ns (20.496%)  route 0.813ns (79.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=11, routed)          0.813     1.022    impl_vga_counter/SR[0]
    SLICE_X3Y40          FDRE                                         r  impl_vga_counter/pos_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.865    -0.825    impl_vga_counter/clk_out1
    SLICE_X3Y40          FDRE                                         r  impl_vga_counter/pos_y_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.210ns (20.496%)  route 0.813ns (79.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=11, routed)          0.813     1.022    impl_vga_counter/SR[0]
    SLICE_X2Y40          FDRE                                         r  impl_vga_counter/pos_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.865    -0.825    impl_vga_counter/clk_out1
    SLICE_X2Y40          FDRE                                         r  impl_vga_counter/pos_y_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.210ns (20.496%)  route 0.813ns (79.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=11, routed)          0.813     1.022    impl_vga_counter/SR[0]
    SLICE_X2Y40          FDRE                                         r  impl_vga_counter/pos_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.865    -0.825    impl_vga_counter/clk_out1
    SLICE_X2Y40          FDRE                                         r  impl_vga_counter/pos_y_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.210ns (20.496%)  route 0.813ns (79.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=11, routed)          0.813     1.022    impl_vga_counter/SR[0]
    SLICE_X2Y40          FDRE                                         r  impl_vga_counter/pos_y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.865    -0.825    impl_vga_counter/clk_out1
    SLICE_X2Y40          FDRE                                         r  impl_vga_counter/pos_y_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.210ns (19.660%)  route 0.856ns (80.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=11, routed)          0.856     1.066    impl_vga_counter/SR[0]
    SLICE_X3Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X3Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.210ns (19.660%)  route 0.856ns (80.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=11, routed)          0.856     1.066    impl_vga_counter/SR[0]
    SLICE_X3Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X3Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.210ns (19.660%)  route 0.856ns (80.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=11, routed)          0.856     1.066    impl_vga_counter/SR[0]
    SLICE_X3Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X3Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.210ns (19.660%)  route 0.856ns (80.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=11, routed)          0.856     1.066    impl_vga_counter/SR[0]
    SLICE_X3Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X3Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.210ns (19.660%)  route 0.856ns (80.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=11, routed)          0.856     1.066    impl_vga_counter/SR[0]
    SLICE_X3Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X3Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.210ns (19.660%)  route 0.856ns (80.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=11, routed)          0.856     1.066    impl_vga_counter/SR[0]
    SLICE_X3Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    impl_clk25mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  impl_clk25mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    impl_clk25mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  impl_clk25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    impl_clk25mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  impl_clk25mhz/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    impl_vga_counter/clk_out1
    SLICE_X3Y39          FDRE                                         r  impl_vga_counter/pos_y_reg[9]/C





