[{"DBLP title": "An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors.", "DBLP authors": ["Haakon Dybdahl", "Per Stenstr\u00f6m"], "year": 2007, "MAG papers": [{"PaperId": 2157134596, "PaperTitle": "an adaptive shared private nuca cache partitioning scheme for chip multiprocessors", "Year": 2007, "CitationCount": 137, "EstimatedCitation": 194, "Affiliations": {"norwegian university of science and technology": 1.0, "chalmers university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Evaluating MapReduce for Multi-core and Multiprocessor Systems.", "DBLP authors": ["Colby Ranger", "Ramanan Raghuraman", "Arun Penmetsa", "Gary R. Bradski", "Christos Kozyrakis"], "year": 2007, "MAG papers": [{"PaperId": 2104644701, "PaperTitle": "evaluating mapreduce for multi core and multiprocessor systems", "Year": 2007, "CitationCount": 911, "EstimatedCitation": 1428, "Affiliations": {"stanford university": 5.0}}], "source": "ES"}, {"DBLP title": "Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications.", "DBLP authors": ["Hongtao Zhong", "Steven A. Lieberman", "Scott A. Mahlke"], "year": 2007, "MAG papers": [{"PaperId": 2108795365, "PaperTitle": "extending multicore architectures to exploit hybrid parallelism in single thread applications", "Year": 2007, "CitationCount": 102, "EstimatedCitation": 154, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Implications of Device Timing Variability on Full Chip Timing.", "DBLP authors": ["Murali Annavaram", "Ed Grochowski", "Paul Reed"], "year": 2007, "MAG papers": [{"PaperId": 2143555489, "PaperTitle": "implications of device timing variability on full chip timing", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Optical Interconnect Opportunities for Future Server Memory Systems.", "DBLP authors": ["Yasunao Katayama", "Atsuya Okazaki"], "year": 2007, "MAG papers": [{"PaperId": 2107733708, "PaperTitle": "optical interconnect opportunities for future server memory systems", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers.", "DBLP authors": ["Santhosh Srinath", "Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "year": 2007, "MAG papers": [{"PaperId": 2166620913, "PaperTitle": "feedback directed prefetching improving the performance and bandwidth efficiency of hardware prefetchers", "Year": 2007, "CitationCount": 287, "EstimatedCitation": 399, "Affiliations": {"microsoft": 1.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Improving Branch Prediction and Predicated Execution in Out-of-Order Processors.", "DBLP authors": ["Eduardo Qui\u00f1ones", "Joan-Manuel Parcerisa", "Antonio Gonz\u00e1lez"], "year": 2007, "MAG papers": [{"PaperId": 2132218030, "PaperTitle": "improving branch prediction and predicated execution in out of order processors", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Accelerating and Adapting Precomputation Threads for Effcient Prefetching.", "DBLP authors": ["Weifeng Zhang", "Dean M. Tullsen", "Brad Calder"], "year": 2007, "MAG papers": [{"PaperId": 2123608323, "PaperTitle": "accelerating and adapting precomputation threads for effcient prefetching", "Year": 2007, "CitationCount": 55, "EstimatedCitation": 75, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "A Scalable, Non-blocking Approach to Transactional Memory.", "DBLP authors": ["Hassan Chafi", "Jared Casper", "Brian D. Carlstrom", "Austen McDonald", "Chi Cao Minh", "Woongki Baek", "Christos Kozyrakis", "Kunle Olukotun"], "year": 2007, "MAG papers": [{"PaperId": 2123437221, "PaperTitle": "a scalable non blocking approach to transactional memory", "Year": 2007, "CitationCount": 132, "EstimatedCitation": 191, "Affiliations": {"stanford university": 8.0}}], "source": "ES"}, {"DBLP title": "Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads and Scaling.", "DBLP authors": ["Brinda Ganesh", "Aamer Jaleel", "David Wang", "Bruce L. Jacob"], "year": 2007, "MAG papers": [{"PaperId": 2101022290, "PaperTitle": "fully buffered dimm memory architectures understanding mechanisms overheads and scaling", "Year": 2007, "CitationCount": 89, "EstimatedCitation": 109, "Affiliations": {"university of maryland college park": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "HARD: Hardware-Assisted Lockset-based Race Detection.", "DBLP authors": ["Pin Zhou", "Radu Teodorescu", "Yuanyuan Zhou"], "year": 2007, "MAG papers": [{"PaperId": 2143869535, "PaperTitle": "hard hardware assisted lockset based race detection", "Year": 2007, "CitationCount": 140, "EstimatedCitation": 189, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Colorama: Architectural Support for Data-Centric Synchronization.", "DBLP authors": ["Luis Ceze", "Pablo Montesinos", "Christoph von Praun", "Josep Torrellas"], "year": 2007, "MAG papers": [{"PaperId": 2103685452, "PaperTitle": "colorama architectural support for data centric synchronization", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"university of illinois at urbana champaign": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Error Detection via Online Checking of Cache Coherence with Token Coherence Signatures.", "DBLP authors": ["Albert Meixner", "Daniel J. Sorin"], "year": 2007, "MAG papers": [{"PaperId": 2139752573, "PaperTitle": "error detection via online checking of cache coherence with token coherence signatures", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures.", "DBLP authors": ["Ricardo Fern\u00e1ndez Pascual", "Jos\u00e9 M. Garc\u00eda", "Manuel E. Acacio", "Jos\u00e9 Duato"], "year": 2007, "MAG papers": [{"PaperId": 2114621803, "PaperTitle": "a low overhead fault tolerant coherence protocol for cmp architectures", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"polytechnic university of valencia": 1.0}}], "source": "ES"}, {"DBLP title": "Perturbation-based Fault Screening.", "DBLP authors": ["Paul Racunas", "Kypros Constantinides", "Srilatha Manne", "Shubhendu S. Mukherjee"], "year": 2007, "MAG papers": [{"PaperId": 2101580666, "PaperTitle": "perturbation based fault screening", "Year": 2007, "CitationCount": 101, "EstimatedCitation": 149, "Affiliations": {"intel": 3.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Application-Level Correctness and its Impact on Fault Tolerance.", "DBLP authors": ["Xuanhua Li", "Donald Yeung"], "year": 2007, "MAG papers": [{"PaperId": 2126869140, "PaperTitle": "application level correctness and its impact on fault tolerance", "Year": 2007, "CitationCount": 135, "EstimatedCitation": 225, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors.", "DBLP authors": ["Kiran Puttaswamy", "Gabriel H. Loh"], "year": 2007, "MAG papers": [{"PaperId": 2133044942, "PaperTitle": "thermal herding microarchitecture techniques for controlling hotspots in high performance 3d integrated processors", "Year": 2007, "CitationCount": 141, "EstimatedCitation": 204, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Modeling and Managing Thermal Profiles of Rack-mounted Servers with ThermoStat.", "DBLP authors": ["Jeonghwan Choi", "Youngjae Kim", "Anand Sivasubramaniam", "Jelena Srebric", "Qian Wang", "Joonwon Lee"], "year": 2007, "MAG papers": [{"PaperId": 2158443897, "PaperTitle": "modeling and managing thermal profiles of rack mounted servers with thermostat", "Year": 2007, "CitationCount": 55, "EstimatedCitation": 83, "Affiliations": {"pennsylvania state university": 5.0, "kaist": 1.0}}], "source": "ES"}, {"DBLP title": "Liquid SIMD: Abstracting SIMD Hardware using Lightweight Dynamic Mapping.", "DBLP authors": ["Nathan Clark", "Amir Hormati", "Sami Yehia", "Scott A. Mahlke", "Kriszti\u00e1n Flautner"], "year": 2007, "MAG papers": [{"PaperId": 2127594310, "PaperTitle": "liquid simd abstracting simd hardware using lightweight dynamic mapping", "Year": 2007, "CitationCount": 46, "EstimatedCitation": 66, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Interactions Between Compression and Prefetching in Chip Multiprocessors.", "DBLP authors": ["Alaa R. Alameldeen", "David A. Wood"], "year": 2007, "MAG papers": [{"PaperId": 2139970538, "PaperTitle": "interactions between compression and prefetching in chip multiprocessors", "Year": 2007, "CitationCount": 62, "EstimatedCitation": 93, "Affiliations": {"university of wisconsin madison": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "A Memory-Level Parallelism Aware Fetch Policy for SMT Processors.", "DBLP authors": ["Stijn Eyerman", "Lieven Eeckhout"], "year": 2007, "MAG papers": [{"PaperId": 2126364467, "PaperTitle": "a memory level parallelism aware fetch policy for smt processors", "Year": 2007, "CitationCount": 64, "EstimatedCitation": 92, "Affiliations": {"ghent university": 2.0}}], "source": "ES"}, {"DBLP title": "Line Distillation: Increasing Cache Capacity by Filtering Unused Words in Cache Lines.", "DBLP authors": ["Moinuddin K. Qureshi", "M. Aater Suleman", "Yale N. Patt"], "year": 2007, "MAG papers": [{"PaperId": 2144650313, "PaperTitle": "line distillation increasing cache capacity by filtering unused words in cache lines", "Year": 2007, "CitationCount": 65, "EstimatedCitation": 92, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "LogTM-SE: Decoupling Hardware Transactional Memory from Caches.", "DBLP authors": ["Luke Yen", "Jayaram Bobba", "Michael R. Marty", "Kevin E. Moore", "Haris Volos", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "year": 2007, "MAG papers": [{"PaperId": 2110710544, "PaperTitle": "logtm se decoupling hardware transactional memory from caches", "Year": 2007, "CitationCount": 341, "EstimatedCitation": 454, "Affiliations": {"university of wisconsin madison": 8.0}}], "source": "ES"}, {"DBLP title": "MemTracker: Efficient and Programmable Support for Memory Access Monitoring and Debugging.", "DBLP authors": ["Guru Venkataramani", "Brandyn Roemer", "Yan Solihin", "Milos Prvulovic"], "year": 2007, "MAG papers": [{"PaperId": 2121562991, "PaperTitle": "memtracker efficient and programmable support for memory access monitoring and debugging", "Year": 2007, "CitationCount": 110, "EstimatedCitation": 152, "Affiliations": {"georgia institute of technology": 3.0, "north carolina state university": 1.0}}], "source": "ES"}, {"DBLP title": "A Burst Scheduling Access Reordering Mechanism.", "DBLP authors": ["Jun Shao", "Brian T. Davis"], "year": 2007, "MAG papers": [{"PaperId": 2096540124, "PaperTitle": "a burst scheduling access reordering mechanism", "Year": 2007, "CitationCount": 113, "EstimatedCitation": 170, "Affiliations": {"michigan technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting Postdominance for Speculative Parallelization.", "DBLP authors": ["Mayank Agarwal", "Kshitiz Malik", "Kevin M. Woley", "Sam S. Stone", "Matthew I. Frank"], "year": 2007, "MAG papers": [{"PaperId": 2146647271, "PaperTitle": "exploiting postdominance for speculative parallelization", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of illinois at urbana champaign": 5.0}}], "source": "ES"}, {"DBLP title": "Concurrent Direct Network Access for Virtual Machine Monitors.", "DBLP authors": ["Jeffrey Shafer", "David Carr", "Aravind Menon", "Scott Rixner", "Alan L. Cox", "Willy Zwaenepoel", "Paul Willmann"], "year": 2007, "MAG papers": [{"PaperId": 2152132676, "PaperTitle": "concurrent direct network access for virtual machine monitors", "Year": 2007, "CitationCount": 163, "EstimatedCitation": 219, "Affiliations": {"rice university": 5.0, "ecole polytechnique federale de lausanne": 2.0}}], "source": "ES"}, {"DBLP title": "A Domain-Specific On-Chip Network Design for Large Scale Cache Systems.", "DBLP authors": ["Yuho Jin", "Eun Jung Kim", "Ki Hwan Yum"], "year": 2007, "MAG papers": [{"PaperId": 2150124941, "PaperTitle": "a domain specific on chip network design for large scale cache systems", "Year": 2007, "CitationCount": 46, "EstimatedCitation": 52, "Affiliations": {"texas a m university": 2.0, "university of texas at san antonio": 1.0}}], "source": "ES"}, {"DBLP title": "An Adaptive Cache Coherence Protocol Optimized for Producer-Consumer Sharing.", "DBLP authors": ["Liqun Cheng", "John B. Carter", "Donglai Dai"], "year": 2007, "MAG papers": [{"PaperId": 2055204455, "PaperTitle": "an adaptive cache coherence protocol optimized for producer consumer sharing", "Year": 2007, "CitationCount": 54, "EstimatedCitation": 83, "Affiliations": {"university of utah": 2.0}}], "source": "ES"}, {"DBLP title": "Illustrative Design Space Studies with Microarchitectural Regression Models.", "DBLP authors": ["Benjamin C. Lee", "David M. Brooks"], "year": 2007, "MAG papers": [{"PaperId": 2154327203, "PaperTitle": "illustrative design space studies with microarchitectural regression models", "Year": 2007, "CitationCount": 114, "EstimatedCitation": 143, "Affiliations": {"harvard university": 2.0}}], "source": "ES"}]