Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91d8a535697c4d3c8250d097a8e65b73 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot exp_3_tb_behav xil_defaultlib.exp_3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'i' [D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/exp_3.v:94]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'i' [D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/exp_3.v:95]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'i' [D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/exp_3.v:96]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'i' [D:/data/logic_design_lab/labs/lab7/exp_3/exp_3.srcs/sources_1/new/exp_3.v:97]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.onepulse
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.note_gen
Compiling module xil_defaultlib.frequency_divider
Compiling module xil_defaultlib.speaker_control
Compiling module xil_defaultlib.segment7
Compiling module xil_defaultlib.segment7_frequency_divider
Compiling module xil_defaultlib.display_7seg
Compiling module xil_defaultlib.exp_3
Compiling module xil_defaultlib.exp_3_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot exp_3_tb_behav
