// Seed: 2862763536
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output logic id_1,
    inout logic id_2
);
  assign id_0 = id_2;
  type_7(
      id_2, 1, 1'h0
  );
  assign id_1 = 1;
  logic id_3;
  logic id_4 = 1;
endmodule
