
*** Running vivado
    with args -log hdmi_rx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_rx.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source hdmi_rx.tcl -notrace
Command: synth_design -top hdmi_rx -part xc7a35tftg256-2
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0.xci

INFO: [IP_Flow 19-2162] IP 'HDMI_FPGA_ML_A7_0' is locked:
* IP definition 'HDMI_FPGA_ML_A7 (1.0)' for IP 'HDMI_FPGA_ML_A7_0' (customized with software release 2016.4) was not found in the IP Catalog. * Current project part 'xc7a35tftg256-2' and the part 'xc7a75tfgg484-2' used to customize the IP 'HDMI_FPGA_ML_A7_0' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3412
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.750 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_rx' [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/new/hdmi_rx.v:23]
	Parameter HBP bound to: 148 - type: integer 
	Parameter HFP bound to: 88 - type: integer 
	Parameter VBP bound to: 36 - type: integer 
	Parameter VFP bound to: 4 - type: integer 
	Parameter active_x bound to: 1920 - type: integer 
	Parameter active_y bound to: 1080 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/new/hdmi_rx.v:259]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/new/hdmi_rx.v:300]
INFO: [Synth 8-6157] synthesizing module 'iic_com' [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/new/iic_com.v:21]
	Parameter LUT_SIZE bound to: 3 - type: integer 
	Parameter General_Control_0 bound to: 0 - type: integer 
	Parameter General_Control_1 bound to: 1 - type: integer 
	Parameter General_Control_2 bound to: 2 - type: integer 
	Parameter General_Control_3 bound to: 3 - type: integer 
	Parameter General_Control_4 bound to: 4 - type: integer 
	Parameter General_Control_5 bound to: 5 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter START1 bound to: 4'b0001 
	Parameter ADD1 bound to: 4'b0010 
	Parameter ACK1 bound to: 4'b0011 
	Parameter ADD2 bound to: 4'b0100 
	Parameter ACK2 bound to: 4'b0101 
	Parameter START2 bound to: 4'b0110 
	Parameter ADD3 bound to: 4'b0111 
	Parameter ACK3 bound to: 4'b1000 
	Parameter DATA bound to: 4'b1001 
	Parameter ACK4 bound to: 4'b1010 
	Parameter STOP1 bound to: 4'b1011 
	Parameter STOP2 bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'iic_com' (2#1) [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/new/iic_com.v:21]
INFO: [Synth 8-6157] synthesizing module 'sys_pll' [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.runs/synth_2/.Xil/Vivado-12792-DESKTOP-DCEMUHV/realtime/sys_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sys_pll' (3#1) [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.runs/synth_2/.Xil/Vivado-12792-DESKTOP-DCEMUHV/realtime/sys_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FPGA_ML_A7_0' [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.runs/synth_2/.Xil/Vivado-12792-DESKTOP-DCEMUHV/realtime/HDMI_FPGA_ML_A7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FPGA_ML_A7_0' (4#1) [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.runs/synth_2/.Xil/Vivado-12792-DESKTOP-DCEMUHV/realtime/HDMI_FPGA_ML_A7_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.runs/synth_2/.Xil/Vivado-12792-DESKTOP-DCEMUHV/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (5#1) [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.runs/synth_2/.Xil/Vivado-12792-DESKTOP-DCEMUHV/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/new/hdmi_rx.v:454]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.runs/synth_2/.Xil/Vivado-12792-DESKTOP-DCEMUHV/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (6#1) [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.runs/synth_2/.Xil/Vivado-12792-DESKTOP-DCEMUHV/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-689] width (50) of port connection 'probe0' does not match port width (29) of module 'ila_0' [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/new/hdmi_rx.v:456]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_HDMI'. This will prevent further optimization [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/new/hdmi_rx.v:427]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_vio'. This will prevent further optimization [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/new/hdmi_rx.v:448]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ila'. This will prevent further optimization [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/new/hdmi_rx.v:454]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_rx' (7#1) [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/new/hdmi_rx.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1122.645 ; gain = 48.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1122.645 ; gain = 48.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1122.645 ; gain = 48.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1122.645 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc] for cell 'u_HDMI'
Finished Parsing XDC File [c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc] for cell 'u_HDMI'
Parsing XDC File [c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/sys_pll/sys_pll/sys_pll_in_context.xdc] for cell 'sys_pll_i'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/sys_pll/sys_pll/sys_pll_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/sys_pll/sys_pll/sys_pll_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/sys_pll/sys_pll/sys_pll_in_context.xdc:6]
Finished Parsing XDC File [c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/sys_pll/sys_pll/sys_pll_in_context.xdc] for cell 'sys_pll_i'
Parsing XDC File [c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_ila'
Finished Parsing XDC File [c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_ila'
Parsing XDC File [c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'u_vio'
Finished Parsing XDC File [c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'u_vio'
Parsing XDC File [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/constrs_1/new/hdmi_test.xdc]
WARNING: [Constraints 18-619] A clock with name 'pclk' already exists, overwriting the previous clock with the same name. [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/constrs_1/new/hdmi_test.xdc:95]
Finished Parsing XDC File [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/constrs_1/new/hdmi_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/constrs_1/new/hdmi_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_rx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_rx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1239.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1239.008 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u_ila' at clock pin 'clk' is different from the actual clock period '6.667', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1239.051 ; gain = 165.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1239.051 ; gain = 165.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_CLK_N. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_CLK_N. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_CLK_P. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_CLK_P. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D0_N. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D0_N. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D0_P. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D0_P. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D1_N. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D1_N. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D1_P. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D1_P. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D2_N. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D2_N. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D2_P. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D2_P. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0/HDMI_FPGA_ML_A7_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for pclk. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/sys_pll/sys_pll/sys_pll_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pclk. (constraint file  c:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/sys_pll/sys_pll/sys_pll_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for u_HDMI. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_pll_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ila. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_vio. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1239.051 ; gain = 165.301
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'iic_com'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hdmi_rx'
INFO: [Synth 8-802] inferred FSM for state register 'y_state_reg' in module 'hdmi_rx'
INFO: [Synth 8-6159] Found Keep on FSM register 'cstate_reg' in module 'iic_com', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0000 |                             0000
                  START1 |                             0001 |                             0001
                    ADD1 |                             0010 |                             0010
                    ACK1 |                             0011 |                             0011
                    ADD2 |                             0100 |                             0100
                    ACK2 |                             0101 |                             0101
                  START2 |                             0110 |                             0110
                    ADD3 |                             0111 |                             0111
                    ACK3 |                             1000 |                             1000
                    DATA |                             1001 |                             1001
                    ACK4 |                             1010 |                             1010
                   STOP1 |                             1011 |                             1011
                   STOP2 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE1 |                               01 |                              001
                 iSTATE2 |                               10 |                              010
                 iSTATE0 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'hdmi_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              011
                  iSTATE |                               01 |                              000
                 iSTATE1 |                               10 |                              001
                 iSTATE2 |                               11 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'y_state_reg' using encoding 'sequential' in module 'hdmi_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1239.051 ; gain = 165.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   21 Bit        Muxes := 1     
	   4 Input   21 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 3     
	  16 Input   11 Bit        Muxes := 4     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 14    
	  14 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 17    
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 33    
	   3 Input    1 Bit        Muxes := 2     
	  14 Input    1 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1239.051 ; gain = 165.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'pclk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1239.051 ; gain = 165.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1244.492 ; gain = 170.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1262.523 ; gain = 188.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin probe0_inferred:in0[32] to constant 0
WARNING: [Synth 8-5410] Found another clock driver BUFG_inst:O [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/new/hdmi_rx.v:69]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1262.523 ; gain = 188.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1262.523 ; gain = 188.773
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sda_IBUF with 1st driver pin 'u_iic_com/sda_IOBUF_inst/O' [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/new/iic_com.v:21]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sda_IBUF with 2nd driver pin 'u_iic_com/i_167/O' [C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/new/iic_com.v:21]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1262.523 ; gain = 188.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1262.523 ; gain = 188.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1262.523 ; gain = 188.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1262.523 ; gain = 188.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |sys_pll           |         1|
|2     |HDMI_FPGA_ML_A7_0 |         1|
|3     |vio_0             |         1|
|4     |ila_0             |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |HDMI_FPGA_ML_A7 |     1|
|2     |ila             |     1|
|3     |sys_pll         |     1|
|4     |vio             |     1|
|5     |BUFG            |     2|
|6     |CARRY4          |    48|
|7     |LUT1            |    64|
|8     |LUT2            |    81|
|9     |LUT3            |    39|
|10    |LUT4            |    34|
|11    |LUT5            |    49|
|12    |LUT6            |   129|
|13    |MUXF7           |     1|
|14    |FDCE            |    59|
|15    |FDCPE           |     8|
|16    |FDPE            |    14|
|17    |FDRE            |   264|
|18    |LDC             |     8|
|19    |IBUF            |    31|
|20    |IOBUF           |     1|
|21    |OBUF            |     2|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1262.523 ; gain = 188.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1262.523 ; gain = 72.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1262.523 ; gain = 188.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1263.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: probe0[29]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets probe0[29]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: probe0[30]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets probe0[30]]
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1265.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDCPE => FDCPE (FDCE, FDPE, LDCE, LUT3, VCC): 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 30 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1265.336 ; gain = 191.586
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/STEVEN/Desktop/GITHUB/FGPA/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.runs/synth_2/hdmi_rx.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_rx_utilization_synth.rpt -pb hdmi_rx_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 16 16:58:32 2020...
