{:input (genetic.crossover/dumb-crossover 1659632830 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.mutation/change-constant-value 884798495 (genetic.representation/genetic-representation "examples/59373.E6C57999.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire1_:missing , \\wire3_:missing , wire4_1, wire5_17);\n  wire \\:missing_edge ;\n  wire \\wire10_:missing ;\n  wire wire11_12_22;\n  wire \\wire12_:missing ;\n  wire wire13_15;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire \\wire20_:missing ;\n  wire wire22;\n  wire wire22_14;\n  wire wire22_16;\n  wire wire22_17;\n  wire wire22_18;\n  wire wire22_19;\n  wire wire22_21;\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  output wire4_1;\n  wire wire4_1;\n  output wire5_17;\n  wire wire5_17;\n  wire wire7;\n  wire wire8_9_22;\n  wire \\wire8_:missing ;\n  wire wire9_13;\n  wire \\wire:missing_10_18 ;\n  wire \\wire:missing_10_19 ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_2 ;\n  wire \\wire:missing_21 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire8_:missing  = 4'h8 >> { wire8_9_22, wire8_9_22 };\n  assign wire9_13 = 4'h6 >> { wire8_9_22, wire8_9_22 };\n  assign \\wire10_:missing  = 4'h6 >> { \\wire:missing_10_19 , \\wire:missing_10_18  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire11_12_22, wire11_12_22 };\n  assign \\wire12_:missing  = 4'h6 >> { wire11_12_22, wire11_12_22 };\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire7 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire22 = \\wire:missing_edge ;\n  assign \\wire:missing_21  = wire22_21;\n  assign \\wire20_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_10_19  = wire22_19;\n  assign \\wire:missing_10_18  = wire22_18;\n  assign wire5_17 = wire22_17;\n  assign \\wire:missing_16  = wire22_16;\n  assign \\wire:missing_15  = wire13_15;\n  assign \\wire:missing_14  = wire22_14;\n  assign wire13_15 = wire9_13;\n  assign \\wire:missing_2  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/1CC77B86.v:3.1-57.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire1_:missing , \\wire3_:missing , wire4_1, wire5_17);\n  (* src = \"/tmp/fuzzmount731121EF/1CC77B86.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/1CC77B86.v:9.9-9.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/1CC77B86.v:11.8-11.24\" *)\n  wire \\wire20_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/1CC77B86.v:12.8-12.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount731121EF/1CC77B86.v:15.8-15.17\" *)\n  wire wire22_17;\n  (* src = \"/tmp/fuzzmount731121EF/1CC77B86.v:19.9-19.24\" *)\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/1CC77B86.v:21.10-21.17\" *)\n  output wire4_1;\n  wire wire4_1;\n  (* src = \"/tmp/fuzzmount731121EF/1CC77B86.v:23.10-23.18\" *)\n  output wire5_17;\n  wire wire5_17;\n  (* src = \"/tmp/fuzzmount731121EF/1CC77B86.v:25.8-25.13\" *)\n  wire wire7;\n  (* src = \"/tmp/fuzzmount731121EF/1CC77B86.v:34.8-34.23\" *)\n  wire \\wire:missing_2 ;\n  (* src = \"/tmp/fuzzmount731121EF/1CC77B86.v:36.9-36.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire20_:missing  = 1'h1;\n  assign wire22 = 1'h1;\n  assign wire22_17 = 1'hx;\n  assign wire4_1 = 1'hx;\n  assign wire5_17 = 1'hx;\n  assign wire7 = 1'h1;\n  assign \\wire:missing_2  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 14:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3/src/top.v'.\nSBY 14:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] Copy '/tmp/fuzzmount731121EF/1CC77B86.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3/src/1CC77B86.v'.\nSBY 14:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] Copy '/tmp/fuzzmount731121EF/1CC77B86.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3/src/1CC77B86.post.v'.\nSBY 14:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] engine_0: abc pdr\nSBY 14:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 14:45:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] base: Warning: Wire presynth.\\wire5_17 is used but has no driver.\nSBY 14:45:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] base: Warning: Wire presynth.\\wire4_1 is used but has no driver.\nSBY 14:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] base: finished (returncode=0)\nSBY 14:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 14:45:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] aig: Warning: Wire presynth.\\wire5_17 is used but has no driver.\nSBY 14:45:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] aig: Warning: Wire presynth.\\wire4_1 is used but has no driver.\nSBY 14:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] aig: finished (returncode=0)\nSBY 14:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 14:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 14:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] engine_0: Warning: The network has no constraints.\nSBY 14:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 14:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] engine_0: finished (returncode=0)\nSBY 14:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] engine_0: Status returned by engine: FAIL\nSBY 14:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY 14:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 14:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] summary: engine_0 (abc pdr) returned FAIL\nSBY 14:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3'.\nSBY 14:45:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpguegheg3] DONE (FAIL, rc=2)\n", :err ""}}}