{
  "name": "core_arch::x86::sse2::_mm_loadr_pd",
  "safe": false,
  "callees": {
    "core_arch::x86::sse2::_mm_load_pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Loads 128-bits (composed of 2 packed double-precision (64-bit)\n floating-point elements) from memory into the returned vector.\n `mem_addr` must be aligned on a 16-byte boundary or a general-protection\n exception may be generated.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_load_pd)\n",
      "adt": {
        "core_arch::x86::__m128d": "Constructor"
      }
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128d": [
      "Plain"
    ]
  },
  "path": 11755,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/sse2.rs:2823:1: 2826:2",
  "src": "pub unsafe fn _mm_loadr_pd(mem_addr: *const f64) -> __m128d {\n    let a = _mm_load_pd(mem_addr);\n    simd_shuffle!(a, a, [1, 0])\n}",
  "mir": "fn core_arch::x86::sse2::_mm_loadr_pd(_1: *const f64) -> core_arch::x86::__m128d {\n    let mut _0: core_arch::x86::__m128d;\n    let  _2: core_arch::x86::__m128d;\n    debug mem_addr => _1;\n    debug a => _2;\n    bb0: {\n        _2 = core_arch::x86::sse2::_mm_load_pd(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m128d, core_arch::macros::SimdShuffleIdx<2>, core_arch::x86::__m128d>(_2, _2, core_arch::x86::sse2::_mm_loadr_pd::{constant#0}) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        return;\n    }\n}\n",
  "doc": " Loads 2 double-precision (64-bit) floating-point elements from memory into\n the returned vector in reverse order. `mem_addr` must be aligned on a\n 16-byte boundary or a general-protection exception may be generated.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_loadr_pd)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}