Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b4286db5e0a8449b8e453d0c3f4016e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "S:/digital system design/assignmnet_1/LabB-codes/eq2.v" Line 2. Module eq2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "S:/digital system design/assignmnet_1/LabB-codes/eq1.v" Line 2. Module eq1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "S:/digital system design/assignmnet_1/LabB-codes/eq1.v" Line 2. Module eq1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "S:/digital system design/assignmnet_1/LabB-codes/eq2.v" Line 2. Module eq2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "S:/digital system design/assignmnet_1/LabB-codes/eq1.v" Line 2. Module eq1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "S:/digital system design/assignmnet_1/LabB-codes/eq1.v" Line 2. Module eq1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "S:/digital system design/assignmnet_1/LabB-codes/eq2.v" Line 2. Module eq2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "S:/digital system design/assignmnet_1/LabB-codes/eq1.v" Line 2. Module eq1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "S:/digital system design/assignmnet_1/LabB-codes/eq1.v" Line 2. Module eq1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.invert
Compiling module xil_defaultlib.six_xnor
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.greater2
Compiling module xil_defaultlib.eq6
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.six_bit_ripple_adder
Compiling module xil_defaultlib.fxn_function
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
