Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Aug 14 11:25:04 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.347        0.000                      0                  742        0.156        0.000                      0                  742        4.500        0.000                       0                   428  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.347        0.000                      0                  742        0.156        0.000                      0                  742        4.500        0.000                       0                   428  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 watch_instance/watch_instance/cnt_sysclk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/cnt_sysclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 2.292ns (40.514%)  route 3.365ns (59.486%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.620     5.141    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X59Y85         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  watch_instance/watch_instance/cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.856     6.453    watch_instance/watch_instance/cnt_sysclk_reg[6]
    SLICE_X58Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  watch_instance/watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.806     7.384    watch_instance/watch_instance/sec[5]_i_7_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.508 f  watch_instance/watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.581     8.089    watch_instance/watch_instance/sec[5]_i_5_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I3_O)        0.124     8.213 f  watch_instance/watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          1.121     9.334    watch_instance/watch_instance/cnt_sysclk_reg[26]_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.458 r  watch_instance/watch_instance/cnt_sysclk[4]_i_4/O
                         net (fo=1, routed)           0.000     9.458    watch_instance/watch_instance/cnt_sysclk[4]_i_4_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.008 r  watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.350    watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.464 r  watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.464    watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.798 r  watch_instance/watch_instance/cnt_sysclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.798    watch_instance/watch_instance/cnt_sysclk_reg[24]_i_1_n_6
    SLICE_X59Y90         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.506    14.847    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[25]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y90         FDCE (Setup_fdce_C_D)        0.062    15.146    watch_instance/watch_instance/cnt_sysclk_reg[25]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 watch_instance/watch_instance/cnt_sysclk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/cnt_sysclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 2.197ns (39.498%)  route 3.365ns (60.502%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.620     5.141    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X59Y85         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  watch_instance/watch_instance/cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.856     6.453    watch_instance/watch_instance/cnt_sysclk_reg[6]
    SLICE_X58Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  watch_instance/watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.806     7.384    watch_instance/watch_instance/sec[5]_i_7_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.508 f  watch_instance/watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.581     8.089    watch_instance/watch_instance/sec[5]_i_5_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I3_O)        0.124     8.213 f  watch_instance/watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          1.121     9.334    watch_instance/watch_instance/cnt_sysclk_reg[26]_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.458 r  watch_instance/watch_instance/cnt_sysclk[4]_i_4/O
                         net (fo=1, routed)           0.000     9.458    watch_instance/watch_instance/cnt_sysclk[4]_i_4_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.008 r  watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.350    watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.464 r  watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.464    watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.703 r  watch_instance/watch_instance/cnt_sysclk_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.703    watch_instance/watch_instance/cnt_sysclk_reg[24]_i_1_n_5
    SLICE_X59Y90         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.506    14.847    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[26]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y90         FDCE (Setup_fdce_C_D)        0.062    15.146    watch_instance/watch_instance/cnt_sysclk_reg[26]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 watch_instance/watch_instance/cnt_sysclk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/cnt_sysclk_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 2.181ns (39.324%)  route 3.365ns (60.676%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.620     5.141    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X59Y85         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  watch_instance/watch_instance/cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.856     6.453    watch_instance/watch_instance/cnt_sysclk_reg[6]
    SLICE_X58Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  watch_instance/watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.806     7.384    watch_instance/watch_instance/sec[5]_i_7_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.508 f  watch_instance/watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.581     8.089    watch_instance/watch_instance/sec[5]_i_5_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I3_O)        0.124     8.213 f  watch_instance/watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          1.121     9.334    watch_instance/watch_instance/cnt_sysclk_reg[26]_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.458 r  watch_instance/watch_instance/cnt_sysclk[4]_i_4/O
                         net (fo=1, routed)           0.000     9.458    watch_instance/watch_instance/cnt_sysclk[4]_i_4_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.008 r  watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.350    watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.464 r  watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.464    watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.687 r  watch_instance/watch_instance/cnt_sysclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.687    watch_instance/watch_instance/cnt_sysclk_reg[24]_i_1_n_7
    SLICE_X59Y90         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.506    14.847    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[24]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y90         FDCE (Setup_fdce_C_D)        0.062    15.146    watch_instance/watch_instance/cnt_sysclk_reg[24]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.687    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 watch_instance/watch_instance/cnt_sysclk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/cnt_sysclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 2.178ns (39.291%)  route 3.365ns (60.709%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.620     5.141    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X59Y85         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  watch_instance/watch_instance/cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.856     6.453    watch_instance/watch_instance/cnt_sysclk_reg[6]
    SLICE_X58Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  watch_instance/watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.806     7.384    watch_instance/watch_instance/sec[5]_i_7_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.508 f  watch_instance/watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.581     8.089    watch_instance/watch_instance/sec[5]_i_5_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I3_O)        0.124     8.213 f  watch_instance/watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          1.121     9.334    watch_instance/watch_instance/cnt_sysclk_reg[26]_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.458 r  watch_instance/watch_instance/cnt_sysclk[4]_i_4/O
                         net (fo=1, routed)           0.000     9.458    watch_instance/watch_instance/cnt_sysclk[4]_i_4_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.008 r  watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.350    watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.684 r  watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.684    watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1_n_6
    SLICE_X59Y89         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.506    14.847    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X59Y89         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[21]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y89         FDCE (Setup_fdce_C_D)        0.062    15.146    watch_instance/watch_instance/cnt_sysclk_reg[21]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 watch_instance/watch_instance/cnt_sysclk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/cnt_sysclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 2.157ns (39.060%)  route 3.365ns (60.940%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.620     5.141    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X59Y85         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  watch_instance/watch_instance/cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.856     6.453    watch_instance/watch_instance/cnt_sysclk_reg[6]
    SLICE_X58Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  watch_instance/watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.806     7.384    watch_instance/watch_instance/sec[5]_i_7_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.508 f  watch_instance/watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.581     8.089    watch_instance/watch_instance/sec[5]_i_5_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I3_O)        0.124     8.213 f  watch_instance/watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          1.121     9.334    watch_instance/watch_instance/cnt_sysclk_reg[26]_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.458 r  watch_instance/watch_instance/cnt_sysclk[4]_i_4/O
                         net (fo=1, routed)           0.000     9.458    watch_instance/watch_instance/cnt_sysclk[4]_i_4_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.008 r  watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.350    watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.663 r  watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.663    watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1_n_4
    SLICE_X59Y89         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.506    14.847    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X59Y89         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[23]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y89         FDCE (Setup_fdce_C_D)        0.062    15.146    watch_instance/watch_instance/cnt_sysclk_reg[23]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 cook_timer_instance/cnt_sysclk_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/cnt_sysclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 2.388ns (43.379%)  route 3.117ns (56.621%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.623     5.144    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X63Y88         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  cook_timer_instance/cnt_sysclk_reg[12]/Q
                         net (fo=2, routed)           0.813     6.413    cook_timer_instance/cnt_sysclk_reg[12]
    SLICE_X64Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.537 f  cook_timer_instance/sec[6]_i_8/O
                         net (fo=1, routed)           0.779     7.316    cook_timer_instance/sec[6]_i_8_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.440 f  cook_timer_instance/sec[6]_i_6/O
                         net (fo=2, routed)           0.311     7.751    cook_timer_instance/sec[6]_i_6_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I3_O)        0.124     7.875 f  cook_timer_instance/sec[6]_i_3/O
                         net (fo=29, routed)          1.213     9.089    cook_timer_instance/sec[6]_i_3_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.213 r  cook_timer_instance/cnt_sysclk[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.213    cook_timer_instance/cnt_sysclk[0]_i_6__0_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.745 r  cook_timer_instance/cnt_sysclk_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.745    cook_timer_instance/cnt_sysclk_reg[0]_i_1__0_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.859 r  cook_timer_instance/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.859    cook_timer_instance/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.973 r  cook_timer_instance/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.973    cook_timer_instance/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.087 r  cook_timer_instance/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.087    cook_timer_instance/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.201 r  cook_timer_instance/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.201    cook_timer_instance/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.315 r  cook_timer_instance/cnt_sysclk_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.315    cook_timer_instance/cnt_sysclk_reg[20]_i_1__0_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.649 r  cook_timer_instance/cnt_sysclk_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.649    cook_timer_instance/cnt_sysclk_reg[24]_i_1__0_n_6
    SLICE_X63Y91         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.508    14.849    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X63Y91         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[25]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y91         FDCE (Setup_fdce_C_D)        0.062    15.148    cook_timer_instance/cnt_sysclk_reg[25]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 watch_instance/watch_instance/cnt_sysclk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/cnt_sysclk_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 2.083ns (38.232%)  route 3.365ns (61.768%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.620     5.141    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X59Y85         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  watch_instance/watch_instance/cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.856     6.453    watch_instance/watch_instance/cnt_sysclk_reg[6]
    SLICE_X58Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  watch_instance/watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.806     7.384    watch_instance/watch_instance/sec[5]_i_7_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.508 f  watch_instance/watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.581     8.089    watch_instance/watch_instance/sec[5]_i_5_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I3_O)        0.124     8.213 f  watch_instance/watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          1.121     9.334    watch_instance/watch_instance/cnt_sysclk_reg[26]_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.458 r  watch_instance/watch_instance/cnt_sysclk[4]_i_4/O
                         net (fo=1, routed)           0.000     9.458    watch_instance/watch_instance/cnt_sysclk[4]_i_4_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.008 r  watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.350    watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.589 r  watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.589    watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1_n_5
    SLICE_X59Y89         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.506    14.847    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X59Y89         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[22]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y89         FDCE (Setup_fdce_C_D)        0.062    15.146    watch_instance/watch_instance/cnt_sysclk_reg[22]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 watch_instance/watch_instance/cnt_sysclk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/cnt_sysclk_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 2.067ns (38.050%)  route 3.365ns (61.950%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.620     5.141    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X59Y85         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  watch_instance/watch_instance/cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.856     6.453    watch_instance/watch_instance/cnt_sysclk_reg[6]
    SLICE_X58Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  watch_instance/watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.806     7.384    watch_instance/watch_instance/sec[5]_i_7_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.508 f  watch_instance/watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.581     8.089    watch_instance/watch_instance/sec[5]_i_5_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I3_O)        0.124     8.213 f  watch_instance/watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          1.121     9.334    watch_instance/watch_instance/cnt_sysclk_reg[26]_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.458 r  watch_instance/watch_instance/cnt_sysclk[4]_i_4/O
                         net (fo=1, routed)           0.000     9.458    watch_instance/watch_instance/cnt_sysclk[4]_i_4_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.008 r  watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.350 r  watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.350    watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.573 r  watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.573    watch_instance/watch_instance/cnt_sysclk_reg[20]_i_1_n_7
    SLICE_X59Y89         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.506    14.847    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X59Y89         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[20]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y89         FDCE (Setup_fdce_C_D)        0.062    15.146    watch_instance/watch_instance/cnt_sysclk_reg[20]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 watch_instance/watch_instance/cnt_sysclk_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/cnt_sysclk_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 2.064ns (38.016%)  route 3.365ns (61.984%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.620     5.141    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X59Y85         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  watch_instance/watch_instance/cnt_sysclk_reg[6]/Q
                         net (fo=2, routed)           0.856     6.453    watch_instance/watch_instance/cnt_sysclk_reg[6]
    SLICE_X58Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  watch_instance/watch_instance/sec[5]_i_7/O
                         net (fo=1, routed)           0.806     7.384    watch_instance/watch_instance/sec[5]_i_7_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.508 f  watch_instance/watch_instance/sec[5]_i_5/O
                         net (fo=2, routed)           0.581     8.089    watch_instance/watch_instance/sec[5]_i_5_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I3_O)        0.124     8.213 f  watch_instance/watch_instance/sec[5]_i_3/O
                         net (fo=29, routed)          1.121     9.334    watch_instance/watch_instance/cnt_sysclk_reg[26]_0
    SLICE_X59Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.458 r  watch_instance/watch_instance/cnt_sysclk[4]_i_4/O
                         net (fo=1, routed)           0.000     9.458    watch_instance/watch_instance/cnt_sysclk[4]_i_4_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.008 r  watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.008    watch_instance/watch_instance/cnt_sysclk_reg[4]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.122    watch_instance/watch_instance/cnt_sysclk_reg[8]_i_1_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.236    watch_instance/watch_instance/cnt_sysclk_reg[12]_i_1_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.570 r  watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.570    watch_instance/watch_instance/cnt_sysclk_reg[16]_i_1_n_6
    SLICE_X59Y88         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.505    14.846    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X59Y88         FDCE                                         r  watch_instance/watch_instance/cnt_sysclk_reg[17]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y88         FDCE (Setup_fdce_C_D)        0.062    15.145    watch_instance/watch_instance/cnt_sysclk_reg[17]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  4.574    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 cook_timer_instance/cnt_sysclk_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/cnt_sysclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 2.293ns (42.385%)  route 3.117ns (57.615%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.623     5.144    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X63Y88         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  cook_timer_instance/cnt_sysclk_reg[12]/Q
                         net (fo=2, routed)           0.813     6.413    cook_timer_instance/cnt_sysclk_reg[12]
    SLICE_X64Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.537 f  cook_timer_instance/sec[6]_i_8/O
                         net (fo=1, routed)           0.779     7.316    cook_timer_instance/sec[6]_i_8_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.440 f  cook_timer_instance/sec[6]_i_6/O
                         net (fo=2, routed)           0.311     7.751    cook_timer_instance/sec[6]_i_6_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I3_O)        0.124     7.875 f  cook_timer_instance/sec[6]_i_3/O
                         net (fo=29, routed)          1.213     9.089    cook_timer_instance/sec[6]_i_3_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.213 r  cook_timer_instance/cnt_sysclk[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.213    cook_timer_instance/cnt_sysclk[0]_i_6__0_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.745 r  cook_timer_instance/cnt_sysclk_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.745    cook_timer_instance/cnt_sysclk_reg[0]_i_1__0_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.859 r  cook_timer_instance/cnt_sysclk_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.859    cook_timer_instance/cnt_sysclk_reg[4]_i_1__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.973 r  cook_timer_instance/cnt_sysclk_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.973    cook_timer_instance/cnt_sysclk_reg[8]_i_1__0_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.087 r  cook_timer_instance/cnt_sysclk_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.087    cook_timer_instance/cnt_sysclk_reg[12]_i_1__0_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.201 r  cook_timer_instance/cnt_sysclk_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.201    cook_timer_instance/cnt_sysclk_reg[16]_i_1__0_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.315 r  cook_timer_instance/cnt_sysclk_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.315    cook_timer_instance/cnt_sysclk_reg[20]_i_1__0_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.554 r  cook_timer_instance/cnt_sysclk_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.554    cook_timer_instance/cnt_sysclk_reg[24]_i_1__0_n_5
    SLICE_X63Y91         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.508    14.849    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X63Y91         FDCE                                         r  cook_timer_instance/cnt_sysclk_reg[26]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y91         FDCE (Setup_fdce_C_D)        0.062    15.148    cook_timer_instance/cnt_sysclk_reg[26]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  4.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 cook_timer_instance/min_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/min_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.439%)  route 0.103ns (35.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X61Y90         FDCE                                         r  cook_timer_instance/min_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  cook_timer_instance/min_reg[5]/Q
                         net (fo=14, routed)          0.103     1.718    cook_timer_instance/min_reg[5]
    SLICE_X60Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.763 r  cook_timer_instance/min[6]_i_1/O
                         net (fo=1, routed)           0.000     1.763    cook_timer_instance/p_0_in[6]
    SLICE_X60Y90         FDCE                                         r  cook_timer_instance/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.860     1.988    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X60Y90         FDCE                                         r  cook_timer_instance/min_reg[6]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X60Y90         FDCE (Hold_fdce_C_D)         0.120     1.607    cook_timer_instance/min_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 cook_timer_instance/alarm_off_btn/btn_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/alarm_off_btn/btn_ed/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    cook_timer_instance/alarm_off_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X61Y92         FDCE                                         r  cook_timer_instance/alarm_off_btn/btn_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  cook_timer_instance/alarm_off_btn/btn_ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.119     1.734    cook_timer_instance/alarm_off_btn/btn_ed/p_0_in_0[1]
    SLICE_X61Y91         FDCE                                         r  cook_timer_instance/alarm_off_btn/btn_ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.860     1.988    cook_timer_instance/alarm_off_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  cook_timer_instance/alarm_off_btn/btn_ed/ff_old_reg/C
                         clock pessimism             -0.498     1.490    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.075     1.565    cook_timer_instance/alarm_off_btn/btn_ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cook_timer_instance/alarm_off_btn/btn_0/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/alarm_off_btn/btn_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.040%)  route 0.141ns (49.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.593     1.476    cook_timer_instance/alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  cook_timer_instance/alarm_off_btn/btn_0/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cook_timer_instance/alarm_off_btn/btn_0/btn_out_reg/Q
                         net (fo=3, routed)           0.141     1.758    cook_timer_instance/alarm_off_btn/btn_ed/ff_cur_reg_0
    SLICE_X61Y92         FDCE                                         r  cook_timer_instance/alarm_off_btn/btn_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.860     1.988    cook_timer_instance/alarm_off_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X61Y92         FDCE                                         r  cook_timer_instance/alarm_off_btn/btn_ed/ff_cur_reg/C
                         clock pessimism             -0.478     1.510    
    SLICE_X61Y92         FDCE (Hold_fdce_C_D)         0.070     1.580    cook_timer_instance/alarm_off_btn/btn_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cook_timer_instance/inc_min_btn/btn_0/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/inc_min_btn/btn_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.592     1.475    cook_timer_instance/inc_min_btn/btn_0/clk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  cook_timer_instance/inc_min_btn/btn_0/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  cook_timer_instance/inc_min_btn/btn_0/btn_out_reg/Q
                         net (fo=3, routed)           0.111     1.728    cook_timer_instance/inc_min_btn/btn_ed/ff_cur_reg_0
    SLICE_X60Y92         FDCE                                         r  cook_timer_instance/inc_min_btn/btn_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.860     1.988    cook_timer_instance/inc_min_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X60Y92         FDCE                                         r  cook_timer_instance/inc_min_btn/btn_ed/ff_cur_reg/C
                         clock pessimism             -0.498     1.490    
    SLICE_X60Y92         FDCE (Hold_fdce_C_D)         0.059     1.549    cook_timer_instance/inc_min_btn/btn_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 stop_watch_instance/sec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_watch_instance/sec_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.585     1.468    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X58Y81         FDCE                                         r  stop_watch_instance/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  stop_watch_instance/sec_reg[2]/Q
                         net (fo=8, routed)           0.099     1.708    stop_watch_instance/inc_min_btn/btn_ed/sec_reg[6]_0[2]
    SLICE_X59Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.753 r  stop_watch_instance/inc_min_btn/btn_ed/sec[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.753    stop_watch_instance/inc_min_btn_n_11
    SLICE_X59Y81         FDCE                                         r  stop_watch_instance/sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.853     1.980    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X59Y81         FDCE                                         r  stop_watch_instance/sec_reg[4]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X59Y81         FDCE (Hold_fdce_C_D)         0.092     1.573    stop_watch_instance/sec_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cook_timer_instance/mode_btn/btn_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/mode_btn/btn_ed/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.500%)  route 0.118ns (45.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    cook_timer_instance/mode_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X58Y92         FDCE                                         r  cook_timer_instance/mode_btn/btn_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  cook_timer_instance/mode_btn/btn_ed/ff_cur_reg/Q
                         net (fo=5, routed)           0.118     1.733    cook_timer_instance/mode_btn/btn_ed/p_0_in[1]
    SLICE_X60Y92         FDCE                                         r  cook_timer_instance/mode_btn/btn_ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.860     1.988    cook_timer_instance/mode_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X60Y92         FDCE                                         r  cook_timer_instance/mode_btn/btn_ed/ff_old_reg/C
                         clock pessimism             -0.498     1.490    
    SLICE_X60Y92         FDCE (Hold_fdce_C_D)         0.052     1.542    cook_timer_instance/mode_btn/btn_ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 stop_watch_instance/inc_sec_btn/btn_ed/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_watch_instance/lap_csec_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.190ns (60.871%)  route 0.122ns (39.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.582     1.465    stop_watch_instance/inc_sec_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X59Y78         FDCE                                         r  stop_watch_instance/inc_sec_btn/btn_ed/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  stop_watch_instance/inc_sec_btn/btn_ed/ff_old_reg/Q
                         net (fo=16, routed)          0.122     1.728    stop_watch_instance/inc_sec_btn/btn_ed/ff_old_reg_0
    SLICE_X58Y78         LUT3 (Prop_lut3_I1_O)        0.049     1.777 r  stop_watch_instance/inc_sec_btn/btn_ed/lap_csec[6]_i_2/O
                         net (fo=1, routed)           0.000     1.777    stop_watch_instance/inc_sec_btn_n_10
    SLICE_X58Y78         FDCE                                         r  stop_watch_instance/lap_csec_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.850     1.977    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X58Y78         FDCE                                         r  stop_watch_instance/lap_csec_reg[6]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X58Y78         FDCE (Hold_fdce_C_D)         0.107     1.585    stop_watch_instance/lap_csec_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 watch_instance/mode_btn/btn_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch_instance/watch_instance/set_watch_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.565     1.448    watch_instance/mode_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X56Y90         FDCE                                         r  watch_instance/mode_btn/btn_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.148     1.596 r  watch_instance/mode_btn/btn_ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.073     1.669    watch_instance/mode_btn/btn_ed/p_0_in[1]
    SLICE_X56Y90         LUT3 (Prop_lut3_I1_O)        0.098     1.767 r  watch_instance/mode_btn/btn_ed/set_watch_inv_i_1/O
                         net (fo=1, routed)           0.000     1.767    watch_instance/watch_instance/set_watch_reg_inv_1
    SLICE_X56Y90         FDPE                                         r  watch_instance/watch_instance/set_watch_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.833     1.961    watch_instance/watch_instance/clk_IBUF_BUFG
    SLICE_X56Y90         FDPE                                         r  watch_instance/watch_instance/set_watch_reg_inv/C
                         clock pessimism             -0.513     1.448    
    SLICE_X56Y90         FDPE (Hold_fdpe_C_D)         0.120     1.568    watch_instance/watch_instance/set_watch_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 cook_timer_instance/inc_min_btn/btn_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cook_timer_instance/inc_min_btn/btn_ed/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    cook_timer_instance/inc_min_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X60Y92         FDCE                                         r  cook_timer_instance/inc_min_btn/btn_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  cook_timer_instance/inc_min_btn/btn_ed/ff_cur_reg/Q
                         net (fo=3, routed)           0.121     1.759    cook_timer_instance/inc_min_btn/btn_ed/p_0_in[1]
    SLICE_X61Y91         FDCE                                         r  cook_timer_instance/inc_min_btn/btn_ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.860     1.988    cook_timer_instance/inc_min_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  cook_timer_instance/inc_min_btn/btn_ed/ff_old_reg/C
                         clock pessimism             -0.498     1.490    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.066     1.556    cook_timer_instance/inc_min_btn/btn_ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 stop_watch_instance/inc_sec_btn/btn_ed/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_watch_instance/lap_csec_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.582     1.465    stop_watch_instance/inc_sec_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X59Y78         FDCE                                         r  stop_watch_instance/inc_sec_btn/btn_ed/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  stop_watch_instance/inc_sec_btn/btn_ed/ff_old_reg/Q
                         net (fo=16, routed)          0.122     1.728    stop_watch_instance/inc_sec_btn/btn_ed/ff_old_reg_0
    SLICE_X58Y78         LUT3 (Prop_lut3_I1_O)        0.045     1.773 r  stop_watch_instance/inc_sec_btn/btn_ed/lap_csec[5]_i_1/O
                         net (fo=1, routed)           0.000     1.773    stop_watch_instance/inc_sec_btn_n_11
    SLICE_X58Y78         FDCE                                         r  stop_watch_instance/lap_csec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.850     1.977    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X58Y78         FDCE                                         r  stop_watch_instance/lap_csec_reg[5]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X58Y78         FDCE (Hold_fdce_C_D)         0.092     1.570    stop_watch_instance/lap_csec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y81   com_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y81   com_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y80   com_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y81   com_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y81   led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y80   led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y60   mode_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y60   mode_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y79   seg_7_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   com_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   com_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   com_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   com_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   com_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   com_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   com_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   com_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   led_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   com_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   com_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   com_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   com_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   com_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   com_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   com_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   com_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y81   led_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.653ns  (logic 4.023ns (41.676%)  route 5.630ns (58.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.614     5.135    clk_IBUF_BUFG
    SLICE_X60Y81         FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.518     5.653 r  led_reg[0]/Q
                         net (fo=1, routed)           5.630    11.283    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.787 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.787    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.688ns  (logic 3.986ns (45.878%)  route 4.702ns (54.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.614     5.135    clk_IBUF_BUFG
    SLICE_X62Y80         FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  led_reg[1]/Q
                         net (fo=1, routed)           4.702    10.293    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.823 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.823    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.191ns  (logic 4.016ns (49.026%)  route 4.175ns (50.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.614     5.135    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  seg_7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.518     5.653 r  seg_7_reg[7]/Q
                         net (fo=1, routed)           4.175     9.828    seg_7_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.498    13.326 r  seg_7_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.326    seg_7[7]
    V7                                                                r  seg_7[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 3.987ns (49.146%)  route 4.126ns (50.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.613     5.134    clk_IBUF_BUFG
    SLICE_X65Y79         FDCE                                         r  seg_7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  seg_7_reg[6]/Q
                         net (fo=1, routed)           4.126     9.716    seg_7_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.247 r  seg_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.247    seg_7[6]
    U7                                                                r  seg_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.801ns  (logic 4.022ns (51.565%)  route 3.778ns (48.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.613     5.134    clk_IBUF_BUFG
    SLICE_X64Y79         FDCE                                         r  seg_7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDCE (Prop_fdce_C_Q)         0.518     5.652 r  seg_7_reg[5]/Q
                         net (fo=1, routed)           3.778     9.430    seg_7_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.935 r  seg_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.935    seg_7[5]
    V5                                                                r  seg_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.750ns  (logic 3.976ns (51.300%)  route 3.774ns (48.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.613     5.134    clk_IBUF_BUFG
    SLICE_X65Y79         FDCE                                         r  seg_7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  seg_7_reg[4]/Q
                         net (fo=1, routed)           3.774     9.364    seg_7_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.884 r  seg_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.884    seg_7[4]
    U5                                                                r  seg_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.675ns  (logic 3.967ns (51.683%)  route 3.708ns (48.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.613     5.134    clk_IBUF_BUFG
    SLICE_X65Y79         FDCE                                         r  seg_7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  seg_7_reg[0]/Q
                         net (fo=1, routed)           3.708     9.298    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.809 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.809    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.671ns  (logic 4.054ns (52.840%)  route 3.618ns (47.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.614     5.135    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  seg_7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.518     5.653 r  seg_7_reg[3]/Q
                         net (fo=1, routed)           3.618     9.271    seg_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.806 r  seg_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.806    seg_7[3]
    V8                                                                r  seg_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.645ns  (logic 3.966ns (51.882%)  route 3.679ns (48.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.615     5.136    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  com_reg[3]/Q
                         net (fo=1, routed)           3.679     9.270    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.781 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.781    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.503ns  (logic 3.979ns (53.034%)  route 3.524ns (46.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.614     5.135    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  com_reg[2]/Q
                         net (fo=1, routed)           3.524     9.115    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.638 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.638    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cook_timer_instance/alarm_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.347ns (76.541%)  route 0.413ns (23.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X61Y91         FDCE                                         r  cook_timer_instance/alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  cook_timer_instance/alarm_reg/Q
                         net (fo=3, routed)           0.413     2.028    alarm_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.234 r  alarm_OBUF_inst/O
                         net (fo=0)                   0.000     3.234    alarm
    J1                                                                r  alarm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.380ns (77.043%)  route 0.411ns (22.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X60Y60         FDCE                                         r  mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  mode_reg[0]/Q
                         net (fo=19, routed)          0.411     2.049    mode_led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.265 r  mode_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.265    mode_led[14]
    P1                                                                r  mode_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.394ns (58.746%)  route 0.979ns (41.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  seg_7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  seg_7_reg[1]/Q
                         net (fo=1, routed)           0.979     2.611    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.841 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.841    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.400ns (58.849%)  route 0.979ns (41.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X64Y79         FDCE                                         r  seg_7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  seg_7_reg[2]/Q
                         net (fo=1, routed)           0.979     2.610    seg_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.846 r  seg_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.846    seg_7[2]
    U8                                                                r  seg_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.423ns (58.591%)  route 1.006ns (41.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X60Y60         FDCE                                         r  mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.148     1.621 r  mode_reg[1]/Q
                         net (fo=17, routed)          1.006     2.627    mode_led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.275     3.903 r  mode_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.903    mode_led[15]
    L1                                                                r  mode_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.345ns (54.782%)  route 1.110ns (45.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  com_reg[0]/Q
                         net (fo=1, routed)           1.110     2.720    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.924 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.924    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.341ns (53.988%)  route 1.143ns (46.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  com_reg[1]/Q
                         net (fo=1, routed)           1.143     2.753    com_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.954 r  com_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.954    com[1]
    U4                                                                r  com[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.365ns (54.782%)  route 1.127ns (45.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X65Y80         FDCE                                         r  com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  com_reg[2]/Q
                         net (fo=1, routed)           1.127     2.736    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.960 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.960    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 com_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.352ns (52.807%)  route 1.209ns (47.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  com_reg[3]/Q
                         net (fo=1, routed)           1.209     2.819    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.030 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.030    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_7_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.353ns (52.635%)  route 1.217ns (47.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X65Y79         FDCE                                         r  seg_7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  seg_7_reg[0]/Q
                         net (fo=1, routed)           1.217     2.826    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.037 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.037    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.776ns  (logic 1.565ns (16.011%)  route 8.211ns (83.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.534     8.975    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.099 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.677     9.776    cook_timer_instance/set_sec
    SLICE_X64Y91         FDRE                                         r  cook_timer_instance/set_sec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.508     4.849    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  cook_timer_instance/set_sec_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.776ns  (logic 1.565ns (16.011%)  route 8.211ns (83.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.534     8.975    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.099 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.677     9.776    cook_timer_instance/set_sec
    SLICE_X64Y91         FDRE                                         r  cook_timer_instance/set_sec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.508     4.849    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  cook_timer_instance/set_sec_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.776ns  (logic 1.565ns (16.011%)  route 8.211ns (83.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.534     8.975    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.099 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.677     9.776    cook_timer_instance/set_sec
    SLICE_X64Y89         FDRE                                         r  cook_timer_instance/set_sec_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.507     4.848    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  cook_timer_instance/set_sec_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.776ns  (logic 1.565ns (16.011%)  route 8.211ns (83.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.534     8.975    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.099 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.677     9.776    cook_timer_instance/set_sec
    SLICE_X64Y91         FDRE                                         r  cook_timer_instance/set_sec_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.508     4.849    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  cook_timer_instance/set_sec_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_min_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.659ns  (logic 1.565ns (16.206%)  route 8.093ns (83.794%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.534     8.975    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.099 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.560     9.659    cook_timer_instance/set_sec
    SLICE_X62Y91         FDRE                                         r  cook_timer_instance/set_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.508     4.849    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  cook_timer_instance/set_min_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.636ns  (logic 1.565ns (16.243%)  route 8.071ns (83.757%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.534     8.975    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.099 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.538     9.636    cook_timer_instance/set_sec
    SLICE_X64Y90         FDRE                                         r  cook_timer_instance/set_sec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.507     4.848    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  cook_timer_instance/set_sec_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.636ns  (logic 1.565ns (16.243%)  route 8.071ns (83.757%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.534     8.975    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.099 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.538     9.636    cook_timer_instance/set_sec
    SLICE_X64Y90         FDRE                                         r  cook_timer_instance/set_sec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.507     4.848    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  cook_timer_instance/set_sec_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_sec_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.636ns  (logic 1.565ns (16.243%)  route 8.071ns (83.757%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.534     8.975    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.099 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.538     9.636    cook_timer_instance/set_sec
    SLICE_X64Y90         FDRE                                         r  cook_timer_instance/set_sec_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.507     4.848    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  cook_timer_instance/set_sec_reg[6]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_min_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.609ns  (logic 1.565ns (16.290%)  route 8.044ns (83.710%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.534     8.975    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.099 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.510     9.609    cook_timer_instance/set_sec
    SLICE_X62Y90         FDRE                                         r  cook_timer_instance/set_min_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.507     4.848    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  cook_timer_instance/set_min_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            cook_timer_instance/set_min_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.609ns  (logic 1.565ns (16.290%)  route 8.044ns (83.710%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         7.534     8.975    cook_timer_instance/mode_btn/btn_ed/reset_p_IBUF
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.099 r  cook_timer_instance/mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.510     9.609    cook_timer_instance/set_sec
    SLICE_X62Y90         FDRE                                         r  cook_timer_instance/set_min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.507     4.848    cook_timer_instance/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  cook_timer_instance/set_min_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            mode_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.150ns  (logic 0.210ns (9.747%)  route 1.940ns (90.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         1.940     2.150    reset_p_IBUF
    SLICE_X60Y60         FDCE                                         f  mode_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X60Y60         FDCE                                         r  mode_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            mode_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.150ns  (logic 0.210ns (9.747%)  route 1.940ns (90.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         1.940     2.150    reset_p_IBUF
    SLICE_X60Y60         FDCE                                         f  mode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X60Y60         FDCE                                         r  mode_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.201ns  (logic 0.266ns (12.083%)  route 1.935ns (87.917%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.935     2.156    sw_IBUF[0]
    SLICE_X60Y60         LUT4 (Prop_lut4_I0_O)        0.045     2.201 r  mode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.201    mode[0]_i_1_n_0
    SLICE_X60Y60         FDCE                                         r  mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X60Y60         FDCE                                         r  mode_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.204ns  (logic 0.269ns (12.203%)  route 1.935ns (87.797%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.935     2.156    sw_IBUF[0]
    SLICE_X60Y60         LUT4 (Prop_lut4_I1_O)        0.048     2.204 r  mode[1]_i_1/O
                         net (fo=1, routed)           0.000     2.204    mode[1]_i_1_n_0
    SLICE_X60Y60         FDCE                                         r  mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X60Y60         FDCE                                         r  mode_reg[1]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            cook_timer_instance/inc_min_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.281ns  (logic 0.219ns (9.614%)  route 2.061ns (90.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           2.061     2.281    cook_timer_instance/inc_min_btn/btn_0/btn_IBUF[0]
    SLICE_X46Y88         FDRE                                         r  cook_timer_instance/inc_min_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.830     1.957    cook_timer_instance/inc_min_btn/btn_0/clk_IBUF_BUFG
    SLICE_X46Y88         FDRE                                         r  cook_timer_instance/inc_min_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            cook_timer_instance/inc_sec_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.285ns  (logic 0.219ns (9.600%)  route 2.066ns (90.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.066     2.285    cook_timer_instance/inc_sec_btn/btn_0/btn_IBUF[0]
    SLICE_X55Y88         FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.832     1.960    cook_timer_instance/inc_sec_btn/btn_0/clk_IBUF_BUFG
    SLICE_X55Y88         FDRE                                         r  cook_timer_instance/inc_sec_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            cook_timer_instance/mode_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.372ns  (logic 0.222ns (9.353%)  route 2.150ns (90.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.150     2.372    cook_timer_instance/mode_btn/btn_0/btn_IBUF[0]
    SLICE_X54Y90         FDRE                                         r  cook_timer_instance/mode_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.833     1.961    cook_timer_instance/mode_btn/btn_0/clk_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  cook_timer_instance/mode_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/lap_csec_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.401ns  (logic 0.210ns (8.727%)  route 2.191ns (91.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         2.191     2.401    stop_watch_instance/reset_p_IBUF
    SLICE_X59Y77         FDCE                                         f  stop_watch_instance/lap_csec_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.849     1.976    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X59Y77         FDCE                                         r  stop_watch_instance/lap_csec_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/csec_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.464ns  (logic 0.210ns (8.504%)  route 2.254ns (91.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         2.254     2.464    stop_watch_instance/reset_p_IBUF
    SLICE_X58Y79         FDCE                                         f  stop_watch_instance/csec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.850     1.978    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  stop_watch_instance/csec_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            stop_watch_instance/csec_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.464ns  (logic 0.210ns (8.504%)  route 2.254ns (91.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=186, routed)         2.254     2.464    stop_watch_instance/reset_p_IBUF
    SLICE_X58Y79         FDCE                                         f  stop_watch_instance/csec_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.850     1.978    stop_watch_instance/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  stop_watch_instance/csec_reg[6]/C





