{"Source Block": ["hdl/library/common/ad_tdd_control.v@199:209@HdlStmAssign", "  reg   [ 5:0]    tdd_burst_counter = 6'h0;\n\n  reg             tdd_counter_state = OFF;\n  reg             tdd_burst_state = OFF;\n\n  assign  tdd_counter_status = tdd_counter;\n\n  // ***************************************************************************\n  // all the control registers needs to be updated at the same time\n  // ***************************************************************************\n\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_control.v@197:207", "\n  reg   [21:0]    tdd_counter = 22'h0;\n  reg   [ 5:0]    tdd_burst_counter = 6'h0;\n\n  reg             tdd_counter_state = OFF;\n  reg             tdd_burst_state = OFF;\n\n  assign  tdd_counter_status = tdd_counter;\n\n  // ***************************************************************************\n  // all the control registers needs to be updated at the same time\n"], ["hdl/library/common/ad_tdd_control.v@196:206", "  // tdd counter related\n\n  reg   [21:0]    tdd_counter = 22'h0;\n  reg   [ 5:0]    tdd_burst_counter = 6'h0;\n\n  reg             tdd_counter_state = OFF;\n  reg             tdd_burst_state = OFF;\n\n  assign  tdd_counter_status = tdd_counter;\n\n  // ***************************************************************************\n"]], "Diff Content": {"Delete": [[204, "  assign  tdd_counter_status = tdd_counter;\n"]], "Add": [[204, "  reg             counter_at_tdd_vco_rx_on_1 = 1'b0;\n"], [204, "  reg             counter_at_tdd_vco_rx_off_1 = 1'b0;\n"], [204, "  reg             counter_at_tdd_vco_tx_on_1 = 1'b0;\n"], [204, "  reg             counter_at_tdd_vco_tx_off_1 = 1'b0;\n"], [204, "  reg             counter_at_tdd_rx_on_1 = 1'b0;\n"], [204, "  reg             counter_at_tdd_rx_off_1 = 1'b0;\n"], [204, "  reg             counter_at_tdd_tx_on_1 = 1'b0;\n"], [204, "  reg             counter_at_tdd_tx_off_1 = 1'b0;\n"], [204, "  reg             counter_at_tdd_tx_dp_on_1 = 1'b0;\n"], [204, "  reg             counter_at_tdd_tx_dp_off_1 = 1'b0;\n"], [204, "  reg             counter_at_tdd_vco_rx_on_2 = 1'b0;\n"], [204, "  reg             counter_at_tdd_vco_rx_off_2 = 1'b0;\n"], [204, "  reg             counter_at_tdd_vco_tx_on_2 = 1'b0;\n"], [204, "  reg             counter_at_tdd_vco_tx_off_2 = 1'b0;\n"], [204, "  reg             counter_at_tdd_rx_on_2 = 1'b0;\n"], [204, "  reg             counter_at_tdd_rx_off_2 = 1'b0;\n"], [204, "  reg             counter_at_tdd_tx_on_2 = 1'b0;\n"], [204, "  reg             counter_at_tdd_tx_off_2 = 1'b0;\n"], [204, "  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;\n"], [204, "  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;\n"], [204, "  wire   [21:0]   tdd_tx_dp_on_1_s;\n"], [204, "  wire   [21:0]   tdd_tx_dp_on_2_s;\n"], [204, "  wire   [21:0]   tdd_tx_dp_off_1_s;\n"], [204, "  wire   [21:0]   tdd_tx_dp_off_2_s;\n"]]}}