Protel Design System Design Rule Check
PCB File : C:\Users\pc\Documents\STM32_Driver\Hardware Design\PCB_Project\STM32F446xx PCB Design.PcbDoc
Date     : 1/19/2024
Time     : 4:24:50 PM

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
   Violation between Clearance Constraint: (0.18mm < 0.2mm) Between Pad -1(98.769mm,57.45mm) on Top Layer And Pad -2(98.769mm,57.05mm) on Top Layer 
   Violation between Clearance Constraint: (0.185mm < 0.2mm) Between Pad -1(98.769mm,57.45mm) on Top Layer And Pad -24(99.314mm,57.995mm) on Top Layer 
   Violation between Clearance Constraint: (0.18mm < 0.2mm) Between Pad -10(100.514mm,54.905mm) on Top Layer And Pad -11(100.914mm,54.905mm) on Top Layer 
   Violation between Clearance Constraint: (0.18mm < 0.2mm) Between Pad -10(100.514mm,54.905mm) on Top Layer And Pad -9(100.114mm,54.905mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -10(100.514mm,54.905mm) on Top Layer And Track (100.114mm,54.013mm)(100.114mm,54.905mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -10(100.514mm,54.905mm) on Top Layer And Track (100.914mm,53.645mm)(100.914mm,54.905mm) on Top Layer 
   Violation between Clearance Constraint: (0.18mm < 0.2mm) Between Pad -11(100.914mm,54.905mm) on Top Layer And Pad -12(101.314mm,54.905mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -11(100.914mm,54.905mm) on Top Layer And Track (100.514mm,53.848mm)(100.514mm,54.905mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -11(100.914mm,54.905mm) on Top Layer And Track (101.314mm,54.905mm)(101.324mm,54.895mm) on Top Layer 
   Violation between Clearance Constraint: (0.185mm < 0.2mm) Between Pad -12(101.314mm,54.905mm) on Top Layer And Pad -13(101.859mm,55.45mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -12(101.314mm,54.905mm) on Top Layer And Track (100.914mm,53.645mm)(100.914mm,54.905mm) on Top Layer 
   Violation between Clearance Constraint: (0.18mm < 0.2mm) Between Pad -13(101.859mm,55.45mm) on Top Layer And Pad -14(101.859mm,55.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -14(101.859mm,55.85mm) on Top Layer And Track (101.859mm,55.45mm)(104.472mm,55.45mm) on Top Layer 
   Violation between Clearance Constraint: (0.18mm < 0.2mm) Between Pad -17(101.859mm,57.05mm) on Top Layer And Pad -18(101.859mm,57.45mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -17(101.859mm,57.05mm) on Top Layer And Track (101.859mm,57.45mm)(101.859mm,58.034mm) on Top Layer 
   Violation between Clearance Constraint: (0.185mm < 0.2mm) Between Pad -18(101.859mm,57.45mm) on Top Layer And Pad -19(101.314mm,57.995mm) on Top Layer 
   Violation between Clearance Constraint: (0.18mm < 0.2mm) Between Pad -19(101.314mm,57.995mm) on Top Layer And Pad -20(100.914mm,57.995mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -19(101.314mm,57.995mm) on Top Layer And Track (100.904mm,58.005mm)(100.914mm,57.995mm) on Top Layer 
   Violation between Clearance Constraint: (0.18mm < 0.2mm) Between Pad -20(100.914mm,57.995mm) on Top Layer And Pad -21(100.514mm,57.995mm) on Top Layer 
   Violation between Clearance Constraint: (0.18mm < 0.2mm) Between Pad -21(100.514mm,57.995mm) on Top Layer And Pad -22(100.114mm,57.995mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -21(100.514mm,57.995mm) on Top Layer And Track (100.114mm,57.995mm)(100.114mm,59.021mm) on Top Layer 
   Violation between Clearance Constraint: (0.18mm < 0.2mm) Between Pad -21(100.514mm,57.995mm) on Top Layer And Track (100.904mm,58.005mm)(100.904mm,58.481mm) on Top Layer 
   Violation between Clearance Constraint: (0.18mm < 0.2mm) Between Pad -21(100.514mm,57.995mm) on Top Layer And Track (100.904mm,58.005mm)(100.914mm,57.995mm) on Top Layer 
   Violation between Clearance Constraint: (0.18mm < 0.2mm) Between Pad -22(100.114mm,57.995mm) on Top Layer And Pad -23(99.714mm,57.995mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -22(100.114mm,57.995mm) on Top Layer And Track (99.714mm,57.995mm)(99.714mm,59.409mm) on Top Layer 
   Violation between Clearance Constraint: (0.18mm < 0.2mm) Between Pad -23(99.714mm,57.995mm) on Top Layer And Pad -24(99.314mm,57.995mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -23(99.714mm,57.995mm) on Top Layer And Track (100.114mm,57.995mm)(100.114mm,59.021mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -23(99.714mm,57.995mm) on Top Layer And Track (99.314mm,57.995mm)(99.314mm,60.335mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -24(99.314mm,57.995mm) on Top Layer And Track (99.714mm,57.995mm)(99.714mm,59.409mm) on Top Layer 
   Violation between Clearance Constraint: (0.18mm < 0.2mm) Between Pad -7(99.314mm,54.905mm) on Top Layer And Pad -8(99.714mm,54.905mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -7(99.314mm,54.905mm) on Top Layer And Track (99.714mm,54.179mm)(99.714mm,54.905mm) on Top Layer 
   Violation between Clearance Constraint: (0.18mm < 0.2mm) Between Pad -8(99.714mm,54.905mm) on Top Layer And Pad -9(100.114mm,54.905mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -8(99.714mm,54.905mm) on Top Layer And Track (100.114mm,54.013mm)(100.114mm,54.905mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -9(100.114mm,54.905mm) on Top Layer And Track (100.514mm,53.848mm)(100.514mm,54.905mm) on Top Layer 
   Violation between Clearance Constraint: (0.19mm < 0.2mm) Between Pad -9(100.114mm,54.905mm) on Top Layer And Track (99.714mm,54.179mm)(99.714mm,54.905mm) on Top Layer 
Rule Violations :35

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Via (130.048mm,41.91mm) from Top Layer to Bottom Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Via (130.048mm,96.266mm) from Top Layer to Bottom Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Via (86.995mm,41.91mm) from Top Layer to Bottom Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Via (86.995mm,96.266mm) from Top Layer to Bottom Layer Actual Hole Size = 3.2mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -1(105.699mm,70.933mm) on Top Layer And Pad -2(105.699mm,70.433mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad -1(129.204mm,105.41mm) on Top Layer And Pad -2(128.554mm,105.41mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Pad -1(134.731mm,93.312mm) on Multi-Layer And Pad -M1(134.731mm,91.162mm) on Multi-Layer [Top Solder] Mask Sliver [0.243mm] / [Bottom Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Pad -1(98.769mm,57.45mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad -10(100.514mm,54.905mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -10(105.699mm,66.433mm) on Top Layer And Pad -11(105.699mm,65.933mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -10(105.699mm,66.433mm) on Top Layer And Pad -9(105.699mm,66.933mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad -11(100.914mm,54.905mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -11(105.699mm,65.933mm) on Top Layer And Pad -12(105.699mm,65.433mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad -12(101.314mm,54.905mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -12(105.699mm,65.433mm) on Top Layer And Pad -13(105.699mm,64.933mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad -12(105.699mm,65.433mm) on Top Layer And Via (104.394mm,65.433mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Pad -13(101.859mm,55.45mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -13(105.699mm,64.933mm) on Top Layer And Pad -14(105.699mm,64.433mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad -14(101.859mm,55.85mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -14(105.699mm,64.433mm) on Top Layer And Pad -15(105.699mm,63.933mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad -15(101.859mm,56.25mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -15(105.699mm,63.933mm) on Top Layer And Pad -16(105.699mm,63.433mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad -16(101.859mm,56.65mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad -17(101.859mm,57.05mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -17(107.629mm,61.503mm) on Top Layer And Pad -18(108.129mm,61.503mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.254mm) Between Pad -17(107.629mm,61.503mm) on Top Layer And Via (108.043mm,60.325mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Pad -18(101.859mm,57.45mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad -18(101.859mm,57.45mm) on Top Layer And Via (101.854mm,58.039mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -18(108.129mm,61.503mm) on Top Layer And Pad -19(108.629mm,61.503mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad -19(101.314mm,57.995mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.254mm) Between Pad -19(101.314mm,57.995mm) on Top Layer And Via (101.854mm,58.039mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -19(108.629mm,61.503mm) on Top Layer And Pad -20(109.129mm,61.503mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad -19(108.629mm,61.503mm) on Top Layer And Via (108.043mm,60.325mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad -19(108.629mm,61.503mm) on Top Layer And Via (109.11mm,60.198mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -2(105.699mm,70.433mm) on Top Layer And Pad -3(105.699mm,69.933mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.254mm) Between Pad -2(122.425mm,65.151mm) on Top Layer And Via (123.325mm,64.389mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad -2(128.554mm,105.41mm) on Top Layer And Pad -3(127.904mm,105.41mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Pad -2(134.731mm,97.312mm) on Multi-Layer And Pad -M2(134.731mm,99.462mm) on Multi-Layer [Top Solder] Mask Sliver [0.243mm] / [Bottom Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad -2(98.769mm,57.05mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad -20(100.914mm,57.995mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad -20(100.914mm,57.995mm) on Top Layer And Via (100.674mm,58.708mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -20(109.129mm,61.503mm) on Top Layer And Pad -21(109.629mm,61.503mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad -20(109.129mm,61.503mm) on Top Layer And Via (109.11mm,60.198mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad -21(100.514mm,57.995mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -21(109.629mm,61.503mm) on Top Layer And Pad -22(110.129mm,61.503mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad -22(100.114mm,57.995mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.206mm < 0.254mm) Between Pad -22(100.114mm,57.995mm) on Top Layer And Via (100.674mm,58.708mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.206mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -22(110.129mm,61.503mm) on Top Layer And Pad -23(110.629mm,61.503mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -23(110.629mm,61.503mm) on Top Layer And Pad -24(111.129mm,61.503mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad -23(99.714mm,57.995mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -24(111.129mm,61.503mm) on Top Layer And Pad -25(111.629mm,61.503mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad -24(99.314mm,57.995mm) on Top Layer And Pad -25(100.314mm,56.45mm) on Top Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad -25(100.314mm,56.45mm) on Top Layer And Pad -3(98.769mm,56.65mm) on Top Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad -25(100.314mm,56.45mm) on Top Layer And Pad -4(98.769mm,56.25mm) on Top Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad -25(100.314mm,56.45mm) on Top Layer And Pad -5(98.769mm,55.85mm) on Top Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Pad -25(100.314mm,56.45mm) on Top Layer And Pad -6(98.769mm,55.45mm) on Top Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad -25(100.314mm,56.45mm) on Top Layer And Pad -7(99.314mm,54.905mm) on Top Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad -25(100.314mm,56.45mm) on Top Layer And Pad -8(99.714mm,54.905mm) on Top Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad -25(100.314mm,56.45mm) on Top Layer And Pad -9(100.114mm,54.905mm) on Top Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -25(111.629mm,61.503mm) on Top Layer And Pad -26(112.129mm,61.503mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -26(112.129mm,61.503mm) on Top Layer And Pad -27(112.629mm,61.503mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -27(112.629mm,61.503mm) on Top Layer And Pad -28(113.129mm,61.503mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -28(113.129mm,61.503mm) on Top Layer And Pad -29(113.629mm,61.503mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -29(113.629mm,61.503mm) on Top Layer And Pad -30(114.129mm,61.503mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -3(105.699mm,69.933mm) on Top Layer And Pad -4(105.699mm,69.433mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad -3(127.904mm,105.41mm) on Top Layer And Pad -4(127.254mm,105.41mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -30(114.129mm,61.503mm) on Top Layer And Pad -31(114.629mm,61.503mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -31(114.629mm,61.503mm) on Top Layer And Pad -32(115.129mm,61.503mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Pad -31(114.629mm,61.503mm) on Top Layer And Via (114.738mm,60.094mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -33(117.059mm,63.433mm) on Top Layer And Pad -34(117.059mm,63.933mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -34(117.059mm,63.933mm) on Top Layer And Pad -35(117.059mm,64.433mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -35(117.059mm,64.433mm) on Top Layer And Pad -36(117.059mm,64.933mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -36(117.059mm,64.933mm) on Top Layer And Pad -37(117.059mm,65.433mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -37(117.059mm,65.433mm) on Top Layer And Pad -38(117.059mm,65.933mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -38(117.059mm,65.933mm) on Top Layer And Pad -39(117.059mm,66.433mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -39(117.059mm,66.433mm) on Top Layer And Pad -40(117.059mm,66.933mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -4(105.699mm,69.433mm) on Top Layer And Pad -5(105.699mm,68.933mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad -4(127.254mm,105.41mm) on Top Layer And Pad -5(126.604mm,105.41mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -40(117.059mm,66.933mm) on Top Layer And Pad -41(117.059mm,67.433mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -41(117.059mm,67.433mm) on Top Layer And Pad -42(117.059mm,67.933mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -42(117.059mm,67.933mm) on Top Layer And Pad -43(117.059mm,68.433mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -43(117.059mm,68.433mm) on Top Layer And Pad -44(117.059mm,68.933mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -44(117.059mm,68.933mm) on Top Layer And Pad -45(117.059mm,69.433mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -45(117.059mm,69.433mm) on Top Layer And Pad -46(117.059mm,69.933mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -46(117.059mm,69.933mm) on Top Layer And Pad -47(117.059mm,70.433mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.254mm) Between Pad -46(117.059mm,69.933mm) on Top Layer And Via (118.058mm,70.433mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -47(117.059mm,70.433mm) on Top Layer And Pad -48(117.059mm,70.933mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.254mm) Between Pad -48(117.059mm,70.933mm) on Top Layer And Via (118.058mm,70.433mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -49(115.129mm,72.863mm) on Top Layer And Pad -50(114.629mm,72.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -5(105.699mm,68.933mm) on Top Layer And Pad -6(105.699mm,68.433mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad -5(126.604mm,105.41mm) on Top Layer And Via (126.619mm,103.886mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -50(114.629mm,72.863mm) on Top Layer And Pad -51(114.129mm,72.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -51(114.129mm,72.863mm) on Top Layer And Pad -52(113.629mm,72.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -52(113.629mm,72.863mm) on Top Layer And Pad -53(113.129mm,72.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -53(113.129mm,72.863mm) on Top Layer And Pad -54(112.629mm,72.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -54(112.629mm,72.863mm) on Top Layer And Pad -55(112.129mm,72.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -55(112.129mm,72.863mm) on Top Layer And Pad -56(111.629mm,72.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -56(111.629mm,72.863mm) on Top Layer And Pad -57(111.129mm,72.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Pad -56(111.629mm,72.863mm) on Top Layer And Via (111.129mm,74.041mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -57(111.129mm,72.863mm) on Top Layer And Pad -58(110.629mm,72.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -58(110.629mm,72.863mm) on Top Layer And Pad -59(110.129mm,72.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad -58(110.629mm,72.863mm) on Top Layer And Via (110.115mm,74.041mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Pad -58(110.629mm,72.863mm) on Top Layer And Via (111.129mm,74.041mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -59(110.129mm,72.863mm) on Top Layer And Pad -60(109.629mm,72.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -6(105.699mm,68.433mm) on Top Layer And Pad -7(105.699mm,67.933mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -60(109.629mm,72.863mm) on Top Layer And Pad -61(109.129mm,72.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad -60(109.629mm,72.863mm) on Top Layer And Via (109.093mm,74.041mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Pad -60(109.629mm,72.863mm) on Top Layer And Via (110.115mm,74.041mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -61(109.129mm,72.863mm) on Top Layer And Pad -62(108.629mm,72.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -62(108.629mm,72.863mm) on Top Layer And Pad -63(108.129mm,72.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.105mm < 0.254mm) Between Pad -62(108.629mm,72.863mm) on Top Layer And Via (108.093mm,73.916mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.105mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad -62(108.629mm,72.863mm) on Top Layer And Via (109.093mm,74.041mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -63(108.129mm,72.863mm) on Top Layer And Pad -64(107.629mm,72.863mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.049mm < 0.254mm) Between Pad -64(107.629mm,72.863mm) on Top Layer And Via (108.093mm,73.916mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.049mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -7(105.699mm,67.933mm) on Top Layer And Pad -8(105.699mm,67.433mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad -8(105.699mm,67.433mm) on Top Layer And Pad -9(105.699mm,66.933mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.225mm < 0.254mm) Between Pad -8(127.765mm,66.421mm) on Top Layer And Via (126.543mm,67.132mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.225mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad -8(130.629mm,108.235mm) on Multi-Layer And Pad -S1(128.867mm,108.485mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad -9(125.179mm,108.235mm) on Multi-Layer And Pad -S2(126.942mm,108.485mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.221mm < 0.254mm) Between Pad C1-1(116.278mm,57.78mm) on Top Layer And Via (115.189mm,56.642mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.221mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.004mm < 0.254mm) Between Pad C13-1(114.264mm,50.222mm) on Top Layer And Via (113.157mm,50.546mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.004mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.163mm < 0.254mm) Between Pad C15-2(100.708mm,79.691mm) on Top Layer And Via (99.441mm,79.756mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.163mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.254mm) Between Pad C18-2(115.951mm,94.742mm) on Top Layer And Via (115.951mm,93.726mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.254mm) Between Pad C20-1(97.542mm,69.469mm) on Top Layer And Via (97.028mm,70.485mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.033mm < 0.254mm) Between Pad C20-2(97.542mm,67.569mm) on Top Layer And Via (98.679mm,67.818mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.033mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.16mm < 0.254mm) Between Pad C20-2(97.542mm,67.569mm) on Top Layer And Via (98.806mm,66.929mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.16mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad C21-1(93.599mm,69.469mm) on Top Layer And Via (92.329mm,70.358mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.254mm) Between Pad C21-2(93.599mm,67.569mm) on Top Layer And Via (94.742mm,67.183mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Pad C2-2(120.012mm,71.563mm) on Top Layer And Via (121.277mm,71.628mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.254mm) Between Pad C22-1(110.231mm,99.187mm) on Top Layer And Via (110.236mm,100.33mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad C3-1(102.362mm,72.263mm) on Top Layer And Via (101.981mm,70.993mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad C6-1(109.023mm,57.661mm) on Top Layer And Via (108.077mm,56.642mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.036mm < 0.254mm) Between Pad C6-2(107.123mm,57.661mm) on Top Layer And Via (106.426mm,58.801mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.036mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.254mm) Between Pad C6-2(107.123mm,57.661mm) on Top Layer And Via (108.077mm,56.642mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad C7-1(114.046mm,57.78mm) on Top Layer And Via (115.189mm,56.642mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.254mm) Between Pad C7-2(114.046mm,55.88mm) on Top Layer And Via (115.189mm,56.642mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.254mm) Between Pad C8-1(104.394mm,55.626mm) on Top Layer And Via (105.156mm,54.61mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.009mm < 0.254mm) Between Pad C9-2(95.877mm,55.623mm) on Top Layer And Via (95.885mm,54.61mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.009mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.168mm < 0.254mm) Between Pad L3-1(124.714mm,71.247mm) on Top Layer And Via (123.444mm,70.758mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.168mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad NRF24-1(105.648mm,42.613mm) on Multi-Layer And Pad NRF24-2(105.648mm,40.073mm) on Multi-Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Pad NRF24-3(103.134mm,42.613mm) on Multi-Layer And Pad NRF24-4(103.108mm,40.073mm) on Multi-Layer [Top Solder] Mask Sliver [0.153mm] / [Bottom Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Pad NRF24-5(100.619mm,42.613mm) on Multi-Layer And Pad NRF24-6(100.581mm,40.073mm) on Multi-Layer [Top Solder] Mask Sliver [0.153mm] / [Bottom Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Pad NRF24-7(98.054mm,42.613mm) on Multi-Layer And Pad NRF24-8(98.028mm,40.073mm) on Multi-Layer [Top Solder] Mask Sliver [0.153mm] / [Bottom Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.254mm) Between Pad R10-2(117.348mm,76.84mm) on Top Layer And Via (118.618mm,76.073mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.254mm) Between Pad R13-1(128.651mm,71.379mm) on Top Layer And Via (127.508mm,71.374mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad R13-1(128.651mm,71.379mm) on Top Layer And Via (129.667mm,70.358mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.214mm < 0.254mm) Between Pad R15-1(99.507mm,99.752mm) on Top Layer And Via (100.824mm,99.695mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.214mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad R4-1(122.704mm,57.573mm) on Top Layer And Via (123.825mm,57.531mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.105mm < 0.254mm) Between Pad Reset-4(125.349mm,87.122mm) on Top Layer And Via (124.206mm,86.995mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.105mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.149mm < 0.254mm) Between Pad X1-1(96.58mm,72.898mm) on Top Layer And Via (95.239mm,71.62mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.149mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Pad X1-2(93.98mm,72.898mm) on Top Layer And Via (95.239mm,71.62mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.254mm) Between Via (100.322mm,68.291mm) from Top Layer to Bottom Layer And Via (100.838mm,68.699mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm] / [Bottom Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.104mm < 0.254mm) Between Via (100.33mm,74.295mm) from Top Layer to Bottom Layer And Via (100.83mm,73.795mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.104mm] / [Bottom Solder] Mask Sliver [0.104mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Via (100.933mm,53.554mm) from Top Layer to Bottom Layer And Via (101.339mm,52.949mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.125mm] / [Bottom Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Via (100.933mm,53.554mm) from Top Layer to Bottom Layer And Via (101.677mm,53.445mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.148mm] / [Bottom Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.159mm < 0.254mm) Between Via (103.632mm,65.405mm) from Top Layer to Bottom Layer And Via (104.394mm,65.433mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.159mm] / [Bottom Solder] Mask Sliver [0.159mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.081mm < 0.254mm) Between Via (104.563mm,59.309mm) from Top Layer to Bottom Layer And Via (104.838mm,59.936mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.081mm] / [Bottom Solder] Mask Sliver [0.081mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Via (106.426mm,58.801mm) from Top Layer to Bottom Layer And Via (107.188mm,58.547mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.199mm < 0.254mm) Between Via (108.093mm,73.916mm) from Top Layer to Bottom Layer And Via (108.585mm,74.549mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.199mm] / [Bottom Solder] Mask Sliver [0.199mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.115mm < 0.254mm) Between Via (108.585mm,74.549mm) from Top Layer to Bottom Layer And Via (109.093mm,74.041mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.115mm] / [Bottom Solder] Mask Sliver [0.115mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.115mm < 0.254mm) Between Via (109.093mm,74.041mm) from Top Layer to Bottom Layer And Via (109.601mm,74.549mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.115mm] / [Bottom Solder] Mask Sliver [0.115mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.119mm < 0.254mm) Between Via (109.601mm,74.549mm) from Top Layer to Bottom Layer And Via (110.115mm,74.041mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.119mm] / [Bottom Solder] Mask Sliver [0.119mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.254mm) Between Via (110.115mm,74.041mm) from Top Layer to Bottom Layer And Via (110.617mm,74.398mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.021mm < 0.254mm) Between Via (110.617mm,74.398mm) from Top Layer to Bottom Layer And Via (111.129mm,74.041mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.021mm] / [Bottom Solder] Mask Sliver [0.021mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.254mm) Between Via (110.871mm,54.356mm) from Top Layer to Bottom Layer And Via (111.379mm,53.975mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.032mm] / [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.038mm < 0.254mm) Between Via (111.887mm,52.959mm) from Top Layer to Bottom Layer And Via (112.268mm,52.443mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.038mm] / [Bottom Solder] Mask Sliver [0.038mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.199mm < 0.254mm) Between Via (112.164mm,75.969mm) from Top Layer to Bottom Layer And Via (112.664mm,75.341mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.199mm] / [Bottom Solder] Mask Sliver [0.199mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.134mm < 0.254mm) Between Via (113.03mm,59.309mm) from Top Layer to Bottom Layer And Via (113.679mm,59.658mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.134mm] / [Bottom Solder] Mask Sliver [0.134mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.185mm < 0.254mm) Between Via (113.104mm,76.247mm) from Top Layer to Bottom Layer And Via (113.664mm,75.692mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.185mm] / [Bottom Solder] Mask Sliver [0.185mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.241mm < 0.254mm) Between Via (113.664mm,75.692mm) from Top Layer to Bottom Layer And Via (114.104mm,76.413mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.241mm] / [Bottom Solder] Mask Sliver [0.241mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Via (119.634mm,64.262mm) from Top Layer to Bottom Layer And Via (120.015mm,64.897mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Via (119.634mm,65.532mm) from Top Layer to Bottom Layer And Via (120.015mm,64.897mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.137mm] / [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.068mm < 0.254mm) Between Via (121.269mm,64.75mm) from Top Layer to Bottom Layer And Via (121.412mm,65.405mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.068mm] / [Bottom Solder] Mask Sliver [0.068mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.254mm) Between Via (129.667mm,70.358mm) from Top Layer to Bottom Layer And Via (130.175mm,69.977mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.032mm] / [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Via (90.02mm,65.786mm) from Top Layer to Bottom Layer And Via (90.805mm,65.913mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.192mm] / [Bottom Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (94.488mm,45.401mm) from Top Layer to Bottom Layer And Via (94.488mm,46.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.254mm) Between Via (95.504mm,63.373mm) from Top Layer to Bottom Layer And Via (96.139mm,63.373mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.032mm] / [Bottom Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.159mm < 0.254mm) Between Via (98.806mm,62.865mm) from Top Layer to Bottom Layer And Via (99.568mm,62.865mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.159mm] / [Bottom Solder] Mask Sliver [0.159mm]
Rule Violations :174

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsText),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad CAN-1(124.206mm,50.8mm) on Multi-Layer And Text "PA6" (123.19mm,50.816mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad CAN-2(124.206mm,48.26mm) on Multi-Layer And Text "PA7" (123.19mm,48.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad CAN-3(124.206mm,45.72mm) on Multi-Layer And Text "PA8" (123.19mm,45.609mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-1(101.981mm,94.742mm) on Top Layer And Text "C10" (99.695mm,95.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-2(101.981mm,92.456mm) on Top Layer And Text "C10" (99.695mm,95.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Reset-1(120.777mm,87.122mm) on Top Layer And Text "R11" (117.984mm,85.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.254mm) Between Pad X1-1(96.58mm,72.898mm) on Top Layer And Text "C3" (99.06mm,70.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad Y1-2(95.377mm,81.46mm) on Multi-Layer And Text "PC10" (99.441mm,80.665mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Polygon Region (0 hole(s)) Top Layer And Text "C10" (99.695mm,95.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Text "+5V" (130.429mm,66.441mm) on Bottom Overlay And Track (129.659mm,66.548mm)(129.659mm,68.226mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Text "+5V" (130.429mm,66.441mm) on Bottom Overlay And Via (129.659mm,66.548mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C1" (118.237mm,57.912mm) on Top Overlay And Via (118.237mm,56.134mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Text "C1" (118.237mm,57.912mm) on Top Overlay And Via (120.269mm,56.38mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Text "C10" (99.695mm,95.442mm) on Top Overlay And Via (100.203mm,92.202mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Text "C14" (98.426mm,88.392mm) on Top Overlay And Track (100.711mm,89.408mm)(105.791mm,89.408mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Text "C14" (98.426mm,88.392mm) on Top Overlay And Via (100.711mm,89.408mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Text "C15" (102.232mm,82.606mm) on Top Overlay And Track (102.954mm,81.591mm)(104.675mm,83.312mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Text "C15" (102.232mm,82.606mm) on Top Overlay And Track (99.304mm,78.486mm)(103.886mm,78.486mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Text "C15" (102.232mm,82.606mm) on Top Overlay And Via (103.886mm,78.486mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C17" (113.412mm,81.788mm) on Top Overlay And Track (116.089mm,81.799mm)(117.221mm,82.931mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C17" (113.412mm,81.788mm) on Top Overlay And Track (117.221mm,82.931mm)(117.221mm,83.576mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C17" (113.412mm,81.788mm) on Top Overlay And Via (117.221mm,82.931mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Text "C2" (121.536mm,73.589mm) on Top Overlay And Track (119.306mm,70.596mm)(121.443mm,70.596mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Text "C2" (121.536mm,73.589mm) on Top Overlay And Track (120.012mm,71.563mm)(121.093mm,71.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Text "C2" (121.536mm,73.589mm) on Top Overlay And Track (121.093mm,71.563mm)(121.12mm,71.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Text "C2" (121.536mm,73.589mm) on Top Overlay And Track (121.12mm,71.59mm)(121.239mm,71.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Text "C2" (121.536mm,73.589mm) on Top Overlay And Track (121.239mm,71.59mm)(121.277mm,71.628mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Text "C2" (121.536mm,73.589mm) on Top Overlay And Track (121.443mm,70.596mm)(121.548mm,70.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Text "C2" (121.536mm,73.589mm) on Top Overlay And Via (121.277mm,71.628mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Text "C2" (121.536mm,73.589mm) on Top Overlay And Via (121.793mm,70.739mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Text "C21" (91.441mm,64.77mm) on Top Overlay And Track (90.805mm,65.913mm)(91.656mm,65.062mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C21" (91.441mm,64.77mm) on Top Overlay And Track (92.202mm,66.294mm)(92.3mm,66.294mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C21" (91.441mm,64.77mm) on Top Overlay And Track (92.3mm,66.294mm)(93.132mm,65.462mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C21" (91.441mm,64.77mm) on Top Overlay And Via (92.202mm,66.294mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Text "C22" (107.443mm,100.711mm) on Top Overlay And Track (110.231mm,100.325mm)(110.236mm,100.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Text "C22" (107.443mm,100.711mm) on Top Overlay And Track (110.231mm,99.187mm)(110.231mm,100.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Text "C22" (107.443mm,100.711mm) on Top Overlay And Via (110.236mm,100.33mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (99.06mm,70.866mm) on Top Overlay And Track (96.707mm,72.771mm)(99.011mm,72.771mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Text "C3" (99.06mm,70.866mm) on Top Overlay And Track (97.028mm,70.485mm)(98.425mm,71.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Text "C3" (99.06mm,70.866mm) on Top Overlay And Track (99.068mm,73.66mm)(99.068mm,74.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Text "C3" (99.06mm,70.866mm) on Top Overlay And Via (98.425mm,71.882mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Text "C3" (99.06mm,70.866mm) on Top Overlay And Via (99.068mm,73.66mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Text "C3" (99.06mm,70.866mm) on Top Overlay And Via (99.19mm,70.56mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Text "C5" (96.393mm,62.357mm) on Top Overlay And Track (95.663mm,63.921mm)(96.139mm,63.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Text "C5" (96.393mm,62.357mm) on Top Overlay And Track (96.139mm,63.373mm)(96.139mm,63.445mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Text "C5" (96.393mm,62.357mm) on Top Overlay And Track (97.155mm,62.738mm)(98.679mm,62.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Text "C5" (96.393mm,62.357mm) on Top Overlay And Track (98.679mm,62.738mm)(98.806mm,62.865mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Text "C5" (96.393mm,62.357mm) on Top Overlay And Via (96.139mm,63.373mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Text "C5" (96.393mm,62.357mm) on Top Overlay And Via (97.155mm,62.738mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Text "C5" (96.393mm,62.357mm) on Top Overlay And Via (98.806mm,62.865mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Text "C6" (106.742mm,53.979mm) on Top Overlay And Track (107.169mm,54.991mm)(107.95mm,54.991mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C6" (106.742mm,53.979mm) on Top Overlay And Via (107.95mm,54.991mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (102.74mm,59.112mm) on Top Overlay And Track (100.241mm,59.936mm)(104.838mm,59.936mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (102.74mm,59.112mm) on Top Overlay And Track (100.402mm,59.309mm)(104.563mm,59.309mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (102.74mm,59.112mm) on Top Overlay And Via (104.563mm,59.309mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (102.74mm,59.112mm) on Top Overlay And Via (104.838mm,59.936mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Text "C9" (94.361mm,59.563mm) on Top Overlay And Via (94.742mm,59.055mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Text "GENERALPURPOSE BOARD V2" (126.109mm,95.537mm) on Bottom Overlay And Via (125.73mm,96.647mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Text "GND" (124.714mm,85.618mm) on Bottom Overlay And Via (124.206mm,86.995mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Text "GND" (130.048mm,77.744mm) on Bottom Overlay And Track (127.762mm,79.248mm)(128.743mm,78.267mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "GND" (130.048mm,77.744mm) on Bottom Overlay And Via (128.743mm,78.267mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Text "GND" (93.726mm,70.124mm) on Bottom Overlay And Track (92.075mm,66.475mm)(92.075mm,70.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Text "GND" (93.726mm,70.124mm) on Bottom Overlay And Track (92.075mm,70.05mm)(92.329mm,70.304mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Text "GND" (93.726mm,70.124mm) on Bottom Overlay And Track (92.329mm,70.304mm)(92.329mm,70.358mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Text "GND" (93.726mm,70.124mm) on Bottom Overlay And Via (92.329mm,70.358mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "L2" (103.632mm,94.869mm) on Top Overlay And Track (105.156mm,92.583mm)(106.553mm,92.583mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Text "L2" (103.632mm,94.869mm) on Top Overlay And Via (104.013mm,93.726mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "L2" (103.632mm,94.869mm) on Top Overlay And Via (105.156mm,92.583mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Text "NRF24" (91.923mm,45.339mm) on Top Overlay And Track (91.694mm,45.466mm)(91.694mm,54.102mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.029mm < 0.254mm) Between Text "NRF24" (91.923mm,45.339mm) on Top Overlay And Track (94.488mm,45.401mm)(94.588mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.029mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Text "NRF24" (91.923mm,45.339mm) on Top Overlay And Track (94.488mm,46.101mm)(94.615mm,46.101mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Text "NRF24" (91.923mm,45.339mm) on Top Overlay And Track (94.588mm,45.301mm)(98.895mm,45.301mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Text "NRF24" (91.923mm,45.339mm) on Top Overlay And Track (94.615mm,46.101mm)(95.015mm,45.701mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Text "NRF24" (91.923mm,45.339mm) on Top Overlay And Via (91.694mm,45.466mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Text "NRF24" (91.923mm,45.339mm) on Top Overlay And Via (94.488mm,45.401mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Text "NRF24" (91.923mm,45.339mm) on Top Overlay And Via (94.488mm,46.101mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Text "PA1" (123.19mm,63.881mm) on Bottom Overlay And Track (121.269mm,64.75mm)(121.305mm,64.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Text "PA1" (123.19mm,63.881mm) on Bottom Overlay And Track (121.305mm,64.75mm)(121.785mm,64.27mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Text "PA1" (123.19mm,63.881mm) on Bottom Overlay And Via (121.269mm,64.75mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Text "PA1" (123.19mm,63.881mm) on Bottom Overlay And Via (123.325mm,64.389mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Text "PA10" (130.556mm,58.563mm) on Bottom Overlay And Track (127.889mm,59.182mm)(127.927mm,59.22mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Text "PA10" (130.556mm,58.563mm) on Bottom Overlay And Track (127.927mm,59.22mm)(132.677mm,59.22mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Text "PA10" (130.556mm,58.563mm) on Bottom Overlay And Via (127.889mm,59.182mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Text "PA11" (124.714mm,82.931mm) on Bottom Overlay And Track (121.793mm,82.48mm)(121.793mm,83.566mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Text "PA11" (124.714mm,82.931mm) on Bottom Overlay And Via (121.793mm,83.566mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Text "PA11" (130.556mm,56.007mm) on Bottom Overlay And Via (129.032mm,56.769mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Text "PA14" (130.302mm,48.133mm) on Bottom Overlay And Track (127mm,49.403mm)(131.445mm,44.958mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Text "PA4" (123.19mm,56.007mm) on Bottom Overlay And Track (122.809mm,56.007mm)(124.587mm,56.007mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Text "PA4" (123.19mm,56.007mm) on Bottom Overlay And Via (122.809mm,56.007mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Text "PA9" (130.429mm,61.106mm) on Bottom Overlay And Track (127.273mm,60.065mm)(129.141mm,61.933mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Text "PA9" (130.429mm,61.106mm) on Bottom Overlay And Via (129.141mm,61.933mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Text "PB10" (99.568mm,59.071mm) on Bottom Overlay And Track (98.425mm,59.571mm)(99.822mm,59.571mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Text "PB10" (99.568mm,59.071mm) on Bottom Overlay And Via (98.425mm,59.571mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Text "PB10" (99.568mm,59.071mm) on Bottom Overlay And Via (99.822mm,59.571mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Text "PB15" (99.441mm,49.038mm) on Bottom Overlay And Track (90.867mm,50.165mm)(96.404mm,50.165mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Text "PB15" (99.441mm,49.038mm) on Bottom Overlay And Via (96.404mm,50.165mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Text "PB2" (93.599mm,59.182mm) on Bottom Overlay And Via (91.821mm,60.452mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Text "PB4" (93.726mm,53.975mm) on Bottom Overlay And Via (92.837mm,53.594mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Text "PB7" (93.98mm,45.993mm) on Bottom Overlay And Track (91.186mm,46.101mm)(94.488mm,46.101mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Text "PB9" (99.695mm,61.741mm) on Bottom Overlay And Track (97.155mm,61.976mm)(97.155mm,62.738mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Text "PB9" (99.695mm,61.741mm) on Bottom Overlay And Track (98.806mm,62.865mm)(99.314mm,63.373mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Text "PB9" (99.695mm,61.741mm) on Bottom Overlay And Via (97.155mm,62.738mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Text "PB9" (99.695mm,61.741mm) on Bottom Overlay And Via (98.806mm,62.865mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Text "PB9" (99.695mm,61.741mm) on Bottom Overlay And Via (99.568mm,62.865mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Text "PC1" (93.218mm,85.872mm) on Bottom Overlay And Via (91.694mm,87.249mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Text "PC12" (99.441mm,75.585mm) on Bottom Overlay And Via (99.187mm,75.946mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Text "PC13" (99.187mm,73.172mm) on Bottom Overlay And Track (99.068mm,71.874mm)(99.068mm,73.66mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Text "PC13" (99.187mm,73.172mm) on Bottom Overlay And Via (99.068mm,73.66mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Text "PC4" (93.472mm,78.125mm) on Bottom Overlay And Track (92.583mm,79.756mm)(93.345mm,78.994mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Text "PC4" (93.472mm,78.125mm) on Bottom Overlay And Via (93.345mm,78.994mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Text "PC5" (93.345mm,75.458mm) on Bottom Overlay And Track (91.694mm,76.073mm)(92.332mm,75.435mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Text "PC5" (93.345mm,75.458mm) on Bottom Overlay And Track (93.345mm,76.073mm)(95.25mm,74.168mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Text "PC5" (93.345mm,75.458mm) on Bottom Overlay And Via (91.694mm,76.073mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Text "PC5" (93.345mm,75.458mm) on Bottom Overlay And Via (93.345mm,76.073mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Text "PD2" (99.187mm,70.231mm) on Bottom Overlay And Track (97.028mm,64.138mm)(97.028mm,70.485mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Text "PD2" (99.187mm,70.231mm) on Bottom Overlay And Track (98.629mm,71.12mm)(99.19mm,70.56mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Text "PD2" (99.187mm,70.231mm) on Bottom Overlay And Track (99.19mm,70.56mm)(99.19mm,70.56mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.254mm) Between Text "PD2" (99.187mm,70.231mm) on Bottom Overlay And Via (97.028mm,70.485mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Text "PD2" (99.187mm,70.231mm) on Bottom Overlay And Via (99.19mm,70.56mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Text "PORT A" (129.54mm,68.867mm) on Bottom Overlay And Track (123.977mm,68.724mm)(124.033mm,68.669mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Text "PORT A" (129.54mm,68.867mm) on Bottom Overlay And Track (123.977mm,68.724mm)(124.187mm,68.934mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Text "PORT A" (129.54mm,68.867mm) on Bottom Overlay And Track (124.033mm,68.541mm)(124.033mm,68.669mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Text "PORT A" (129.54mm,68.867mm) on Bottom Overlay And Track (124.033mm,68.541mm)(124.071mm,68.503mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Text "PORT A" (129.54mm,68.867mm) on Bottom Overlay And Track (128.524mm,69.226mm)(129.838mm,69.226mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Text "PORT A" (129.54mm,68.867mm) on Bottom Overlay And Via (121.793mm,70.739mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Text "PORT A" (129.54mm,68.867mm) on Bottom Overlay And Via (123.444mm,70.758mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Text "PORT A" (129.54mm,68.867mm) on Bottom Overlay And Via (124.071mm,68.503mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Text "PORT A" (129.54mm,68.867mm) on Bottom Overlay And Via (125.857mm,69.85mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Text "PORT A" (129.54mm,68.867mm) on Bottom Overlay And Via (127.381mm,69.626mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Text "PORT A" (129.54mm,68.867mm) on Bottom Overlay And Via (128.524mm,69.226mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Text "PORT A" (129.54mm,68.867mm) on Bottom Overlay And Via (129.667mm,70.358mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Text "Port B" (84.268mm,66.344mm) on Top Overlay And Via (88.773mm,67.691mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.254mm) Between Text "PORT B" (98.806mm,66.581mm) on Bottom Overlay And Track (90.686mm,66.975mm)(90.686mm,72.39mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Text "PORT B" (98.806mm,66.581mm) on Bottom Overlay And Track (90.686mm,66.975mm)(90.805mm,66.856mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Text "PORT B" (98.806mm,66.581mm) on Bottom Overlay And Track (90.805mm,66.802mm)(90.805mm,66.856mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Text "PORT B" (98.806mm,66.581mm) on Bottom Overlay And Track (92.075mm,66.475mm)(92.075mm,70.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Text "PORT B" (98.806mm,66.581mm) on Bottom Overlay And Track (92.075mm,66.475mm)(92.202mm,66.348mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Text "PORT B" (98.806mm,66.581mm) on Bottom Overlay And Track (92.202mm,66.294mm)(92.202mm,66.348mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Text "PORT B" (98.806mm,66.581mm) on Bottom Overlay And Via (90.805mm,66.802mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Text "PORT B" (98.806mm,66.581mm) on Bottom Overlay And Via (92.202mm,66.294mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Text "PORT B" (98.806mm,66.581mm) on Bottom Overlay And Via (94.742mm,67.183mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "PORT B" (98.806mm,66.581mm) on Bottom Overlay And Via (98.679mm,67.818mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Text "PORT B" (98.806mm,66.581mm) on Bottom Overlay And Via (98.806mm,66.929mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Text "PORT C" (99.187mm,90.711mm) on Bottom Overlay And Via (98.422mm,91.813mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Text "R1" (125.73mm,97.663mm) on Top Overlay And Track (125.03mm,98.614mm)(126.238mm,99.822mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (115.952mm,79.883mm) on Top Overlay And Track (119.888mm,76.327mm)(119.888mm,80.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (115.952mm,79.883mm) on Top Overlay And Via (119.888mm,80.575mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Text "R11" (117.984mm,85.217mm) on Top Overlay And Track (120.015mm,87.97mm)(120.601mm,87.384mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Text "R11" (117.984mm,85.217mm) on Top Overlay And Track (120.601mm,87.384mm)(120.642mm,87.384mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Text "R11" (117.984mm,85.217mm) on Top Overlay And Track (120.642mm,87.384mm)(120.777mm,87.249mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Text "R11" (117.984mm,85.217mm) on Top Overlay And Track (120.777mm,87.122mm)(120.777mm,87.249mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Text "R12" (108.043mm,95.471mm) on Top Overlay And Track (108.585mm,91.948mm)(111.174mm,91.948mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (108.043mm,95.471mm) on Top Overlay And Via (108.585mm,91.948mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Text "R18" (93.472mm,92.203mm) on Top Overlay And Track (93.218mm,94.488mm)(93.247mm,94.459mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Text "R18" (93.472mm,92.203mm) on Top Overlay And Track (93.247mm,93.316mm)(93.247mm,94.459mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Text "R18" (93.472mm,92.203mm) on Top Overlay And Track (93.247mm,94.459mm)(94.061mm,93.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Text "R18" (93.472mm,92.203mm) on Top Overlay And Via (93.218mm,94.488mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Text "R4" (124.46mm,59.69mm) on Top Overlay And Track (124.714mm,55.499mm)(124.714mm,57.912mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (124.46mm,59.69mm) on Top Overlay And Track (125.984mm,58.928mm)(126.873mm,58.928mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Text "R4" (124.46mm,59.69mm) on Top Overlay And Via (124.714mm,57.912mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Text "R4" (124.46mm,59.69mm) on Top Overlay And Via (125.857mm,60.198mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (124.46mm,59.69mm) on Top Overlay And Via (125.984mm,58.928mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Text "R9" (120.209mm,79.813mm) on Top Overlay And Track (119.888mm,76.327mm)(119.888mm,80.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Text "R9" (120.209mm,79.813mm) on Top Overlay And Via (119.888mm,80.575mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Text "STM32F446RET6" (122.047mm,98.344mm) on Bottom Overlay And Via (100.824mm,99.695mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Text "STM32F446RET6" (122.047mm,98.344mm) on Bottom Overlay And Via (110.236mm,100.33mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "STM32F446RET6" (122.047mm,98.344mm) on Bottom Overlay And Via (119.38mm,100.076mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Text "X1" (92.969mm,75.133mm) on Top Overlay And Track (93.083mm,77.162mm)(93.345mm,76.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "X1" (92.969mm,75.133mm) on Top Overlay And Track (93.345mm,76.073mm)(93.345mm,76.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Text "X1" (92.969mm,75.133mm) on Top Overlay And Track (94.234mm,76.073mm)(94.234mm,78.105mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Text "X1" (92.969mm,75.133mm) on Top Overlay And Via (93.083mm,77.216mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "X1" (92.969mm,75.133mm) on Top Overlay And Via (93.345mm,76.073mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Text "X1" (92.969mm,75.133mm) on Top Overlay And Via (94.234mm,76.073mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.211mm]
Rule Violations :173

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Arc (95.378mm,86.908mm) on Top Overlay And Text "Y1" (91.567mm,88.773mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (99.695mm,95.442mm) on Top Overlay And Track (101.092mm,92.456mm)(101.092mm,94.742mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (99.695mm,95.442mm) on Top Overlay And Track (101.092mm,92.456mm)(101.219mm,92.456mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (99.695mm,95.442mm) on Top Overlay And Track (101.092mm,94.742mm)(101.219mm,94.742mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.168mm < 0.254mm) Between Text "C10" (99.695mm,95.442mm) on Top Overlay And Track (97.536mm,91.785mm)(99.314mm,91.785mm) on Top Overlay Silk Text to Silk Clearance [0.168mm]
   Violation between Silk To Silk Clearance Constraint: (0.168mm < 0.254mm) Between Text "C10" (99.695mm,95.442mm) on Top Overlay And Track (97.536mm,95.29mm)(99.314mm,95.29mm) on Top Overlay Silk Text to Silk Clearance [0.168mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "C10" (99.695mm,95.442mm) on Top Overlay And Track (99.314mm,91.785mm)(99.314mm,93.129mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "C10" (99.695mm,95.442mm) on Top Overlay And Track (99.314mm,93.904mm)(99.314mm,95.29mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (102.232mm,82.606mm) on Top Overlay And Track (103.871mm,82.516mm)(103.871mm,83.858mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (102.232mm,82.606mm) on Top Overlay And Track (103.871mm,82.516mm)(105.674mm,82.516mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "C17" (113.412mm,81.788mm) on Top Overlay And Text "R10" (115.952mm,79.883mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.254mm) Between Text "C20" (96.013mm,64.643mm) on Top Overlay And Track (99.664mm,62.481mm)(99.664mm,64.259mm) on Top Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.254mm) Between Text "C20" (96.013mm,64.643mm) on Top Overlay And Track (99.664mm,64.259mm)(101.008mm,64.259mm) on Top Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "C21" (91.441mm,64.77mm) on Top Overlay And Track (92.713mm,66.771mm)(94.491mm,66.771mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (99.06mm,70.866mm) on Top Overlay And Track (92.816mm,71.514mm)(97.769mm,71.514mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3" (99.06mm,70.866mm) on Top Overlay And Track (97.769mm,71.514mm)(97.769mm,74.267mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "GND" (93.726mm,70.124mm) on Bottom Overlay And Track (90.551mm,69.342mm)(90.551mm,90.17mm) on Bottom Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "GND" (93.726mm,70.124mm) on Bottom Overlay And Track (94.043mm,68.834mm)(94.043mm,90.17mm) on Bottom Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "JTAG Debugger" (92.42mm,109.008mm) on Top Overlay And Track (85.979mm,108.585mm)(111.379mm,108.585mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "PA10" (130.556mm,58.563mm) on Bottom Overlay And Track (130.81mm,47.244mm)(130.81mm,68.072mm) on Bottom Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "PA11" (130.556mm,56.007mm) on Bottom Overlay And Track (130.81mm,47.244mm)(130.81mm,68.072mm) on Bottom Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "PA12" (130.556mm,53.467mm) on Bottom Overlay And Track (130.81mm,47.244mm)(130.81mm,68.072mm) on Bottom Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "PB0" (93.472mm,64.278mm) on Bottom Overlay And Track (90.805mm,45.212mm)(90.805mm,66.04mm) on Bottom Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "PB12" (99.695mm,56.515mm) on Bottom Overlay And Track (99.949mm,45.466mm)(99.949mm,66.04mm) on Bottom Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "PB13" (99.695mm,53.991mm) on Bottom Overlay And Track (99.949mm,45.466mm)(99.949mm,66.04mm) on Bottom Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "PB14" (99.695mm,51.435mm) on Bottom Overlay And Track (99.949mm,45.466mm)(99.949mm,66.04mm) on Bottom Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "PB7" (93.98mm,45.993mm) on Bottom Overlay And Track (94.297mm,44.514mm)(94.297mm,66.04mm) on Bottom Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "PB9" (99.695mm,61.741mm) on Bottom Overlay And Track (99.949mm,45.466mm)(99.949mm,66.04mm) on Bottom Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.245mm < 0.254mm) Between Text "PC0" (93.218mm,88.412mm) on Bottom Overlay And Track (90.551mm,69.342mm)(90.551mm,90.17mm) on Bottom Overlay Silk Text to Silk Clearance [0.245mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "PC10" (99.441mm,80.665mm) on Bottom Overlay And Track (99.695mm,69.596mm)(99.695mm,90.17mm) on Bottom Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "PC11" (99.441mm,78.125mm) on Bottom Overlay And Track (99.695mm,69.596mm)(99.695mm,90.17mm) on Bottom Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "PC12" (99.441mm,75.585mm) on Bottom Overlay And Track (99.695mm,69.596mm)(99.695mm,90.17mm) on Bottom Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.254mm) Between Text "PC2" (93.091mm,83.332mm) on Bottom Overlay And Track (90.551mm,69.342mm)(90.551mm,90.17mm) on Bottom Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "PC8" (99.441mm,85.872mm) on Bottom Overlay And Track (99.695mm,69.596mm)(99.695mm,90.17mm) on Bottom Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "R10" (115.952mm,79.883mm) on Top Overlay And Text "R9" (120.209mm,79.813mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.254mm) Between Text "R10" (115.952mm,79.883mm) on Top Overlay And Track (116.444mm,79.544mm)(118.247mm,79.544mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "R10" (115.952mm,79.883mm) on Top Overlay And Track (118.247mm,78.161mm)(118.247mm,79.544mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (127.914mm,74.93mm) on Top Overlay And Track (131.7mm,71.624mm)(131.7mm,86.864mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R14" (102.998mm,100.965mm) on Top Overlay And Track (102.794mm,100.556mm)(104.597mm,100.556mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "R14" (102.998mm,100.965mm) on Top Overlay And Track (102.794mm,99.173mm)(102.794mm,100.556mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R14" (102.998mm,100.965mm) on Top Overlay And Track (104.597mm,99.173mm)(104.597mm,100.556mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R15" (98.426mm,100.965mm) on Top Overlay And Track (100.406mm,99.173mm)(100.406mm,100.556mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R15" (98.426mm,100.965mm) on Top Overlay And Track (98.603mm,100.556mm)(100.406mm,100.556mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R15" (98.426mm,100.965mm) on Top Overlay And Track (98.603mm,99.173mm)(98.603mm,100.556mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "R16" (93.854mm,101.219mm) on Top Overlay And Text "R17" (89.602mm,101.027mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "R17" (89.602mm,101.027mm) on Top Overlay And Track (90.094mm,100.556mm)(91.897mm,100.556mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "R3" (126.873mm,83.566mm) on Top Overlay And Track (125.504mm,83.134mm)(126.846mm,83.134mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "R3" (126.873mm,83.566mm) on Top Overlay And Track (127.621mm,83.134mm)(129.004mm,83.134mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "R3" (126.873mm,83.566mm) on Top Overlay And Track (129.004mm,81.331mm)(129.004mm,83.134mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.254mm) Between Text "R9" (120.209mm,79.813mm) on Top Overlay And Track (120.574mm,79.474mm)(122.377mm,79.474mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.254mm) Between Text "R9" (120.209mm,79.813mm) on Top Overlay And Track (122.377mm,78.091mm)(122.377mm,79.474mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
Rule Violations :51

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design'))
   Violation between Room Definition: Between Component -10103594-0001LF (127.904mm,108.235mm) on Top Layer And Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) 
   Violation between Room Definition: Between Component -AMS1117-3.3V (115.57mm,104.14mm) on Top Layer And Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) 
   Violation between Room Definition: Between Component NRF24-NRF24L01 Module (105.648mm,42.613mm) on Top Layer And Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) 
   Violation between Room Definition: Between Component Reset-Nut Nhan 4 Chan SMD 6x6 (123.063mm,91.313mm) on Top Layer And Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) 
   Violation between Room Definition: Between DIP Component JTAG Debugger-SWD (98.679mm,106.045mm) on Top Layer And Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) 
   Violation between Room Definition: Between DIP Component Port A-Port A (134.239mm,56.896mm) on Top Layer And Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) 
   Violation between Room Definition: Between DIP Component Port B-Port B (86.852mm,55.688mm) on Top Layer And Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) 
   Violation between Room Definition: Between DIP Component Port C-Port C (86.852mm,79.753mm) on Top Layer And Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) 
   Violation between Room Definition: Between DIP Component Servo-Servo/PWM (134.24mm,79.244mm) on Top Layer And Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) 
   Violation between Room Definition: Between LCC Component -MPU-9250 (100.314mm,56.45mm) on Top Layer And Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) 
   Violation between Room Definition: Between LCC Component -STM32F446RET6 (111.379mm,67.183mm) on Top Layer And Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SIP Component -SK12D07VG4 (134.731mm,95.312mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And Small Component CAN-CAN Transceiver (124.206mm,50.8mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And Small Component Y1-16Mhz (95.377mm,83.91mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C10-100nF (98.425mm,93.537mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C1-100nF (116.282mm,56.834mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C11-100nF (100.4mm,52.067mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C12-560pF (114.235mm,42.951mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C13-560pF (114.268mm,49.276mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C14-2.2uF (100.838mm,85.725mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C15-2.2uF (100.711mm,80.645mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C16-100nF (110.236mm,86.233mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C17-100nF (115.132mm,86.166mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C18-2.2uF (115.954mm,95.696mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C19-2.2uF (111.158mm,95.726mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C20-12pF (97.546mm,68.523mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C2-100nF (120.015mm,72.517mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C21-12pF (93.602mm,68.523mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C22-2.2uF (109.285mm,99.184mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C3-100nF (101.416mm,72.26mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C4-100nF (109.347mm,76.327mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C5-100nF (101.416mm,63.37mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C6-100nF (108.077mm,57.658mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C7-2.2uF (114.049mm,56.834mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C8-10nF (104.391mm,56.572mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component C9-100nF (95.881mm,56.577mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component L1-120R (113.03mm,89.662mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component L2-LED 0805 (101.981mm,94.742mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component L3-LED 0805 (124.714mm,71.247mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R10-20R (117.409mm,77.794mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R1-10k (123.104mm,98.675mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R11-4.7K (119.564mm,83.754mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R12-1k (106.614mm,93.537mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R13-1k (128.59mm,72.325mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R14-10K (103.759mm,98.806mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R15-10K (99.568mm,98.806mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R16-10K (95.377mm,98.806mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R17-10K (91.059mm,98.806mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R18-10K (95.123mm,93.599mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R2-10k (123.109mm,101.088mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R3-10k (127.254mm,82.169mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R4-4k7 (122.643mm,58.519mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R5-120R (119.253mm,45.847mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R6-100R (118.237mm,42.164mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R7-100R (117.983mm,50.165mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R8-1M (104.836mm,84.266mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component R9-20R (121.539mm,77.724mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SMT Small Component X1-32.768KHz (95.28mm,72.898mm) on Top Layer 
   Violation between Room Definition: Between Room STM32F446xx Schematic design (Bounding Region = (183.118mm, 27.367mm, 378.952mm, 53.275mm) (InComponentClass('STM32F446xx Schematic design')) And SOIC Component -CAN 2 (125.095mm,64.516mm) on Top Layer 
Rule Violations :59

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 496
Waived Violations : 0
Time Elapsed        : 00:00:01