{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478480949821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478480949821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 09:09:09 2016 " "Processing started: Mon Nov 07 09:09:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478480949821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478480949821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ps2_uart -c ps2_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off ps2_uart -c ps2_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478480949821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1478480950149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ps2_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ps2_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_uart " "Found entity 1: ps2_uart" {  } { { "source/ps2_uart.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/ps2_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tx_source/tx_module_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file source/tx_source/tx_module_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_module_demo " "Found entity 1: tx_module_demo" {  } { { "source/tx_source/tx_module_demo.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/tx_module_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tx_source/tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/tx_source/tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_module " "Found entity 1: tx_module" {  } { { "source/tx_source/tx_module.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/tx_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tx_source/tx_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/tx_source/tx_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_control_module " "Found entity 1: tx_control_module" {  } { { "source/tx_source/tx_control_module.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/tx_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tx_source/tx_bps_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/tx_source/tx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_bps_module " "Found entity 1: tx_bps_module" {  } { { "source/tx_source/tx_bps_module.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/tx_bps_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tx_source/ps2_tx_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/tx_source/ps2_tx_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_tx_control_module " "Found entity 1: ps2_tx_control_module" {  } { { "source/tx_source/ps2_tx_control_module.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/ps2_tx_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tx_source/ps2_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/tx_source/ps2_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_module " "Found entity 1: ps2_module" {  } { { "source/tx_source/ps2_module.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/ps2_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tx_source/ps2_keyboard_to_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file source/tx_source/ps2_keyboard_to_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_to_hex " "Found entity 1: ps2_keyboard_to_hex" {  } { { "source/tx_source/ps2_keyboard_to_hex.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/ps2_keyboard_to_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tx_source/ps2_detect_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/tx_source/ps2_detect_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_detect_module " "Found entity 1: ps2_detect_module" {  } { { "source/tx_source/ps2_detect_module.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/ps2_detect_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tx_source/ps2_decode_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/tx_source/ps2_decode_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_decode_module " "Found entity 1: ps2_decode_module" {  } { { "source/tx_source/ps2_decode_module.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/ps2_decode_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tx_source/keyin_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file source/tx_source/keyin_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyin_detect " "Found entity 1: keyin_detect" {  } { { "source/tx_source/keyin_detect.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/keyin_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rx_source/rx_output_data.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rx_source/rx_output_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_output_data " "Found entity 1: rx_output_data" {  } { { "source/rx_source/rx_output_data.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/rx_output_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rx_source/rx_module_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rx_source/rx_module_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_module_demo " "Found entity 1: rx_module_demo" {  } { { "source/rx_source/rx_module_demo.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/rx_module_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rx_source/rx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rx_source/rx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_module " "Found entity 1: rx_module" {  } { { "source/rx_source/rx_module.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/rx_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rx_source/rx_detect_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rx_source/rx_detect_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_detect_module " "Found entity 1: rx_detect_module" {  } { { "source/rx_source/rx_detect_module.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/rx_detect_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rx_source/rx_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rx_source/rx_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_control_module " "Found entity 1: rx_control_module" {  } { { "source/rx_source/rx_control_module.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/rx_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rx_source/rx_bps_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rx_source/rx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_bps_module " "Found entity 1: rx_bps_module" {  } { { "source/rx_source/rx_bps_module.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/rx_bps_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rx_source/numtoledpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rx_source/numtoledpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 NumToLEDPoint " "Found entity 1: NumToLEDPoint" {  } { { "source/rx_source/NumToLEDPoint.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/NumToLEDPoint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rx_source/numtolednopoint.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rx_source/numtolednopoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 NumToLEDNoPoint " "Found entity 1: NumToLEDNoPoint" {  } { { "source/rx_source/NumToLEDNoPoint.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/NumToLEDNoPoint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rx_source/led_display.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rx_source/led_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Display " "Found entity 1: LED_Display" {  } { { "source/rx_source/LED_Display.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/LED_Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478480964306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478480964306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ps2_uart " "Elaborating entity \"ps2_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1478480964353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_module_demo rx_module_demo:RX_U1 " "Elaborating entity \"rx_module_demo\" for hierarchy \"rx_module_demo:RX_U1\"" {  } { { "source/ps2_uart.v" "RX_U1" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/ps2_uart.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_module rx_module_demo:RX_U1\|rx_module:U1 " "Elaborating entity \"rx_module\" for hierarchy \"rx_module_demo:RX_U1\|rx_module:U1\"" {  } { { "source/rx_source/rx_module_demo.v" "U1" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/rx_module_demo.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_detect_module rx_module_demo:RX_U1\|rx_module:U1\|rx_detect_module:U1 " "Elaborating entity \"rx_detect_module\" for hierarchy \"rx_module_demo:RX_U1\|rx_module:U1\|rx_detect_module:U1\"" {  } { { "source/rx_source/rx_module.v" "U1" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/rx_module.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_bps_module rx_module_demo:RX_U1\|rx_module:U1\|rx_bps_module:U2 " "Elaborating entity \"rx_bps_module\" for hierarchy \"rx_module_demo:RX_U1\|rx_module:U1\|rx_bps_module:U2\"" {  } { { "source/rx_source/rx_module.v" "U2" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/rx_module.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_control_module rx_module_demo:RX_U1\|rx_module:U1\|rx_control_module:U3 " "Elaborating entity \"rx_control_module\" for hierarchy \"rx_module_demo:RX_U1\|rx_module:U1\|rx_control_module:U3\"" {  } { { "source/rx_source/rx_module.v" "U3" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/rx_module.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_output_data rx_module_demo:RX_U1\|rx_output_data:U2 " "Elaborating entity \"rx_output_data\" for hierarchy \"rx_module_demo:RX_U1\|rx_output_data:U2\"" {  } { { "source/rx_source/rx_module_demo.v" "U2" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/rx_module_demo.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Display rx_module_demo:RX_U1\|LED_Display:LED_U " "Elaborating entity \"LED_Display\" for hierarchy \"rx_module_demo:RX_U1\|LED_Display:LED_U\"" {  } { { "source/rx_source/rx_module_demo.v" "LED_U" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/rx_module_demo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumToLEDPoint rx_module_demo:RX_U1\|LED_Display:LED_U\|NumToLEDPoint:NTLED1 " "Elaborating entity \"NumToLEDPoint\" for hierarchy \"rx_module_demo:RX_U1\|LED_Display:LED_U\|NumToLEDPoint:NTLED1\"" {  } { { "source/rx_source/LED_Display.v" "NTLED1" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/LED_Display.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumToLEDNoPoint rx_module_demo:RX_U1\|LED_Display:LED_U\|NumToLEDNoPoint:NTLED2 " "Elaborating entity \"NumToLEDNoPoint\" for hierarchy \"rx_module_demo:RX_U1\|LED_Display:LED_U\|NumToLEDNoPoint:NTLED2\"" {  } { { "source/rx_source/LED_Display.v" "NTLED2" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/LED_Display.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_module_demo tx_module_demo:TX_U2 " "Elaborating entity \"tx_module_demo\" for hierarchy \"tx_module_demo:TX_U2\"" {  } { { "source/ps2_uart.v" "TX_U2" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/ps2_uart.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_module tx_module_demo:TX_U2\|ps2_module:UUtop " "Elaborating entity \"ps2_module\" for hierarchy \"tx_module_demo:TX_U2\|ps2_module:UUtop\"" {  } { { "source/tx_source/tx_module_demo.v" "UUtop" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/tx_module_demo.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_detect_module tx_module_demo:TX_U2\|ps2_module:UUtop\|ps2_detect_module:U1 " "Elaborating entity \"ps2_detect_module\" for hierarchy \"tx_module_demo:TX_U2\|ps2_module:UUtop\|ps2_detect_module:U1\"" {  } { { "source/tx_source/ps2_module.v" "U1" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/ps2_module.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_decode_module tx_module_demo:TX_U2\|ps2_module:UUtop\|ps2_decode_module:U2 " "Elaborating entity \"ps2_decode_module\" for hierarchy \"tx_module_demo:TX_U2\|ps2_module:UUtop\|ps2_decode_module:U2\"" {  } { { "source/tx_source/ps2_module.v" "U2" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/ps2_module.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_to_hex tx_module_demo:TX_U2\|ps2_keyboard_to_hex:UU0 " "Elaborating entity \"ps2_keyboard_to_hex\" for hierarchy \"tx_module_demo:TX_U2\|ps2_keyboard_to_hex:UU0\"" {  } { { "source/tx_source/tx_module_demo.v" "UU0" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/tx_module_demo.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_tx_control_module tx_module_demo:TX_U2\|ps2_tx_control_module:U1 " "Elaborating entity \"ps2_tx_control_module\" for hierarchy \"tx_module_demo:TX_U2\|ps2_tx_control_module:U1\"" {  } { { "source/tx_source/tx_module_demo.v" "U1" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/tx_module_demo.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_module tx_module_demo:TX_U2\|tx_module:U2 " "Elaborating entity \"tx_module\" for hierarchy \"tx_module_demo:TX_U2\|tx_module:U2\"" {  } { { "source/tx_source/tx_module_demo.v" "U2" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/tx_module_demo.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_bps_module tx_module_demo:TX_U2\|tx_module:U2\|tx_bps_module:U1 " "Elaborating entity \"tx_bps_module\" for hierarchy \"tx_module_demo:TX_U2\|tx_module:U2\|tx_bps_module:U1\"" {  } { { "source/tx_source/tx_module.v" "U1" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/tx_module.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_control_module tx_module_demo:TX_U2\|tx_module:U2\|tx_control_module:U2 " "Elaborating entity \"tx_control_module\" for hierarchy \"tx_module_demo:TX_U2\|tx_module:U2\|tx_control_module:U2\"" {  } { { "source/tx_source/tx_module.v" "U2" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/tx_module.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478480964619 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1478480964744 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1478480964744 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1478480964744 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 -1 1478480969010 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source/tx_source/tx_control_module.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/tx_control_module.v" 32 -1 0 } } { "source/tx_source/ps2_detect_module.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/ps2_detect_module.v" 15 -1 0 } } { "source/tx_source/ps2_detect_module.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/tx_source/ps2_detect_module.v" 16 -1 0 } } { "source/rx_source/rx_detect_module.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/rx_detect_module.v" 15 -1 0 } } { "source/rx_source/rx_detect_module.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/rx_detect_module.v" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1478480969025 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1478480969025 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1478480970635 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1478480977135 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1357 " "Implemented 1357 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1478480977151 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1478480977151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1333 " "Implemented 1333 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1478480977151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1478480977151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478480977510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 09:09:37 2016 " "Processing ended: Mon Nov 07 09:09:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478480977510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478480977510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478480977510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478480977510 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478480980229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478480980229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 09:09:40 2016 " "Processing started: Mon Nov 07 09:09:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478480980229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478480980229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off ps2_uart -c ps2_uart --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off ps2_uart -c ps2_uart --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478480980229 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" 0 0 "Quartus II" 0 -1 1478480980620 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Quartus II" 0 -1 1478480980620 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478480980620 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1478480980682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1478480980698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478480980698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1356 " "Implemented 1356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1478480980838 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1478480980838 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1332 " "Implemented 1332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1478480980838 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1478480980838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478480980932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 09:09:40 2016 " "Processing ended: Mon Nov 07 09:09:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478480980932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478480980932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478480980932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478480980932 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478480983417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478480983417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 09:09:43 2016 " "Processing started: Mon Nov 07 09:09:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478480983417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1478480983417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ps2_uart -c ps2_uart " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ps2_uart -c ps2_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1478480983417 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1478480983542 ""}
{ "Info" "0" "" "Project  = ps2_uart" {  } {  } 0 0 "Project  = ps2_uart" 0 0 "Fitter" 0 0 1478480983542 ""}
{ "Info" "0" "" "Revision = ps2_uart" {  } {  } 0 0 "Revision = ps2_uart" 0 0 "Fitter" 0 0 1478480983542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1478480983635 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ps2_uart EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"ps2_uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1478480983667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1478480983745 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1478480983745 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1478480983885 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1478480984026 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1478480984026 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1478480984026 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1478480984026 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1478480984042 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1478480984042 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1478480984042 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1478480984042 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1478480984042 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ps2_uart.sdc " "Synopsys Design Constraints File file not found: 'ps2_uart.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1478480984932 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1478480984932 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1478480984948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1478480984948 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1478480984948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1478480985104 ""}  } { { "source/ps2_uart.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/ps2_uart.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/" { { 0 { 0 ""} 0 1915 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478480985104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk  " "Automatically promoted node rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1478480985104 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk~0 " "Destination node rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk~0" {  } { { "source/rx_source/LED_Display.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/LED_Display.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/" { { 0 { 0 ""} 0 1032 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1478480985104 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1478480985104 ""}  } { { "source/rx_source/LED_Display.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/LED_Display.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/" { { 0 { 0 ""} 0 230 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478480985104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RSTn~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node RSTn~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1478480985104 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rx_module_demo:RX_U1\|rx_output_data:U2\|isEn " "Destination node rx_module_demo:RX_U1\|rx_output_data:U2\|isEn" {  } { { "source/rx_source/rx_output_data.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/rx_source/rx_output_data.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/" { { 0 { 0 ""} 0 265 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1478480985104 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1478480985104 ""}  } { { "source/ps2_uart.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/ps2_uart.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/" { { 0 { 0 ""} 0 1916 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1478480985104 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1478480985573 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1478480985573 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1478480985573 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1478480985573 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1478480985573 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1478480985573 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1478480985573 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1478480985573 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1478480985651 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1478480985651 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1478480985651 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478480985714 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1478480985714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1478480986635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478480987011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1478480987026 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1478480988948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478480988948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1478480989464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1478480991026 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1478480991026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478480992995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1478480992995 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1478480992995 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1478480993026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1478480993105 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1478480993480 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1478480993542 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1478480993995 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478480994558 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL E1 " "Pin CLK uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLK } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "source/ps2_uart.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/ps2_uart.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/" { { 0 { 0 ""} 0 46 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1478480994886 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RSTn 3.3-V LVTTL E15 " "Pin RSTn uses I/O standard 3.3-V LVTTL at E15" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { RSTn } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RSTn" } } } } { "source/ps2_uart.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/ps2_uart.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/" { { 0 { 0 ""} 0 47 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1478480994886 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_Data_Pin_In 3.3-V LVTTL F1 " "Pin PS2_Data_Pin_In uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_Data_Pin_In } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_Data_Pin_In" } } } } { "source/ps2_uart.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/ps2_uart.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/" { { 0 { 0 ""} 0 50 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1478480994886 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK_Pin_In 3.3-V LVTTL G2 " "Pin PS2_CLK_Pin_In uses I/O standard 3.3-V LVTTL at G2" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK_Pin_In } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK_Pin_In" } } } } { "source/ps2_uart.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/ps2_uart.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/" { { 0 { 0 ""} 0 49 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1478480994886 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_Pin_In 3.3-V LVTTL M2 " "Pin RX_Pin_In uses I/O standard 3.3-V LVTTL at M2" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { RX_Pin_In } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_Pin_In" } } } } { "source/ps2_uart.v" "" { Text "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/source/ps2_uart.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/" { { 0 { 0 ""} 0 48 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1478480994886 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1478480994886 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/output_files/ps2_uart.fit.smsg " "Generated suppressed messages file E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/output_files/ps2_uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1478480994995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1277 " "Peak virtual memory: 1277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478480995698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 09:09:55 2016 " "Processing ended: Mon Nov 07 09:09:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478480995698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478480995698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478480995698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1478480995698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1478480998386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478480998386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 09:09:58 2016 " "Processing started: Mon Nov 07 09:09:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478480998386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1478480998386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ps2_uart -c ps2_uart " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ps2_uart -c ps2_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1478480998386 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1478480999355 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1478480999386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478480999730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 09:09:59 2016 " "Processing ended: Mon Nov 07 09:09:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478480999730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478480999730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478480999730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1478480999730 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1478481000355 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1478481002324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478481002339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 09:10:01 2016 " "Processing started: Mon Nov 07 09:10:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478481002339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478481002339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ps2_uart -c ps2_uart " "Command: quartus_sta ps2_uart -c ps2_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478481002339 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1478481002449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1478481002605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1478481002683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1478481002683 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ps2_uart.sdc " "Synopsys Design Constraints File file not found: 'ps2_uart.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1478481003011 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1478481003011 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1478481003011 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk " "create_clock -period 1.000 -name rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1478481003011 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1478481003011 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1478481003074 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1478481003074 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1478481003074 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1478481003089 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1478481003152 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1478481003152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.376 " "Worst-case setup slack is -9.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481003152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481003152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.376            -684.270 CLK  " "   -9.376            -684.270 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481003152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803              -1.964 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk  " "   -0.803              -1.964 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481003152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1478481003152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481003168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481003168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 CLK  " "    0.404               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481003168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk  " "    0.452               0.000 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481003168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1478481003168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1478481003183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1478481003183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481003183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481003183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -281.069 CLK  " "   -3.000            -281.069 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481003183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk  " "   -1.487              -4.461 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481003183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1478481003183 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1478481003277 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1478481003324 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1478481003949 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004121 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1478481004136 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1478481004136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.770 " "Worst-case setup slack is -8.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.770            -633.312 CLK  " "   -8.770            -633.312 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646              -1.499 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk  " "   -0.646              -1.499 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1478481004136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.380 " "Worst-case hold slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 CLK  " "    0.380               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk  " "    0.402               0.000 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1478481004152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1478481004152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1478481004168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -281.069 CLK  " "   -3.000            -281.069 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk  " "   -1.487              -4.461 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1478481004168 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1478481004261 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004511 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1478481004527 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1478481004527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.641 " "Worst-case setup slack is -3.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.641            -196.902 CLK  " "   -3.641            -196.902 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk  " "    0.230               0.000 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1478481004527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.092 " "Worst-case hold slack is 0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 CLK  " "    0.092               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk  " "    0.187               0.000 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1478481004543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1478481004543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1478481004558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -246.916 CLK  " "   -3.000            -246.916 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk  " "   -1.000              -3.000 rx_module_demo:RX_U1\|LED_Display:LED_U\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1478481004558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1478481004558 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1478481005058 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1478481005058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "739 " "Peak virtual memory: 739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478481005183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 09:10:05 2016 " "Processing ended: Mon Nov 07 09:10:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478481005183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478481005183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478481005183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478481005183 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478481007668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478481007668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 09:10:07 2016 " "Processing started: Mon Nov 07 09:10:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478481007668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478481007668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ps2_uart -c ps2_uart " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ps2_uart -c ps2_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478481007668 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ps2_uart_8_1200mv_85c_slow.vo E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/simulation/modelsim/ simulation " "Generated file ps2_uart_8_1200mv_85c_slow.vo in folder \"E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1478481008621 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ps2_uart_8_1200mv_0c_slow.vo E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/simulation/modelsim/ simulation " "Generated file ps2_uart_8_1200mv_0c_slow.vo in folder \"E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1478481008871 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ps2_uart_min_1200mv_0c_fast.vo E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/simulation/modelsim/ simulation " "Generated file ps2_uart_min_1200mv_0c_fast.vo in folder \"E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1478481009137 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ps2_uart.vo E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/simulation/modelsim/ simulation " "Generated file ps2_uart.vo in folder \"E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1478481009387 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ps2_uart_8_1200mv_85c_v_slow.sdo E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/simulation/modelsim/ simulation " "Generated file ps2_uart_8_1200mv_85c_v_slow.sdo in folder \"E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1478481009574 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ps2_uart_8_1200mv_0c_v_slow.sdo E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/simulation/modelsim/ simulation " "Generated file ps2_uart_8_1200mv_0c_v_slow.sdo in folder \"E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1478481009746 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ps2_uart_min_1200mv_0c_v_fast.sdo E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/simulation/modelsim/ simulation " "Generated file ps2_uart_min_1200mv_0c_v_fast.sdo in folder \"E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1478481009918 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ps2_uart_v.sdo E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/simulation/modelsim/ simulation " "Generated file ps2_uart_v.sdo in folder \"E:/quartus_Project/ps2_uart_V1_2_Modbus_7Bytes/ps2_uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1478481010090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478481010168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 09:10:10 2016 " "Processing ended: Mon Nov 07 09:10:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478481010168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478481010168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478481010168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478481010168 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478481010824 ""}
