/* SPDX-License-Identifier: GPL-2.0-or-later */

#include <dt-bindings/gpio/gpio.h>

/ {
    #address-cells = <1>;
    #size-cells = <1>;
    compatible = "arm,realview-eb";
    
    chosen { };
    
    memory {
        device_type = "memory";
        reg = <0x00000000 0x08000000>;
    };
    
    clocks {
        xtal24mhz: xtal24mhz@24M {
            #clock-cells = <0>;
            compatible = "fixed-clock";
            clock-frequency = <24000000>;
        };

        timclk: timclk@1M {
            #clock-cells = <0>;
            compatible = "fixed-factor-clock";
            clock-div = <24>;
            clock-mult = <1>;
            clocks = <&xtal24mhz>;
        };

        mclk: mclk@24M {
            #clock-cells = <0>;
            compatible = "fixed-factor-clock";
            clock-div = <1>;
            clock-mult = <1>;
            clocks = <&xtal24mhz>;
        };

        kmiclk: kmiclk@24M {
            #clock-cells = <0>;
            compatible = "fixed-factor-clock";
            clock-div = <1>;
            clock-mult = <1>;
            clocks = <&xtal24mhz>;
        };

        sspclk: sspclk@24M {
            #clock-cells = <0>;
            compatible = "fixed-factor-clock";
            clock-div = <1>;
            clock-mult = <1>;
            clocks = <&xtal24mhz>;
        };

        uartclk: uartclk@24M {
            #clock-cells = <0>;
            compatible = "fixed-factor-clock";
            clock-div = <1>;
            clock-mult = <1>;
            clocks = <&xtal24mhz>;
        };
        
        wdogclk: wdogclk@24M {
            #clock-cells = <0>;
            compatible = "fixed-factor-clock";
            clock-div = <1>;
            clock-mult = <1>;
            clocks = <&xtal24mhz>;
        };
        
        pclk: pclk@0 {
            #clock-cells = <0>;
            compatible = "fixed-clock";
            clock-frequency = <0>;
        };
    };
    
    fpga {
        #address-cells = <1>;
        #size-cells = <1>;
        compatible = "amba-bus";
        dma-ranges;
        ranges;
    
        i2c: i2c@10002000 {
            #address-cells = <1>;
            #size-cells = <0>;
            compatible = "arm,versatile-i2c";
            reg = <0x10002000 0x1000>;

            rtc@68 {
                compatible = "dallas,ds1338";
                reg = <0x68>;
            };
        };

        aaci: aaci@10004000 {
            compatible = "arm,pl041", "arm,primecell";
            reg = <0x10004000 0x1000>;
            clocks = <&pclk>;
            clock-names = "apb_pclk";
        };

        mmc: mmcsd@10005000 {
            compatible = "arm,pl18x", "arm,primecell";
            reg = <0x10005000 0x1000>;
            max-frequency = <500000>;
            bus-width = <4>;
            cap-sd-highspeed;
            cap-mmc-highspeed;
            clocks = <&mclk>, <&pclk>;
            clock-names = "mclk", "apb_pclk";
            cd-gpios = <&gpio1 0 GPIO_ACTIVE_LOW>;
            wp-gpios = <&gpio1 1 GPIO_ACTIVE_HIGH>;
        };

        kmi0: kmi@10006000 {
            compatible = "arm,pl050", "arm,primecell";
            reg = <0x10006000 0x1000>;
            clocks = <&kmiclk>, <&pclk>;
            clock-names = "KMIREFCLK", "apb_pclk";
        };

        kmi1: kmi@10007000 {
            compatible = "arm,pl050", "arm,primecell";
            reg = <0x10007000 0x1000>;
            clocks = <&kmiclk>, <&pclk>;
            clock-names = "KMIREFCLK", "apb_pclk";
        };

        charlcd: fpga_charlcd: charlcd@10008000 {
            compatible = "arm,versatile-lcd";
            reg = <0x10008000 0x1000>;
            clocks = <&pclk>;
            clock-names = "apb_pclk";
        };

        serial0: serial@10009000 {
            compatible = "arm,pl011", "arm,primecell";
            reg = <0x10009000 0x1000>;
            clocks = <&uartclk>, <&pclk>;
            clock-names = "uartclk", "apb_pclk";
        };

        serial1: serial@1000a000 {
            compatible = "arm,pl011", "arm,primecell";
            reg = <0x1000a000 0x1000>;
            clocks = <&uartclk>, <&pclk>;
            clock-names = "uartclk", "apb_pclk";
        };

        serial2: serial@1000b000 {
            compatible = "arm,pl011", "arm,primecell";
            reg = <0x1000b000 0x1000>;
            clocks = <&uartclk>, <&pclk>;
            clock-names = "uartclk", "apb_pclk";
        };

        serial3: serial@1000c000 {
            compatible = "arm,pl011", "arm,primecell";
            reg = <0x1000c000 0x1000>;
            clocks = <&uartclk>, <&pclk>;
            clock-names = "uartclk", "apb_pclk";
        };

        ssp: spi@1000d000 {
            compatible = "arm,pl022", "arm,primecell";
            reg = <0x1000d000 0x1000>;
            clocks = <&sspclk>, <&pclk>;
            clock-names = "SSPCLK", "apb_pclk";
        };

        wdog: watchdog@10010000 {
            compatible = "arm,sp805", "arm,primecell";
            reg = <0x10010000 0x1000>;
            clocks = <&wdogclk>, <&pclk>;
            clock-names = "wdog_clk", "apb_pclk";
            status = "disabled";
        };

        timer01: timer@10011000 {
            compatible = "arm,sp804", "arm,primecell";
            reg = <0x10011000 0x1000>;
            clocks = <&timclk>, <&timclk>, <&pclk>;
            clock-names = "timer1", "timer2", "apb_pclk";
        };

        timer23: timer@10012000 {
            compatible = "arm,sp804", "arm,primecell";
            reg = <0x10012000 0x1000>;
            clocks = <&timclk>, <&timclk>, <&pclk>;
            clock-names = "timer1", "timer2", "apb_pclk";
        };

        gpio0: gpio@10013000 {
            #interrupt-cells = <2>;
            #gpio-cells = <2>;
            compatible = "arm,pl061", "arm,primecell";
            reg = <0x10013000 0x1000>;
            gpio-controller;
            interrupt-controller;
            clocks = <&pclk>;
            clock-names = "apb_pclk";
        };

        gpio1: gpio@10014000 {
            #interrupt-cells = <2>;
            #gpio-cells = <2>;
            compatible = "arm,pl061", "arm,primecell";
            reg = <0x10014000 0x1000>;
            gpio-controller;
            interrupt-controller;
            clocks = <&pclk>;
            clock-names = "apb_pclk";
        };

        gpio2: gpio@10015000 {
            #interrupt-cells = <2>;
            #gpio-cells = <2>;
            compatible = "arm,pl061", "arm,primecell";
            reg = <0x10015000 0x1000>;
            gpio-controller;
            interrupt-controller;
            clocks = <&pclk>;
            clock-names = "apb_pclk";
        };

        rtc: rtc@10017000 {
            compatible = "arm,pl031", "arm,primecell";
            reg = <0x10017000 0x1000>;
            clocks = <&pclk>;
            clock-names = "apb_pclk";
        };
    };
};
