INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/dsl4_demo_app/dsl4_demo_app.srcs/sources_1/imports/new/SevenSegmentDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/dsl4_demo_app/dsl4_demo_app.srcs/sources_1/new/SevSegDisBus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisBus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/dsl4_demo_app/dsl4_demo_app.srcs/sim_1/new/DIPSLAY_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISPLAY_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSL4/dsl4_demo_app/dsl4_demo_app.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
