// Seed: 3473263178
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire [-1 : -1 'b0] id_3, id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd26
) (
    input tri0 id_0,
    input tri id_1,
    input wand id_2,
    input supply0 id_3,
    input wand _id_4,
    input wand id_5,
    output tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output wire id_10,
    input wand id_11,
    output wire id_12,
    input wand id_13
);
  wire [-1 : id_4] id_15, id_16, id_17;
  module_0 modCall_1 (
      id_16,
      id_17
  );
endmodule
