// Seed: 293206246
module module_0 (
    output id_0,
    input logic id_1,
    input id_2
);
  type_6 id_3 (
      .id_0(id_1),
      .id_1(1),
      .id_2(1),
      .id_3(""),
      .id_4(1),
      .id_5(id_0),
      .id_6()
  );
  logic id_4;
  always @(posedge 1) id_0 <= 1;
endmodule
