<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Procesador1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Alu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Alu.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RF.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RF.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Suma.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Suma.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Suma.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Suma_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Suma_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="instructionMemory.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="instructionMemory.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="instructionMemory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="instructionMemory.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="instructionMemory.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="instructionMemory.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="instructionMemory_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="nPc.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="nPc.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="nPc.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="nPc.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="nPc.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="nPc.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nPc.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="nPc.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="nPc.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="nPc.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="nPc_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="nPc_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nPc_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="nPc_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nPc_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nPc_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pc.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pc.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbSumar1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbSumar1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tbSumar1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbSumar1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_IM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_IM_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_RF_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_RF_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_alu_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_alu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_alu_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_nPC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1523313756" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1523313756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523315532" xil_pn:in_ck="-5194258634799599402" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1523315532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="Suma.vhd"/>
      <outfile xil_pn:name="nPc.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="tbSumar1.vhd"/>
      <outfile xil_pn:name="test-nPC.vhd"/>
      <outfile xil_pn:name="test_IM.vhd"/>
      <outfile xil_pn:name="test_RF.vhd"/>
      <outfile xil_pn:name="test_alu.vhd"/>
      <outfile xil_pn:name="test_pc.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1523315279" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8580792116147661513" xil_pn:start_ts="1523315279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523315279" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2131369561890896633" xil_pn:start_ts="1523315279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523313756" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4602150103655588358" xil_pn:start_ts="1523313756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523315494" xil_pn:in_ck="-5194258634799599402" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1523315494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="Suma.vhd"/>
      <outfile xil_pn:name="nPc.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="tbSumar1.vhd"/>
      <outfile xil_pn:name="test-nPC.vhd"/>
      <outfile xil_pn:name="test_IM.vhd"/>
      <outfile xil_pn:name="test_RF.vhd"/>
      <outfile xil_pn:name="test_alu.vhd"/>
      <outfile xil_pn:name="test_pc.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1523315496" xil_pn:in_ck="-5194258634799599402" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-362947468317955792" xil_pn:start_ts="1523315494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_alu_beh.prj"/>
      <outfile xil_pn:name="test_alu_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1523315496" xil_pn:in_ck="2824114873852019500" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5763564023041936605" xil_pn:start_ts="1523315496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_alu_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1522716869" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1522716869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522716883" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6975028959564911431" xil_pn:start_ts="1522716883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
