// Seed: 1066220794
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3
    , id_5,
    output id_4
);
  always @(posedge id_1) begin
    id_4 = 1;
    for (id_4 = id_1; id_1; id_4 = 1'b0) begin
      id_4 <= id_2;
      id_4 <= 1;
    end
  end
endmodule
