Analysis & Synthesis report for air_hdmi_test_top
Sat Dec 31 02:40:18 2022
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |air_hdmi_test_top|video_syncgen:u_vga|areastate
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated
 18. Source assignments for hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser
 19. Source assignments for hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p
 20. Source assignments for hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated
 21. Source assignments for hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n
 22. Source assignments for hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated
 23. Source assignments for hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated
 24. Source assignments for hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2
 25. Parameter Settings for User Entity Instance: hdmi_hdpll:u_pll|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: melodychime:u_chime
 27. Parameter Settings for User Entity Instance: melodychime:u_chime|melodychime_seq:u_seq
 28. Parameter Settings for User Entity Instance: melodychime:u_chime|melodychime_sg:u_sg0
 29. Parameter Settings for User Entity Instance: melodychime:u_chime|melodychime_sg:u_sg1
 30. Parameter Settings for User Entity Instance: video_syncgen:u_vga
 31. Parameter Settings for User Entity Instance: logo_overlay:u_logo
 32. Parameter Settings for User Entity Instance: logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: hdmi_tx:u_tx
 34. Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay
 35. Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio
 36. Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo
 37. Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info
 38. Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u
 39. Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u
 40. Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u
 41. Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser
 42. Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p
 43. Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n
 44. Parameter Settings for Inferred Entity Instance: hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0
 45. Parameter Settings for Inferred Entity Instance: hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0
 46. altpll Parameter Settings by Entity Instance
 47. altsyncram Parameter Settings by Entity Instance
 48. altshift_taps Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u"
 50. Port Connectivity Checks: "hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u"
 51. Port Connectivity Checks: "hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo"
 52. Port Connectivity Checks: "hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay"
 53. Port Connectivity Checks: "hdmi_tx:u_tx"
 54. Port Connectivity Checks: "logo_overlay:u_logo"
 55. Port Connectivity Checks: "video_syncgen:u_vga"
 56. Port Connectivity Checks: "melodychime:u_chime"
 57. Post-Synthesis Netlist Statistics for Top Partition
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 31 02:40:18 2022          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; air_hdmi_test_top                              ;
; Top-level Entity Name              ; air_hdmi_test_top                              ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 1,929                                          ;
;     Total combinational functions  ; 1,797                                          ;
;     Dedicated logic registers      ; 1,023                                          ;
; Total registers                    ; 1039                                           ;
; Total pins                         ; 81                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 69,348                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; air_hdmi_test_top  ; air_hdmi_test_top  ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+----------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; ip/pll/hdmi_hdpll.v                    ; yes             ; User Wizard-Generated File             ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/ip/pll/hdmi_hdpll.v                    ;         ;
; ip/logo_pattern_rom/logo_pattern_rom.v ; yes             ; User Wizard-Generated File             ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/ip/logo_pattern_rom/logo_pattern_rom.v ;         ;
; hdl/video_syncgen.vhd                  ; yes             ; User VHDL File                         ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/video_syncgen.vhd                  ;         ;
; hdl/melodychime.vhd                    ; yes             ; User VHDL File                         ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/melodychime.vhd                    ;         ;
; hdl/hdmi_tx.vhd                        ; yes             ; User VHDL File                         ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd                        ;         ;
; hdl/logo_overlay.v                     ; yes             ; User Verilog HDL File                  ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/logo_overlay.v                     ;         ;
; hdl/air_hdmi_test_top.v                ; yes             ; User Verilog HDL File                  ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v                ;         ;
; altpll.tdf                             ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/altpll.tdf                 ;         ;
; aglobal221.inc                         ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/aglobal221.inc             ;         ;
; stratix_pll.inc                        ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/stratix_pll.inc            ;         ;
; stratixii_pll.inc                      ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/stratixii_pll.inc          ;         ;
; cycloneii_pll.inc                      ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/cycloneii_pll.inc          ;         ;
; db/hdmi_hdpll_altpll.v                 ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/hdmi_hdpll_altpll.v                 ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                             ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                             ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                           ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_79c1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/altsyncram_79c1.tdf                 ;         ;
; ip/logo_pattern_rom/dvdlogo.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/ip/logo_pattern_rom/dvdlogo.mif        ;         ;
; db/decode_k8a.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/decode_k8a.tdf                      ;         ;
; db/mux_4nb.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/mux_4nb.tdf                         ;         ;
; altddio_out.tdf                        ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/altddio_out.tdf            ;         ;
; stratix_ddio.inc                       ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/stratix_ddio.inc           ;         ;
; cyclone_ddio.inc                       ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/cyclone_ddio.inc           ;         ;
; stratix_lcell.inc                      ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/stratix_lcell.inc          ;         ;
; db/ddio_out_s9j.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/ddio_out_s9j.tdf                    ;         ;
; db/ddio_out_u6j.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/ddio_out_u6j.tdf                    ;         ;
; db/altsyncram_ctg1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/altsyncram_ctg1.tdf                 ;         ;
; altshift_taps.tdf                      ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/altshift_taps.tdf          ;         ;
; lpm_counter.inc                        ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/lpm_counter.inc            ;         ;
; lpm_compare.inc                        ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/lpm_compare.inc            ;         ;
; lpm_constant.inc                       ; yes             ; Megafunction                           ; c:/develop/quartus/22.1le/quartus/libraries/megafunctions/lpm_constant.inc           ;         ;
; db/shift_taps_08m.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/shift_taps_08m.tdf                  ;         ;
; db/altsyncram_0i81.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/altsyncram_0i81.tdf                 ;         ;
; db/cntr_4rf.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/cntr_4rf.tdf                        ;         ;
; db/cmpr_sgc.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/cmpr_sgc.tdf                        ;         ;
+----------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,929                                                                                      ;
;                                             ;                                                                                            ;
; Total combinational functions               ; 1797                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                            ;
;     -- 4 input functions                    ; 691                                                                                        ;
;     -- 3 input functions                    ; 682                                                                                        ;
;     -- <=2 input functions                  ; 424                                                                                        ;
;                                             ;                                                                                            ;
; Logic elements by mode                      ;                                                                                            ;
;     -- normal mode                          ; 1441                                                                                       ;
;     -- arithmetic mode                      ; 356                                                                                        ;
;                                             ;                                                                                            ;
; Total registers                             ; 1039                                                                                       ;
;     -- Dedicated logic registers            ; 1023                                                                                       ;
;     -- I/O registers                        ; 32                                                                                         ;
;                                             ;                                                                                            ;
; I/O pins                                    ; 81                                                                                         ;
; Total memory bits                           ; 69348                                                                                      ;
;                                             ;                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                          ;
;                                             ;                                                                                            ;
; Total PLLs                                  ; 1                                                                                          ;
;     -- PLLs                                 ; 1                                                                                          ;
;                                             ;                                                                                            ;
; Maximum fan-out node                        ; hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1077                                                                                       ;
; Total fan-out                               ; 9711                                                                                       ;
; Average fan-out                             ; 3.15                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                        ; Entity Name                    ; Library Name ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |air_hdmi_test_top                                       ; 1797 (39)           ; 1023 (25)                 ; 69348       ; 0            ; 0       ; 0         ; 81   ; 0            ; |air_hdmi_test_top                                                                                                                                         ; air_hdmi_test_top              ; work         ;
;    |hdmi_hdpll:u_pll|                                    ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_hdpll:u_pll                                                                                                                        ; hdmi_hdpll                     ; work         ;
;       |altpll:altpll_component|                          ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_hdpll:u_pll|altpll:altpll_component                                                                                                ; altpll                         ; work         ;
;          |hdmi_hdpll_altpll:auto_generated|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated                                                               ; hdmi_hdpll_altpll              ; work         ;
;    |hdmi_tx:u_tx|                                        ; 969 (4)             ; 692 (66)                  ; 3812        ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx                                                                                                                            ; hdmi_tx                        ; work         ;
;       |hdmi_tx_audiopacket_submodule:\gen_audio:u_audio| ; 121 (94)            ; 89 (64)                   ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio                                                                           ; hdmi_tx_audiopacket_submodule  ; work         ;
;          |hdmi_tx_scfifo:u_fifo|                         ; 27 (27)             ; 25 (25)                   ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo                                                     ; hdmi_tx_scfifo                 ; work         ;
;             |altsyncram:ram_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0                                ; altsyncram                     ; work         ;
;                |altsyncram_ctg1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated ; altsyncram_ctg1                ; work         ;
;       |hdmi_tx_dataisland_submodule:\gen_data:u_data|    ; 383 (383)           ; 299 (299)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data                                                                              ; hdmi_tx_dataisland_submodule   ; work         ;
;       |hdmi_tx_delay:\gen_intgen:u_delay|                ; 15 (0)              ; 6 (0)                     ; 1508        ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay                                                                                          ; hdmi_tx_delay                  ; work         ;
;          |altshift_taps:ram_rtl_0|                       ; 15 (0)              ; 6 (0)                     ; 1508        ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0                                                                  ; altshift_taps                  ; work         ;
;             |shift_taps_08m:auto_generated|              ; 15 (0)              ; 6 (0)                     ; 1508        ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated                                    ; shift_taps_08m                 ; work         ;
;                |altsyncram_0i81:altsyncram2|             ; 0 (0)               ; 0 (0)                     ; 1508        ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2        ; altsyncram_0i81                ; work         ;
;                |cntr_4rf:cntr1|                          ; 15 (14)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1                     ; cntr_4rf                       ; work         ;
;                   |cmpr_sgc:cmpr4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|cmpr_sgc:cmpr4      ; cmpr_sgc                       ; work         ;
;       |hdmi_tx_infopacket_submodule:\gen_info:u_info|    ; 66 (66)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info                                                                              ; hdmi_tx_infopacket_submodule   ; work         ;
;       |hdmi_tx_pdiff_submodule:u_ser|                    ; 67 (67)             ; 83 (83)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser                                                                                              ; hdmi_tx_pdiff_submodule        ; work         ;
;          |altddio_out:u_ddo_n|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n                                                                          ; altddio_out                    ; work         ;
;             |ddio_out_u6j:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated                                              ; ddio_out_u6j                   ; work         ;
;          |altddio_out:u_ddo_p|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p                                                                          ; altddio_out                    ; work         ;
;             |ddio_out_s9j:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated                                              ; ddio_out_s9j                   ; work         ;
;       |hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|      ; 113 (113)           ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u                                                                                ; hdmi_tx_tmds_encoder_submodule ; work         ;
;       |hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|      ; 100 (100)           ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u                                                                                ; hdmi_tx_tmds_encoder_submodule ; work         ;
;       |hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|      ; 100 (100)           ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u                                                                                ; hdmi_tx_tmds_encoder_submodule ; work         ;
;    |logo_overlay:u_logo|                                 ; 149 (137)           ; 102 (99)                  ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|logo_overlay:u_logo                                                                                                                     ; logo_overlay                   ; work         ;
;       |logo_pattern_rom:u_rom|                           ; 12 (0)              ; 3 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|logo_overlay:u_logo|logo_pattern_rom:u_rom                                                                                              ; logo_pattern_rom               ; work         ;
;          |altsyncram:altsyncram_component|               ; 12 (0)              ; 3 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component                                                              ; altsyncram                     ; work         ;
;             |altsyncram_79c1:auto_generated|             ; 12 (0)              ; 3 (3)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated                               ; altsyncram_79c1                ; work         ;
;                |decode_k8a:rden_decode|                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|decode_k8a:rden_decode        ; decode_k8a                     ; work         ;
;                |mux_4nb:mux2|                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|mux_4nb:mux2                  ; mux_4nb                        ; work         ;
;    |melodychime:u_chime|                                 ; 228 (48)            ; 114 (22)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|melodychime:u_chime                                                                                                                     ; melodychime                    ; work         ;
;       |melodychime_seq:u_seq|                            ; 62 (62)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|melodychime:u_chime|melodychime_seq:u_seq                                                                                               ; melodychime_seq                ; work         ;
;       |melodychime_sg:u_sg0|                             ; 59 (59)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|melodychime:u_chime|melodychime_sg:u_sg0                                                                                                ; melodychime_sg                 ; work         ;
;       |melodychime_sg:u_sg1|                             ; 59 (59)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|melodychime:u_chime|melodychime_sg:u_sg1                                                                                                ; melodychime_sg                 ; work         ;
;    |video_syncgen:u_vga|                                 ; 411 (411)           ; 89 (89)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |air_hdmi_test_top|video_syncgen:u_vga                                                                                                                     ; video_syncgen                  ; work         ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------+
; Name                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------+
; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 9            ; 256          ; 9            ; 2304  ; None                              ;
; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 58           ; 26           ; 58           ; 26           ; 1508  ; None                              ;
; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ALTSYNCRAM                               ; AUTO ; ROM              ; 65536        ; 1            ; --           ; --           ; 65536 ; ./ip/logo_pattern_rom/dvdlogo.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+----------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                               ; IP Include File                        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+----------------------------------------+
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |air_hdmi_test_top|logo_overlay:u_logo|logo_pattern_rom:u_rom ; ip/logo_pattern_rom/logo_pattern_rom.v ;
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |air_hdmi_test_top|hdmi_hdpll:u_pll                           ; ip/pll/hdmi_hdpll.v                    ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |air_hdmi_test_top|video_syncgen:u_vga|areastate                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+----------------------+--------------------+---------------------+----------------------+---------------------+---------------------+----------------------+-------------------+---------------------+----------------------+---------------------+---------------------+----------------------+----------------+---------------------+---------------------+----------------------+----------------+---------------+-------------------+-----------------+----------------+------------------+-----------------+---------------------+
; Name                 ; areastate.RIGHTBAND6 ; areastate.BLUELAMP ; areastate.LEFTBAND6 ; areastate.RIGHTBAND5 ; areastate.GREENLAMP ; areastate.LEFTBAND5 ; areastate.RIGHTBAND4 ; areastate.REDLAMP ; areastate.LEFTBAND4 ; areastate.RIGHTBAND3 ; areastate.WHITELAMP ; areastate.LEFTBAND3 ; areastate.RIGHTBAND2 ; areastate.GRAY ; areastate.FULLWHITE ; areastate.LEFTBAND2 ; areastate.RIGHTBAND1 ; areastate.BLUE ; areastate.RED ; areastate.MAGENTA ; areastate.GREEN ; areastate.CYAN ; areastate.YELLOW ; areastate.WHITE ; areastate.LEFTBAND1 ;
+----------------------+----------------------+--------------------+---------------------+----------------------+---------------------+---------------------+----------------------+-------------------+---------------------+----------------------+---------------------+---------------------+----------------------+----------------+---------------------+---------------------+----------------------+----------------+---------------+-------------------+-----------------+----------------+------------------+-----------------+---------------------+
; areastate.LEFTBAND1  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 0                   ;
; areastate.WHITE      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 1               ; 1                   ;
; areastate.YELLOW     ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 1                ; 0               ; 1                   ;
; areastate.CYAN       ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 1              ; 0                ; 0               ; 1                   ;
; areastate.GREEN      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 1               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.MAGENTA    ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 1                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RED        ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 1             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.BLUE       ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 1              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND1 ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 1                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.LEFTBAND2  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 1                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.FULLWHITE  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 1                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.GRAY       ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 1              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND2 ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 1                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.LEFTBAND3  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 1                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.WHITELAMP  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 1                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND3 ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 1                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.LEFTBAND4  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 1                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.REDLAMP    ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 1                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND4 ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 1                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.LEFTBAND5  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 1                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.GREENLAMP  ; 0                    ; 0                  ; 0                   ; 0                    ; 1                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND5 ; 0                    ; 0                  ; 0                   ; 1                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.LEFTBAND6  ; 0                    ; 0                  ; 1                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.BLUELAMP   ; 0                    ; 1                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND6 ; 1                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
+----------------------+----------------------+--------------------+---------------------+----------------------+---------------------+---------------------+----------------------+-------------------+---------------------+----------------------+---------------------+---------------------+----------------------+----------------+---------------------+---------------------+----------------------+----------------+---------------+-------------------+-----------------+----------------+------------------+-----------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                         ;
+----------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]   ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]    ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]    ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]    ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]    ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]    ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]    ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]    ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]    ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]    ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]    ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0] ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1] ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2] ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3] ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4] ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5] ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6] ; yes                                                              ; yes                                        ;
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 48                ;                                                                  ;                                            ;
+----------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                           ;
+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                          ; Reason for Removal                                                                  ;
+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|c_reg[1]                      ; Stuck at GND due to stuck port data_in                                              ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|c_reg[1]                      ; Stuck at GND due to stuck port data_in                                              ;
; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pcmdata_reg[0..5,24..29] ; Stuck at GND due to stuck port data_in                                              ;
; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|ready_old_reg               ; Merged with hdmi_tx:u_tx|ready_old_reg                                              ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[1,5]                 ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[0]    ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[4]                   ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[8]    ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[3]                   ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[7]    ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[2]                   ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[6]    ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[1,5]                 ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[0]    ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[4]                   ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[8]    ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[3]                   ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[7]    ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[2]                   ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[6]    ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[1]                      ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|s_reg[1]       ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[0]                      ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|s_reg[0]       ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sel_dly_reg[1]                ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[1] ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sel_dly_reg[1]                ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[1] ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sel_reg[1]                    ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[1]     ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sel_reg[1]                    ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[1]     ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|c_reg[3]                      ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[3]       ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|c_reg[3]                      ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[3]       ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|c_reg[2]                      ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[2]       ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|c_reg[2]                      ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[2]       ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sel_reg[0]                    ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[0]     ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sel_reg[0]                    ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[0]     ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sel_dly_reg[0]                ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sel_dly_reg[0]                ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0] ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[8]                   ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[9]    ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[8]                   ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[9]    ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[8]                   ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sout_reg[9]    ;
; logo_overlay:u_logo|pos_y_reg[0]                                                       ; Merged with logo_overlay:u_logo|pos_x_reg[0]                                        ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[6]                   ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[9]    ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[6]                   ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[9]    ;
; video_syncgen:u_vga|hcount[0]                                                          ; Merged with melodychime:u_chime|count10us[0]                                        ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[7]                   ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[8]    ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[0]                   ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[9]    ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[0]                        ; Stuck at GND due to stuck port data_in                                              ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[0]                        ; Stuck at GND due to stuck port data_in                                              ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]                        ; Stuck at GND due to stuck port data_in                                              ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[7]                   ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[8]    ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[0]                   ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[9]    ;
; hdmi_tx:u_tx|active_reg[3]                                                             ; Merged with hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[0]     ;
; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[0]                ; Merged with hdmi_tx:u_tx|active_reg[2]                                              ;
; Total Number of Removed Registers = 55                                                 ;                                                                                     ;
+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1023  ;
; Number of registers using Synchronous Clear  ; 34    ;
; Number of registers using Synchronous Load   ; 116   ;
; Number of registers using Asynchronous Clear ; 520   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 649   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                        ;
+---------------------------------------------------------------------------+---------+
; Inverted Register                                                         ; Fan out ;
+---------------------------------------------------------------------------+---------+
; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                   ; 33      ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2] ; 8       ;
; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1] ; 7       ;
; video_syncgen:u_vga|hblank_reg                                            ; 3       ;
; video_syncgen:u_vga|vblank_reg                                            ; 4       ;
; logo_overlay:u_logo|vec_x_reg                                             ; 11      ;
; logo_overlay:u_logo|vec_y_reg                                             ; 14      ;
; Total number of inverted registers = 7                                    ;         ;
+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                   ; Megafunction                                                                                  ; Type       ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+
; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|q_reg[0..8] ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|ram_rtl_0 ; RAM        ;
; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0..59][0..25]                                ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram_rtl_0                                      ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cout_reg[8]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cout_reg[6]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[3] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[174]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[118]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[56]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[4]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[7]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[4]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[1] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[5]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[177]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[121]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[70]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[13]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |air_hdmi_test_top|melodychime:u_chime|melodychime_seq:u_seq|scorecount[1]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[189]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[133]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[72]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[23]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[13]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[194]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[143]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[86]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[24]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[207]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[146]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[90]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[34]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[19]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[209]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[153]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[97]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[45]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[222]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[221]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[167]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[161]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[107]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[54]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[51]     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |air_hdmi_test_top|logo_overlay:u_logo|y_count_reg[9]                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |air_hdmi_test_top|logo_overlay:u_logo|x_count_reg[3]                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |air_hdmi_test_top|melodychime:u_chime|melodychime_sg:u_sg1|env_count_reg[4]                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |air_hdmi_test_top|melodychime:u_chime|melodychime_sg:u_sg0|env_count_reg[12]                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[14] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[0]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[1]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|datacount[4]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]  ;
; 34:1               ; 2 bits    ; 44 LEs        ; 10 LEs               ; 34 LEs                 ; Yes        ; |air_hdmi_test_top|video_syncgen:u_vga|cb_rgb_reg[22]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|Mux4        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|Mux0        ;
; 33:1               ; 4 bits    ; 88 LEs        ; 12 LEs               ; 76 LEs                 ; No         ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|out_data[3]    ;
; 33:1               ; 4 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; No         ; |air_hdmi_test_top|hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|out_data[4]    ;
; 18:1               ; 5 bits    ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; No         ; |air_hdmi_test_top|video_syncgen:u_vga|Selector5                                             ;
; 20:1               ; 2 bits    ; 26 LEs        ; 4 LEs                ; 22 LEs                 ; No         ; |air_hdmi_test_top|video_syncgen:u_vga|Selector11                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser ;
+---------------------------+-------+------+------------------------+
; Assignment                ; Value ; From ; To                     ;
+---------------------------+-------+------+------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[39]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[39]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[38]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[38]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[37]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[37]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[36]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[36]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[35]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[35]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[34]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[34]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[33]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[33]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[32]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[32]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[31]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[31]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[30]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[30]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[29]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[29]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[28]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[28]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[27]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[27]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[26]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[26]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[25]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[25]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[24]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[24]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[23]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[23]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[22]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[22]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[21]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[21]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[20]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[20]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[19]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[19]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[18]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[18]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[17]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[17]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[16]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[16]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[15]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[15]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[14]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[14]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[13]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[13]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[12]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[12]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[11]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[11]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[10]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[10]            ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[9]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[9]             ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[8]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[8]             ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[7]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[7]             ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[6]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[6]             ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[5]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[5]             ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[4]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[4]             ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[3]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[3]             ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[2]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[2]             ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[1]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[1]             ;
; PRESERVE_REGISTER         ; on    ; -    ; ser_reg[0]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; ser_reg[0]             ;
; PRESERVE_REGISTER         ; on    ; -    ; data_p_reg[0]          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_p_reg[0]          ;
; PRESERVE_REGISTER         ; on    ; -    ; data_p_reg[1]          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_p_reg[1]          ;
; PRESERVE_REGISTER         ; on    ; -    ; data_p_reg[2]          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_p_reg[2]          ;
; PRESERVE_REGISTER         ; on    ; -    ; data_p_reg[3]          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_p_reg[3]          ;
; PRESERVE_REGISTER         ; on    ; -    ; data_p_reg[4]          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_p_reg[4]          ;
; PRESERVE_REGISTER         ; on    ; -    ; data_p_reg[5]          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_p_reg[5]          ;
; PRESERVE_REGISTER         ; on    ; -    ; data_p_reg[6]          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_p_reg[6]          ;
; PRESERVE_REGISTER         ; on    ; -    ; data_p_reg[7]          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; data_p_reg[7]          ;
+---------------------------+-------+------+------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p ;
+-------------------------+-------------+------+----------------------------------------+
; Assignment              ; Value       ; From ; To                                     ;
+-------------------------+-------------+------+----------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                    ;
+-------------------------+-------------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n ;
+-------------------------+-------------+------+----------------------------------------+
; Assignment              ; Value       ; From ; To                                     ;
+-------------------------+-------------+------+----------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                    ;
+-------------------------+-------------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_hdpll:u_pll|altpll:altpll_component ;
+-------------------------------+------------------------------+------------------------+
; Parameter Name                ; Value                        ; Type                   ;
+-------------------------------+------------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                ;
; PLL_TYPE                      ; AUTO                         ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=hdmi_hdpll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                ;
; LOCK_HIGH                     ; 1                            ; Untyped                ;
; LOCK_LOW                      ; 1                            ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                ;
; SKIP_VCO                      ; OFF                          ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                ;
; BANDWIDTH                     ; 0                            ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                ;
; DOWN_SPREAD                   ; 0                            ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 52                           ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 52                           ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK1_DIVIDE_BY                ; 7                            ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 35                           ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                ;
; DPA_DIVIDER                   ; 0                            ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                ;
; VCO_MIN                       ; 0                            ; Untyped                ;
; VCO_MAX                       ; 0                            ; Untyped                ;
; VCO_CENTER                    ; 0                            ; Untyped                ;
; PFD_MIN                       ; 0                            ; Untyped                ;
; PFD_MAX                       ; 0                            ; Untyped                ;
; M_INITIAL                     ; 0                            ; Untyped                ;
; M                             ; 0                            ; Untyped                ;
; N                             ; 1                            ; Untyped                ;
; M2                            ; 1                            ; Untyped                ;
; N2                            ; 1                            ; Untyped                ;
; SS                            ; 1                            ; Untyped                ;
; C0_HIGH                       ; 0                            ; Untyped                ;
; C1_HIGH                       ; 0                            ; Untyped                ;
; C2_HIGH                       ; 0                            ; Untyped                ;
; C3_HIGH                       ; 0                            ; Untyped                ;
; C4_HIGH                       ; 0                            ; Untyped                ;
; C5_HIGH                       ; 0                            ; Untyped                ;
; C6_HIGH                       ; 0                            ; Untyped                ;
; C7_HIGH                       ; 0                            ; Untyped                ;
; C8_HIGH                       ; 0                            ; Untyped                ;
; C9_HIGH                       ; 0                            ; Untyped                ;
; C0_LOW                        ; 0                            ; Untyped                ;
; C1_LOW                        ; 0                            ; Untyped                ;
; C2_LOW                        ; 0                            ; Untyped                ;
; C3_LOW                        ; 0                            ; Untyped                ;
; C4_LOW                        ; 0                            ; Untyped                ;
; C5_LOW                        ; 0                            ; Untyped                ;
; C6_LOW                        ; 0                            ; Untyped                ;
; C7_LOW                        ; 0                            ; Untyped                ;
; C8_LOW                        ; 0                            ; Untyped                ;
; C9_LOW                        ; 0                            ; Untyped                ;
; C0_INITIAL                    ; 0                            ; Untyped                ;
; C1_INITIAL                    ; 0                            ; Untyped                ;
; C2_INITIAL                    ; 0                            ; Untyped                ;
; C3_INITIAL                    ; 0                            ; Untyped                ;
; C4_INITIAL                    ; 0                            ; Untyped                ;
; C5_INITIAL                    ; 0                            ; Untyped                ;
; C6_INITIAL                    ; 0                            ; Untyped                ;
; C7_INITIAL                    ; 0                            ; Untyped                ;
; C8_INITIAL                    ; 0                            ; Untyped                ;
; C9_INITIAL                    ; 0                            ; Untyped                ;
; C0_MODE                       ; BYPASS                       ; Untyped                ;
; C1_MODE                       ; BYPASS                       ; Untyped                ;
; C2_MODE                       ; BYPASS                       ; Untyped                ;
; C3_MODE                       ; BYPASS                       ; Untyped                ;
; C4_MODE                       ; BYPASS                       ; Untyped                ;
; C5_MODE                       ; BYPASS                       ; Untyped                ;
; C6_MODE                       ; BYPASS                       ; Untyped                ;
; C7_MODE                       ; BYPASS                       ; Untyped                ;
; C8_MODE                       ; BYPASS                       ; Untyped                ;
; C9_MODE                       ; BYPASS                       ; Untyped                ;
; C0_PH                         ; 0                            ; Untyped                ;
; C1_PH                         ; 0                            ; Untyped                ;
; C2_PH                         ; 0                            ; Untyped                ;
; C3_PH                         ; 0                            ; Untyped                ;
; C4_PH                         ; 0                            ; Untyped                ;
; C5_PH                         ; 0                            ; Untyped                ;
; C6_PH                         ; 0                            ; Untyped                ;
; C7_PH                         ; 0                            ; Untyped                ;
; C8_PH                         ; 0                            ; Untyped                ;
; C9_PH                         ; 0                            ; Untyped                ;
; L0_HIGH                       ; 1                            ; Untyped                ;
; L1_HIGH                       ; 1                            ; Untyped                ;
; G0_HIGH                       ; 1                            ; Untyped                ;
; G1_HIGH                       ; 1                            ; Untyped                ;
; G2_HIGH                       ; 1                            ; Untyped                ;
; G3_HIGH                       ; 1                            ; Untyped                ;
; E0_HIGH                       ; 1                            ; Untyped                ;
; E1_HIGH                       ; 1                            ; Untyped                ;
; E2_HIGH                       ; 1                            ; Untyped                ;
; E3_HIGH                       ; 1                            ; Untyped                ;
; L0_LOW                        ; 1                            ; Untyped                ;
; L1_LOW                        ; 1                            ; Untyped                ;
; G0_LOW                        ; 1                            ; Untyped                ;
; G1_LOW                        ; 1                            ; Untyped                ;
; G2_LOW                        ; 1                            ; Untyped                ;
; G3_LOW                        ; 1                            ; Untyped                ;
; E0_LOW                        ; 1                            ; Untyped                ;
; E1_LOW                        ; 1                            ; Untyped                ;
; E2_LOW                        ; 1                            ; Untyped                ;
; E3_LOW                        ; 1                            ; Untyped                ;
; L0_INITIAL                    ; 1                            ; Untyped                ;
; L1_INITIAL                    ; 1                            ; Untyped                ;
; G0_INITIAL                    ; 1                            ; Untyped                ;
; G1_INITIAL                    ; 1                            ; Untyped                ;
; G2_INITIAL                    ; 1                            ; Untyped                ;
; G3_INITIAL                    ; 1                            ; Untyped                ;
; E0_INITIAL                    ; 1                            ; Untyped                ;
; E1_INITIAL                    ; 1                            ; Untyped                ;
; E2_INITIAL                    ; 1                            ; Untyped                ;
; E3_INITIAL                    ; 1                            ; Untyped                ;
; L0_MODE                       ; BYPASS                       ; Untyped                ;
; L1_MODE                       ; BYPASS                       ; Untyped                ;
; G0_MODE                       ; BYPASS                       ; Untyped                ;
; G1_MODE                       ; BYPASS                       ; Untyped                ;
; G2_MODE                       ; BYPASS                       ; Untyped                ;
; G3_MODE                       ; BYPASS                       ; Untyped                ;
; E0_MODE                       ; BYPASS                       ; Untyped                ;
; E1_MODE                       ; BYPASS                       ; Untyped                ;
; E2_MODE                       ; BYPASS                       ; Untyped                ;
; E3_MODE                       ; BYPASS                       ; Untyped                ;
; L0_PH                         ; 0                            ; Untyped                ;
; L1_PH                         ; 0                            ; Untyped                ;
; G0_PH                         ; 0                            ; Untyped                ;
; G1_PH                         ; 0                            ; Untyped                ;
; G2_PH                         ; 0                            ; Untyped                ;
; G3_PH                         ; 0                            ; Untyped                ;
; E0_PH                         ; 0                            ; Untyped                ;
; E1_PH                         ; 0                            ; Untyped                ;
; E2_PH                         ; 0                            ; Untyped                ;
; E3_PH                         ; 0                            ; Untyped                ;
; M_PH                          ; 0                            ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                ;
; CLK0_COUNTER                  ; G0                           ; Untyped                ;
; CLK1_COUNTER                  ; G0                           ; Untyped                ;
; CLK2_COUNTER                  ; G0                           ; Untyped                ;
; CLK3_COUNTER                  ; G0                           ; Untyped                ;
; CLK4_COUNTER                  ; G0                           ; Untyped                ;
; CLK5_COUNTER                  ; G0                           ; Untyped                ;
; CLK6_COUNTER                  ; E0                           ; Untyped                ;
; CLK7_COUNTER                  ; E1                           ; Untyped                ;
; CLK8_COUNTER                  ; E2                           ; Untyped                ;
; CLK9_COUNTER                  ; E3                           ; Untyped                ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                ;
; M_TIME_DELAY                  ; 0                            ; Untyped                ;
; N_TIME_DELAY                  ; 0                            ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                ;
; VCO_POST_SCALE                ; 0                            ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                ;
; CBXI_PARAMETER                ; hdmi_hdpll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE         ;
+-------------------------------+------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: melodychime:u_chime    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; clock_freq_hz  ; 00000100011011011000001110110000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: melodychime:u_chime|melodychime_seq:u_seq ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; tempo_tc       ; 357   ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: melodychime:u_chime|melodychime_sg:u_sg0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; envelope_tc    ; 28000 ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: melodychime:u_chime|melodychime_sg:u_sg1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; envelope_tc    ; 28000 ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_syncgen:u_vga ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; bar_mode       ; WIDE  ; String                                  ;
; colorspace     ; BT709 ; String                                  ;
; EARLY_REQ      ; 0     ; Signed Integer                          ;
; h_total        ; 1650  ; Signed Integer                          ;
; h_sync         ; 40    ; Signed Integer                          ;
; h_backp        ; 260   ; Signed Integer                          ;
; h_active       ; 1280  ; Signed Integer                          ;
; v_total        ; 750   ; Signed Integer                          ;
; v_sync         ; 5     ; Signed Integer                          ;
; v_backp        ; 20    ; Signed Integer                          ;
; v_active       ; 720   ; Signed Integer                          ;
; FRAME_TOP      ; 0     ; Signed Integer                          ;
; START_HPOS     ; 0     ; Signed Integer                          ;
; START_VPOS     ; 0     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logo_overlay:u_logo ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; VIEW_X_SIZE    ; 1280  ; Signed Integer                          ;
; VIEW_Y_SIZE    ; 720   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                           ;
+------------------------------------+-----------------------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                        ;
; WIDTH_A                            ; 1                                 ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                                ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                             ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                        ;
; WIDTH_B                            ; 1                                 ; Untyped                                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                        ;
; INIT_FILE                          ; ./ip/logo_pattern_rom/dvdlogo.mif ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_79c1                   ; Untyped                                        ;
+------------------------------------+-----------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_tx:u_tx ;
+------------------+--------------+-------------------------+
; Parameter Name   ; Value        ; Type                    ;
+------------------+--------------+-------------------------+
; device_family    ; Cyclone IV E ; String                  ;
; clock_frequency  ; 74.286       ; Signed Float            ;
; ENCODE_MODE      ; HDMI         ; String                  ;
; USE_EXTCONTROL   ; OFF          ; String                  ;
; SYNC_POLARITY    ; NEGATIVE     ; String                  ;
; scanmode         ; UNDER        ; String                  ;
; ASPECTRATIO      ; AUTO         ; String                  ;
; PICTURESCALING   ; FIT          ; String                  ;
; colorspace       ; BT709        ; String                  ;
; YCC_DATARANGE    ; LIMITED      ; String                  ;
; CONTENTTYPE      ; GRAPHICS     ; String                  ;
; USE_AUDIO_PACKET ; ON           ; String                  ;
; audio_frequency  ; 44.1         ; Signed Float            ;
; PCMFIFO_DEPTH    ; 8            ; Signed Integer          ;
; VIC_CODE         ; 0000000      ; Unsigned Binary         ;
; CATEGORY_CODE    ; 00000000     ; Unsigned Binary         ;
+------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay ;
+-------------------+-------+-----------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                            ;
+-------------------+-------+-----------------------------------------------------------------+
; data_bitwidth     ; 26    ; Signed Integer                                                  ;
; delay_distance    ; 60    ; Signed Integer                                                  ;
; instance_ramstyle ; auto  ; String                                                          ;
+-------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio ;
+-----------------+----------+-------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                          ;
+-----------------+----------+-------------------------------------------------------------------------------+
; pcmfifo_depth   ; 8        ; Signed Integer                                                                ;
; audio_frequency ; 44.1     ; Signed Float                                                                  ;
; category_code   ; 00000000 ; Unsigned Binary                                                               ;
+-----------------+----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; fifo_word_width   ; 8     ; Signed Integer                                                                                       ;
; fifo_data_width   ; 9     ; Signed Integer                                                                                       ;
; instance_ramstyle ; auto  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info ;
+-----------------+----------+----------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                       ;
+-----------------+----------+----------------------------------------------------------------------------+
; clock_frequency ; 74.286   ; Signed Float                                                               ;
; audio_frequency ; 44.1     ; Signed Float                                                               ;
; scanmode        ; UNDER    ; String                                                                     ;
; aspectratio     ; AUTO     ; String                                                                     ;
; picturescaling  ; FIT      ; String                                                                     ;
; colorspace      ; BT709    ; String                                                                     ;
; ycc_datarange   ; LIMITED  ; String                                                                     ;
; contenttype     ; GRAPHICS ; String                                                                     ;
; vic_code        ; 0000000  ; Unsigned Binary                                                            ;
+-----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; tmds_channel   ; 0     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; tmds_channel   ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; tmds_channel   ; 2     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser ;
+----------------+--------------+---------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                    ;
+----------------+--------------+---------------------------------------------------------+
; device_family  ; Cyclone IV E ; String                                                  ;
+----------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p ;
+------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                ;
+------------------------+--------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                      ;
; WIDTH                  ; 4            ; Signed Integer                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                             ;
; CBXI_PARAMETER         ; ddio_out_s9j ; Untyped                                                             ;
+------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n ;
+------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                ;
+------------------------+--------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                      ;
; WIDTH                  ; 4            ; Signed Integer                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                             ;
; CBXI_PARAMETER         ; ddio_out_u6j ; Untyped                                                             ;
+------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 9                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ctg1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                  ;
+----------------+----------------+---------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                               ;
; TAP_DISTANCE   ; 60             ; Untyped                                                                               ;
; WIDTH          ; 26             ; Untyped                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                               ;
; CBXI_PARAMETER ; shift_taps_08m ; Untyped                                                                               ;
+----------------+----------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; hdmi_hdpll:u_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                        ;
; Entity Instance                           ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                      ;
;     -- WIDTH_A                            ; 1                                                                                                        ;
;     -- NUMWORDS_A                         ; 65536                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 9                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 9                                                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                 ;
+----------------------------+------------------------------------------------------------------------+
; Name                       ; Value                                                                  ;
+----------------------------+------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                      ;
; Entity Instance            ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                      ;
;     -- TAP_DISTANCE        ; 60                                                                     ;
;     -- WIDTH               ; 26                                                                     ;
+----------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u" ;
+---------+-------+----------+---------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                 ;
+---------+-------+----------+---------------------------------------------------------+
; c_in[1] ; Input ; Info     ; Stuck at GND                                            ;
+---------+-------+----------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u" ;
+---------+-------+----------+---------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                 ;
+---------+-------+----------+---------------------------------------------------------+
; c_in[1] ; Input ; Info     ; Stuck at GND                                            ;
+---------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo" ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; init  ; Input  ; Info     ; Stuck at GND                                                                        ;
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                   ;
+--------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_tx:u_tx"                                                                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pcm_l[5..0] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; pcm_r[5..0] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; control     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logo_overlay:u_logo"                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; logo_color[15..13] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; logo_color[9..7]   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; logo_color[22..16] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; logo_color[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; logo_color[23]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; logo_color[12]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; logo_color[11]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; logo_color[10]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; logo_move          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; test_frame_begin   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; test_line_begin    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; test_line_end      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; test_addr_y        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; test_addr_x        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; test_rom_q         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; test_logopix_ena   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_syncgen:u_vga"                                                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; scan_ena    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; framestart  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; linestart   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pixrequest  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; hdmicontrol ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; csync       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; hblank      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vblank      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "melodychime:u_chime"                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; aud_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 81                          ;
; cycloneiii_ddio_out   ; 8                           ;
; cycloneiii_ff         ; 1023                        ;
;     CLR               ; 303                         ;
;     CLR SCLR          ; 3                           ;
;     CLR SLD           ; 21                          ;
;     ENA               ; 436                         ;
;     ENA CLR           ; 117                         ;
;     ENA CLR SCLR      ; 25                          ;
;     ENA CLR SLD       ; 51                          ;
;     ENA SCLR          ; 6                           ;
;     ENA SLD           ; 14                          ;
;     SLD               ; 30                          ;
;     plain             ; 17                          ;
; cycloneiii_io_obuf    ; 47                          ;
; cycloneiii_lcell_comb ; 1799                        ;
;     arith             ; 356                         ;
;         2 data inputs ; 202                         ;
;         3 data inputs ; 154                         ;
;     normal            ; 1443                        ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 43                          ;
;         2 data inputs ; 167                         ;
;         3 data inputs ; 528                         ;
;         4 data inputs ; 691                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 43                          ;
;                       ;                             ;
; Max LUT depth         ; 9.30                        ;
; Average LUT depth     ; 3.58                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sat Dec 31 02:39:58 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off air_hdmi_test_top -c air_hdmi_test_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll/hdmi_vgapll.v
    Info (12023): Found entity 1: hdmi_vgapll File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/ip/pll/hdmi_vgapll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll/hdmi_hdpll.v
    Info (12023): Found entity 1: hdmi_hdpll File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/ip/pll/hdmi_hdpll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/logo_pattern_rom/logo_pattern_rom.v
    Info (12023): Found entity 1: logo_pattern_rom File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/ip/logo_pattern_rom/logo_pattern_rom.v Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file hdl/video_syncgen.vhd
    Info (12022): Found design unit 1: video_syncgen-RTL File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/video_syncgen.vhd Line: 138
    Info (12023): Found entity 1: video_syncgen File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/video_syncgen.vhd Line: 45
Info (12021): Found 6 design units, including 3 entities, in source file hdl/melodychime.vhd
    Info (12022): Found design unit 1: melodychime_seq-RTL File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/melodychime.vhd Line: 63
    Info (12022): Found design unit 2: melodychime_sg-RTL File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/melodychime.vhd Line: 327
    Info (12022): Found design unit 3: melodychime-RTL File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/melodychime.vhd Line: 449
    Info (12023): Found entity 1: melodychime_seq File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/melodychime.vhd Line: 45
    Info (12023): Found entity 2: melodychime_sg File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/melodychime.vhd Line: 309
    Info (12023): Found entity 3: melodychime File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/melodychime.vhd Line: 433
Info (12021): Found 16 design units, including 8 entities, in source file hdl/hdmi_tx.vhd
    Info (12022): Found design unit 1: hdmi_tx_scfifo-RTL File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 137
    Info (12022): Found design unit 2: hdmi_tx_delay-RTL File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 240
    Info (12022): Found design unit 3: hdmi_tx_audiopacket_submodule-RTL File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 319
    Info (12022): Found design unit 4: hdmi_tx_infopacket_submodule-RTL File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 621
    Info (12022): Found design unit 5: hdmi_tx_dataisland_submodule-RTL File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 878
    Info (12022): Found design unit 6: hdmi_tx_tmds_encoder_submodule-RTL File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1074
    Info (12022): Found design unit 7: hdmi_tx_pdiff_submodule-RTL File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1314
    Info (12022): Found design unit 8: hdmi_tx-RTL File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1486
    Info (12023): Found entity 1: hdmi_tx_scfifo File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 116
    Info (12023): Found entity 2: hdmi_tx_delay File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 225
    Info (12023): Found entity 3: hdmi_tx_audiopacket_submodule File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 281
    Info (12023): Found entity 4: hdmi_tx_infopacket_submodule File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 566
    Info (12023): Found entity 5: hdmi_tx_dataisland_submodule File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 855
    Info (12023): Found entity 6: hdmi_tx_tmds_encoder_submodule File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1052
    Info (12023): Found entity 7: hdmi_tx_pdiff_submodule File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1294
    Info (12023): Found entity 8: hdmi_tx File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1416
Info (12021): Found 1 design units, including 1 entities, in source file hdl/logo_overlay.v
    Info (12023): Found entity 1: logo_overlay File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/logo_overlay.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file hdl/air_hdmi_test_top.v
    Info (12023): Found entity 1: air_hdmi_test_top File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 36
Info (12127): Elaborating entity "air_hdmi_test_top" for the top level hierarchy
Warning (10034): Output port "SDR_A" at air_hdmi_test_top.v(66) has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 66
Warning (10034): Output port "SDR_BA" at air_hdmi_test_top.v(67) has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 67
Warning (10034): Output port "SDR_DQM" at air_hdmi_test_top.v(69) has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 69
Warning (10034): Output port "SDR_CS_N" at air_hdmi_test_top.v(62) has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 62
Warning (10034): Output port "SDR_RAS_N" at air_hdmi_test_top.v(63) has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 63
Warning (10034): Output port "SDR_CAS_N" at air_hdmi_test_top.v(64) has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 64
Warning (10034): Output port "SDR_WE_N" at air_hdmi_test_top.v(65) has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 65
Info (12128): Elaborating entity "hdmi_hdpll" for hierarchy "hdmi_hdpll:u_pll" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 142
Info (12128): Elaborating entity "altpll" for hierarchy "hdmi_hdpll:u_pll|altpll:altpll_component" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/ip/pll/hdmi_hdpll.v Line: 108
Info (12130): Elaborated megafunction instantiation "hdmi_hdpll:u_pll|altpll:altpll_component" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/ip/pll/hdmi_hdpll.v Line: 108
Info (12133): Instantiated megafunction "hdmi_hdpll:u_pll|altpll:altpll_component" with the following parameter: File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/ip/pll/hdmi_hdpll.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "35"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "52"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "7"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "52"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=hdmi_hdpll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/hdmi_hdpll_altpll.v
    Info (12023): Found entity 1: hdmi_hdpll_altpll File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/hdmi_hdpll_altpll.v Line: 31
Info (12128): Elaborating entity "hdmi_hdpll_altpll" for hierarchy "hdmi_hdpll:u_pll|altpll:altpll_component|hdmi_hdpll_altpll:auto_generated" File: c:/develop/quartus/22.1le/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "melodychime" for hierarchy "melodychime:u_chime" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 188
Info (12128): Elaborating entity "melodychime_seq" for hierarchy "melodychime:u_chime|melodychime_seq:u_seq" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/melodychime.vhd Line: 545
Info (12128): Elaborating entity "melodychime_sg" for hierarchy "melodychime:u_chime|melodychime_sg:u_sg0" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/melodychime.vhd Line: 565
Info (12128): Elaborating entity "video_syncgen" for hierarchy "video_syncgen:u_vga" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 225
Info (12128): Elaborating entity "logo_overlay" for hierarchy "logo_overlay:u_logo" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 251
Info (12128): Elaborating entity "logo_pattern_rom" for hierarchy "logo_overlay:u_logo|logo_pattern_rom:u_rom" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/logo_overlay.v Line: 274
Info (12128): Elaborating entity "altsyncram" for hierarchy "logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/ip/logo_pattern_rom/logo_pattern_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/ip/logo_pattern_rom/logo_pattern_rom.v Line: 82
Info (12133): Instantiated megafunction "logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/ip/logo_pattern_rom/logo_pattern_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ip/logo_pattern_rom/dvdlogo.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_79c1.tdf
    Info (12023): Found entity 1: altsyncram_79c1 File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/altsyncram_79c1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_79c1" for hierarchy "logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated" File: c:/develop/quartus/22.1le/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|decode_k8a:rden_decode" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/altsyncram_79c1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf
    Info (12023): Found entity 1: mux_4nb File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/mux_4nb.tdf Line: 23
Info (12128): Elaborating entity "mux_4nb" for hierarchy "logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|mux_4nb:mux2" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/altsyncram_79c1.tdf Line: 41
Info (12128): Elaborating entity "hdmi_tx" for hierarchy "hdmi_tx:u_tx" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 284
Info (12128): Elaborating entity "hdmi_tx_delay" for hierarchy "hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1556
Info (12128): Elaborating entity "hdmi_tx_audiopacket_submodule" for hierarchy "hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1610
Info (12128): Elaborating entity "hdmi_tx_scfifo" for hierarchy "hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 495
Info (12128): Elaborating entity "hdmi_tx_infopacket_submodule" for hierarchy "hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1643
Info (12128): Elaborating entity "hdmi_tx_dataisland_submodule" for hierarchy "hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1681
Info (12128): Elaborating entity "hdmi_tx_tmds_encoder_submodule" for hierarchy "hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1755
Info (12128): Elaborating entity "hdmi_tx_tmds_encoder_submodule" for hierarchy "hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1755
Info (12128): Elaborating entity "hdmi_tx_tmds_encoder_submodule" for hierarchy "hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1755
Info (12128): Elaborating entity "hdmi_tx_pdiff_submodule" for hierarchy "hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1770
Info (12128): Elaborating entity "altddio_out" for hierarchy "hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1372
Info (12130): Elaborated megafunction instantiation "hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1372
Info (12133): Instantiated megafunction "hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p" with the following parameter: File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1372
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf
    Info (12023): Found entity 1: ddio_out_s9j File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/ddio_out_s9j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_s9j" for hierarchy "hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated" File: c:/develop/quartus/22.1le/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "altddio_out" for hierarchy "hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1386
Info (12130): Elaborated megafunction instantiation "hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1386
Info (12133): Instantiated megafunction "hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n" with the following parameter: File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1386
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "ON"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_u6j.tdf
    Info (12023): Found entity 1: ddio_out_u6j File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/ddio_out_u6j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_u6j" for hierarchy "hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated" File: c:/develop/quartus/22.1le/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 60
        Info (286033): Parameter WIDTH set to 26
Info (12130): Elaborated megafunction instantiation "hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ctg1.tdf
    Info (12023): Found entity 1: altsyncram_ctg1 File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/altsyncram_ctg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0"
Info (12133): Instantiated megafunction "hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "60"
    Info (12134): Parameter "WIDTH" = "26"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_08m.tdf
    Info (12023): Found entity 1: shift_taps_08m File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/shift_taps_08m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0i81.tdf
    Info (12023): Found entity 1: altsyncram_0i81 File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/altsyncram_0i81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rf.tdf
    Info (12023): Found entity 1: cntr_4rf File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/cntr_4rf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/db/cmpr_sgc.tdf Line: 23
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "D[7]" and its non-tri-state driver. File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13035): Inserted always-enabled tri-state buffer between "D[9]" and its non-tri-state driver. File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13035): Inserted always-enabled tri-state buffer between "D[10]" and its non-tri-state driver. File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13035): Inserted always-enabled tri-state buffer between "D[11]" and its non-tri-state driver. File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13035): Inserted always-enabled tri-state buffer between "D[12]" and its non-tri-state driver. File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13035): Inserted always-enabled tri-state buffer between "D[13]" and its non-tri-state driver. File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13035): Inserted always-enabled tri-state buffer between "D[14]" and its non-tri-state driver. File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13035): Inserted always-enabled tri-state buffer between "D[15]" and its non-tri-state driver. File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SDR_DQ[0]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 68
    Warning (13040): bidirectional pin "SDR_DQ[1]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 68
    Warning (13040): bidirectional pin "SDR_DQ[2]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 68
    Warning (13040): bidirectional pin "SDR_DQ[3]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 68
    Warning (13040): bidirectional pin "SDR_DQ[4]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 68
    Warning (13040): bidirectional pin "SDR_DQ[5]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 68
    Warning (13040): bidirectional pin "SDR_DQ[6]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 68
    Warning (13040): bidirectional pin "SDR_DQ[7]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 68
    Warning (13040): bidirectional pin "SDR_DQ[8]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 68
    Warning (13040): bidirectional pin "SDR_DQ[9]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 68
    Warning (13040): bidirectional pin "SDR_DQ[10]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 68
    Warning (13040): bidirectional pin "SDR_DQ[11]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 68
    Warning (13040): bidirectional pin "SDR_DQ[12]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 68
    Warning (13040): bidirectional pin "SDR_DQ[13]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 68
    Warning (13040): bidirectional pin "SDR_DQ[14]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 68
    Warning (13040): bidirectional pin "SDR_DQ[15]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 68
    Warning (13040): bidirectional pin "D[0]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[1]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[2]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[3]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[4]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[5]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[6]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[8]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[16]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[17]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[18]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[19]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[20]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[21]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[22]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[23]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[24]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[25]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[26]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13040): bidirectional pin "D[27]" has no driver File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
Info (13000): Registers with preset signals will power-up high File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1344
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "D[7]~synth" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13010): Node "D[9]~synth" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13010): Node "D[10]~synth" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13010): Node "D[11]~synth" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13010): Node "D[12]~synth" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13010): Node "D[13]~synth" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13010): Node "D[14]~synth" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
    Warning (13010): Node "D[15]~synth" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 72
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "EPCS_CSO_N" is stuck at VCC File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 42
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 43
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 44
    Warning (13410): Pin "SD_PWR_N" is stuck at VCC File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 54
    Warning (13410): Pin "SDRCLK_OUT" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 60
    Warning (13410): Pin "SDR_CKE" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 61
    Warning (13410): Pin "SDR_CS_N" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 62
    Warning (13410): Pin "SDR_RAS_N" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 63
    Warning (13410): Pin "SDR_CAS_N" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 64
    Warning (13410): Pin "SDR_WE_N" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 65
    Warning (13410): Pin "SDR_A[0]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 66
    Warning (13410): Pin "SDR_A[1]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 66
    Warning (13410): Pin "SDR_A[2]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 66
    Warning (13410): Pin "SDR_A[3]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 66
    Warning (13410): Pin "SDR_A[4]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 66
    Warning (13410): Pin "SDR_A[5]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 66
    Warning (13410): Pin "SDR_A[6]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 66
    Warning (13410): Pin "SDR_A[7]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 66
    Warning (13410): Pin "SDR_A[8]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 66
    Warning (13410): Pin "SDR_A[9]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 66
    Warning (13410): Pin "SDR_A[10]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 66
    Warning (13410): Pin "SDR_A[11]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 66
    Warning (13410): Pin "SDR_A[12]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 66
    Warning (13410): Pin "SDR_BA[0]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 67
    Warning (13410): Pin "SDR_BA[1]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 67
    Warning (13410): Pin "SDR_DQM[0]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 69
    Warning (13410): Pin "SDR_DQM[1]" is stuck at GND File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 69
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4] will power up to Low File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1179
    Critical Warning (18010): Register hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3] will power up to Low File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1179
    Critical Warning (18010): Register hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4] will power up to Low File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1179
    Critical Warning (18010): Register hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3] will power up to Low File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1179
    Critical Warning (18010): Register hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4] will power up to Low File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1179
    Critical Warning (18010): Register hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3] will power up to Low File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/hdmi_tx.vhd Line: 1179
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 45
    Warning (15610): No output dependent on input pin "SD_DAT0" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 51
    Warning (15610): No output dependent on input pin "SW_CD_N" File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/hdl/air_hdmi_test_top.v Line: 57
Info (21057): Implemented 2125 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 32 output pins
    Info (21060): Implemented 44 bidirectional pins
    Info (21061): Implemented 1992 logic cells
    Info (21064): Implemented 43 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Sat Dec 31 02:40:18 2022
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:38


