$date
	Mon May 22 23:30:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TM $end
$scope module counterHolderAdder $end
$var wire 3 ! a [2:0] $end
$var wire 3 " b [2:0] $end
$var wire 1 # clk $end
$var wire 3 $ dout [2:0] $end
$var wire 2 % select [1:0] $end
$var wire 3 & t [2:0] $end
$var reg 3 ' out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
bx %
bx $
0#
bx "
bx !
$end
#1000
1#
#6000
0#
#10000
b0 &
b0 %
b0 "
b0 !
#11000
b0 $
b0 '
1#
#16000
0#
#20000
b1 &
b1 %
#21000
b10 &
b1 $
b1 '
1#
#26000
0#
#31000
b11 &
b10 $
b10 '
1#
#36000
0#
#41000
b100 &
b11 $
b11 '
1#
#46000
0#
#51000
b101 &
b100 $
b100 '
1#
#56000
0#
#60000
b100 &
b10 %
#61000
1#
#66000
0#
#71000
1#
#76000
0#
#81000
1#
#86000
0#
#91000
1#
#96000
0#
#100000
b101 &
b11 "
b10 !
b0 %
#101000
b101 $
b101 '
1#
#106000
0#
#110000
b11 &
b10 "
b1 !
#111000
b11 $
b11 '
1#
#116000
0#
#120000
b110 &
b11 "
b11 !
#121000
b110 $
b110 '
1#
#126000
0#
#130000
