C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/e_memory_bb.v {1 {vlog -work work -stats=none C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/e_memory_bb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module e_memory

Top level modules:
	e_memory

} {} {}} C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/SevenSegmentDisplayDecoder.v {1 {vlog -work work -stats=none C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/SevenSegmentDisplayDecoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SevenSegmentDisplayDecoder

Top level modules:
	SevenSegmentDisplayDecoder

} {} {}} C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/tb_Core.sv {1 {vlog -work work -sv -stats=none C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/tb_Core.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_Core

Top level modules:
	tb_Core

} {} {}} C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/task2b.sv {1 {vlog -work work -sv -stats=none C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/task2b.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module task2b

Top level modules:
	task2b

} {} {}} C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/s_memory.v {1 {vlog -work work -stats=none C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/s_memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module s_memory

Top level modules:
	s_memory

} {} {}} C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/Core.sv {1 {vlog -work work -sv -stats=none C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/Core.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Core

Top level modules:
	Core

} {} {}} C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/Clock_divider.sv {1 {vlog -work work -sv -stats=none C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/Clock_divider.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Clock_divider

Top level modules:
	Clock_divider

} {} {}} C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/e_memory.v {1 {vlog -work work -stats=none C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/e_memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module e_memory

Top level modules:
	e_memory

} {} {}} C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/s_memory_inst.v {0 {vlog -work work -stats=none C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/s_memory_inst.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
** Error: (vlog-13069) C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/s_memory_inst.v(1): near "s_memory_inst": syntax error, unexpected IDENTIFIER.
** Error: C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/s_memory_inst.v(1): (vlog-13205) Syntax error found in the scope following 's_memory'. Is there a missing '::'?

} {3.0 5.0} {}} C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/e_memory_inst.v {0 {vlog -work work -stats=none C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/e_memory_inst.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
** Error: (vlog-13069) C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/e_memory_inst.v(1): near "e_memory_inst": syntax error, unexpected IDENTIFIER.
** Error: C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/e_memory_inst.v(1): (vlog-13205) Syntax error found in the scope following 'e_memory'. Is there a missing '::'?

} {3.0 5.0} {}} C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/ksa.sv {0 {vlog -work work -sv -stats=none C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/ksa.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ksa
** Error (suppressible): C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/ksa.sv(35): (vlog-2388) 'CLK_50M' already declared in this scope (ksa).

} {} {}} C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/d_memory.v {1 {vlog -work work -stats=none C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/d_memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module d_memory

Top level modules:
	d_memory

} {} {}} C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/ksatask2.sv {0 {vlog -work work -sv -stats=none C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/ksatask2.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ksatask2
** Error (suppressible): C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/ksatask2.sv(87): (vlog-2388) 'CLK_10Hz' already declared in this scope (ksatask2).

} {} {}} C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/tb_ksa.sv {1 {vlog -work work -sv -stats=none C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/tb_ksa.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_Core

Top level modules:
	tb_Core

} {} {}} {C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/SubCore 1.sv} {1 {vlog -work work -sv -stats=none {C:/Users/Mahmoud/Desktop/CPEN311/Lab4/Mahmoud_Abdelhadi_Lab_4/sim/SubCore 1.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SubCore

Top level modules:
	SubCore

} {} {}}
