<profile>

<section name = "Vivado HLS Report for 'ov7670_diretto'" level="0">
<item name = "Date">Thu Oct  8 16:53:43 2020
</item>
<item name = "Version">2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)</item>
<item name = "Project">lettura_diretta</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">41.67</item>
<item name = "Clock uncertainty (ns)">0.01</item>
<item name = "Estimated clock period (ns)">1.96</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 3, 2, 3, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 168, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 36, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 93, -</column>
<column name="Register">-, -, 100, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ov7670_diretto_AXILiteS_s_axi_U">ov7670_diretto_AXILiteS_s_axi, 0, 0, 36, 40</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_6_fu_206_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp_8_fu_194_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_196">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_295">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op63_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="data_out_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="data_out_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="or_cond1_fu_166_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_fu_154_p2">and, 0, 0, 2, 1, 1</column>
<column name="data_out_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_2_fu_148_p2">icmp, 0, 0, 20, 32, 9</column>
<column name="tmp_3_fu_160_p2">icmp, 0, 0, 20, 32, 9</column>
<column name="tmp_7_fu_182_p2">icmp, 0, 0, 20, 32, 11</column>
<column name="brmerge_fu_130_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_not1_fu_124_p2">xor, 0, 0, 2, 1, 2</column>
<column name="p_not_fu_142_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="count_lines">9, 2, 32, 64</column>
<column name="count_readings">9, 2, 32, 64</column>
<column name="data_out_V_1_data_out">9, 2, 8, 16</column>
<column name="data_out_V_1_state">15, 3, 2, 6</column>
<column name="data_out_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="frame_valid_V">15, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="brmerge_reg_228">1, 0, 1, 0</column>
<column name="count_lines">32, 0, 32, 0</column>
<column name="count_readings">32, 0, 32, 0</column>
<column name="data_in_assign_fu_60">8, 0, 8, 0</column>
<column name="data_out_V_1_payload_A">8, 0, 8, 0</column>
<column name="data_out_V_1_payload_B">8, 0, 8, 0</column>
<column name="data_out_V_1_sel_rd">1, 0, 1, 0</column>
<column name="data_out_V_1_sel_wr">1, 0, 1, 0</column>
<column name="data_out_V_1_state">2, 0, 2, 0</column>
<column name="first">1, 0, 1, 0</column>
<column name="frame_valid_V_preg">1, 0, 1, 0</column>
<column name="or_cond_reg_232">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_AWADDR">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARADDR">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, ov7670_diretto, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, ov7670_diretto, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, ov7670_diretto, return value</column>
<column name="data_in">in, 8, ap_none, data_in, scalar</column>
<column name="href_V">in, 1, ap_none, href_V, scalar</column>
<column name="vsync_V">in, 1, ap_none, vsync_V, scalar</column>
<column name="data_out_V_TDATA">out, 8, axis, data_out_V, pointer</column>
<column name="data_out_V_TVALID">out, 1, axis, data_out_V, pointer</column>
<column name="data_out_V_TREADY">in, 1, axis, data_out_V, pointer</column>
<column name="line_valid_V">out, 1, ap_none, line_valid_V, pointer</column>
<column name="frame_valid_V">out, 1, ap_none, frame_valid_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">1.96</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'count_lines_load', lettura_diretta/lettura_diretta.cpp:23">load, 0.00, 0.00, -, -, -, -, -, -, -, -, &apos;count_lines&apos;, -, -</column>
<column name="'tmp_8', lettura_diretta/lettura_diretta.cpp:52">add, 1.20, 1.20, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="lettura_diretta/lettura_diretta.cpp:52">store, 0.76, 1.96, &apos;tmp_8&apos;, lettura_diretta/lettura_diretta.cpp:52, -, -, -, -, -, -, -, &apos;count_lines&apos;, -, -</column>
</table>
</item>
</section>
</profile>
