$date
	Mon Jun 15 19:55:29 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab3_BCD_to_Excess3 $end
$var wire 1 ! z2 $end
$var wire 1 " z1 $end
$var reg 1 # clk $end
$var reg 4 $ num [3:0] $end
$var reg 1 % rst $end
$var reg 4 & std [3:0] $end
$var reg 4 ' str [3:0] $end
$var reg 1 ( x $end
$scope module M1 $end
$var wire 1 # clock $end
$var wire 1 % reset $end
$var wire 1 ( x $end
$var reg 3 ) now_state [2:0] $end
$var reg 3 * nxt_state [2:0] $end
$var reg 1 " z $end
$upscope $end
$scope module M2 $end
$var wire 1 + D0 $end
$var wire 1 , D1 $end
$var wire 1 - D2 $end
$var wire 1 # clock $end
$var wire 1 % reset $end
$var wire 1 ( x $end
$var wire 1 ! z $end
$var wire 1 . Q2 $end
$var wire 1 / Q1 $end
$var wire 1 0 Q0 $end
$scope module M0 $end
$var wire 1 + D $end
$var wire 1 # clk $end
$var wire 1 % rst $end
$var reg 1 0 Q $end
$upscope $end
$scope module M1 $end
$var wire 1 , D $end
$var wire 1 # clk $end
$var wire 1 % rst $end
$var reg 1 / Q $end
$upscope $end
$scope module M2 $end
$var wire 1 - D $end
$var wire 1 # clk $end
$var wire 1 % rst $end
$var reg 1 . Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0
x/
x.
x-
x,
x+
bx *
bx )
x(
b0 '
b0 &
1%
b0 $
0#
x"
x!
$end
#4
0-
b1 *
b0 )
0.
0/
00
0%
#5
1#
#10
1+
1!
0,
1"
0#
1%
0(
#14
b1 &
b1 '
#15
1,
b11 *
b1 )
10
1#
#20
0#
#24
b11 &
b11 '
#25
0!
0,
1-
0"
b101 *
1/
b11 )
1#
#30
0#
#35
0!
0-
0,
0+
b0 *
b101 )
1.
0/
1#
#40
0#
#45
1!
1+
1"
b1 *
00
0.
b0 )
1#
#50
0#
#55
1#
0%
#60
1%
0#
b1 $
#61
0!
0+
1,
0"
b10 *
1(
#64
b10 &
b10 '
#65
1!
1-
0,
1"
b100 *
1/
b10 )
1#
#70
0#
#71
0!
0"
0(
#74
b0 &
b0 '
#75
1!
1+
1-
1"
b101 *
b100 )
1.
0/
1#
#80
0#
#84
b100 &
b100 '
#85
0-
0!
0+
0"
b0 *
10
b101 )
1#
#90
0#
#95
1!
1+
1"
b1 *
b0 )
0.
00
1#
#100
0#
#105
1#
0%
#110
1%
0#
b10 $
#114
b101 &
b101 '
#115
1,
b11 *
b1 )
10
1#
#120
0#
#121
0!
1-
0,
0+
0"
b100 *
1(
#125
1,
b110 *
00
1.
b100 )
1#
#130
0#
#131
1+
1!
0,
1"
b101 *
0(
#135
0-
0!
0+
0"
b0 *
b101 )
10
1#
#140
0#
#145
1!
1+
1"
b1 *
00
0.
b0 )
1#
#150
0#
#155
1#
0%
#160
1%
0#
b11 $
#161
0!
0+
1,
0"
b10 *
1(
#164
b100 &
b100 '
#165
1!
1-
0,
1"
b100 *
1/
b10 )
1#
#170
0#
#174
b110 &
b110 '
#175
0!
1,
0"
b110 *
b100 )
1.
0/
1#
#180
0#
#181
1+
1!
0,
1"
b101 *
0(
#185
0-
0!
0+
0"
b0 *
10
b101 )
1#
#190
0#
#195
1!
1+
1"
b1 *
b0 )
0.
00
1#
#200
0#
#205
1#
0%
#210
1%
0#
b100 $
#214
b111 &
b111 '
#215
1,
b11 *
b1 )
10
1#
#220
0#
#225
0!
0,
1-
0"
b101 *
1/
b11 )
1#
#230
0#
#231
1!
1"
1(
#235
0-
0+
b0 *
b101 )
1.
0/
1#
#240
0#
#241
0!
0"
0(
#245
1!
1+
1"
b1 *
00
0.
b0 )
1#
#250
0#
#255
1#
0%
#260
1%
0#
b101 $
#261
0!
0+
1,
0"
b10 *
1(
#264
b110 &
b110 '
#265
1!
1-
0,
1"
b100 *
1/
b10 )
1#
#270
0#
#271
0!
0"
0(
#274
b100 &
b100 '
#275
1!
1+
1-
1"
b101 *
b100 )
1.
0/
1#
#280
0#
#281
0+
0!
1,
0"
b110 *
1(
#284
b0 &
b0 '
#285
1!
0,
b0 *
1/
b110 )
1#
#290
0#
#291
0-
1"
0(
#294
b1000 &
b1000 '
#295
1+
b1 *
b0 )
0.
0/
1#
#300
0#
#305
1#
0%
#310
1%
0#
b110 $
#314
b1001 &
b1001 '
#315
1,
b11 *
b1 )
10
1#
#320
0#
#321
0!
1-
0,
0+
0"
b100 *
1(
#325
1,
b110 *
00
1.
b100 )
1#
#330
0#
#335
1!
0,
b0 *
b110 )
1/
1#
#340
0#
#341
0-
1"
0(
#345
1+
b1 *
0/
0.
b0 )
1#
#350
0#
#355
1#
0%
#360
1%
0#
b111 $
#361
0!
0+
1,
0"
b10 *
1(
#364
b1000 &
b1000 '
#365
1!
1-
0,
1"
b100 *
1/
b10 )
1#
#370
0#
#374
b1010 &
b1010 '
#375
0!
1,
0"
b110 *
b100 )
1.
0/
1#
#380
0#
#385
1!
0,
b0 *
1/
b110 )
1#
#390
0#
#391
0-
1"
0(
#395
1+
b1 *
b0 )
0.
0/
1#
#400
0#
#405
1#
0%
#410
1%
0#
b1000 $
#414
b1011 &
b1011 '
#415
1,
b11 *
b1 )
10
1#
#420
0#
#425
0!
0,
1-
0"
b101 *
1/
b11 )
1#
#430
0#
#435
0!
0-
0,
0+
b0 *
b101 )
1.
0/
1#
#440
0#
#441
1!
1"
1(
#445
0!
1,
0"
b10 *
00
0.
b0 )
1#
#450
0#
#455
1#
0%
#460
1%
0#
b1001 $
#464
b1010 &
b1010 '
#465
1!
1-
0,
1"
b100 *
1/
b10 )
1#
#470
0#
#471
0!
0"
0(
#474
b1000 &
b1000 '
#475
1!
1+
1-
1"
b101 *
b100 )
1.
0/
1#
#480
0#
#484
b1100 &
b1100 '
#485
0-
0!
0+
0"
b0 *
10
b101 )
1#
#490
0#
#491
1!
1"
1(
#495
0!
1,
0"
b10 *
b0 )
0.
00
1#
#500
0#
