#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun 27 17:02:19 2019
# Process ID: 1624
# Current directory: C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/top_level_trigger_buffer_0_0_synth_1
# Command line: vivado.exe -log top_level_trigger_buffer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_trigger_buffer_0_0.tcl
# Log file: C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/top_level_trigger_buffer_0_0_synth_1/top_level_trigger_buffer_0_0.vds
# Journal file: C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/top_level_trigger_buffer_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source top_level_trigger_buffer_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 355.531 ; gain = 59.555
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/ip_repo/axis_trigger_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 395.969 ; gain = 40.438
Command: synth_design -top top_level_trigger_buffer_0_0 -part xczu29dr-ffvf1760-2-e -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'top_level_trigger_buffer_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Synthesis license expires in 20 day(s)
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7128 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1458.867 ; gain = 179.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_trigger_buffer_0_0' [c:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/ip/top_level_trigger_buffer_0_0/synth/top_level_trigger_buffer_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'trigger_buffer' [C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/new/trigger_buffer.v:23]
	Parameter count_cycles bound to: 2000 - type: integer 
	Parameter state_wait_trigger bound to: 2'b00 
	Parameter state_trigger bound to: 2'b01 
	Parameter state_cleanup bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/new/trigger_buffer.v:58]
INFO: [Synth 8-6155] done synthesizing module 'trigger_buffer' (1#1) [C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/new/trigger_buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_level_trigger_buffer_0_0' (2#1) [c:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.srcs/sources_1/bd/top_level/ip/top_level_trigger_buffer_0_0/synth/top_level_trigger_buffer_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1524.207 ; gain = 244.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1524.207 ; gain = 244.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1524.207 ; gain = 244.531
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1590.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1608.840 ; gain = 18.102
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1608.840 ; gain = 329.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu29dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1608.840 ; gain = 329.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1608.840 ; gain = 329.164
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'trigger_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      state_wait_trigger |                               00 |                               00
           state_trigger |                               01 |                               01
           state_cleanup |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'trigger_buffer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1608.840 ; gain = 329.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module trigger_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[18]' (FDCE) to 'insti_2/inst/count_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[17]' (FDCE) to 'insti_2/inst/count_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[20]' (FDCE) to 'insti_2/inst/count_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[19]' (FDCE) to 'insti_2/inst/count_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[30]' (FDCE) to 'insti_2/inst/count_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[27]' (FDCE) to 'insti_2/inst/count_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[26]' (FDCE) to 'insti_2/inst/count_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[15]' (FDCE) to 'insti_2/inst/count_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[14]' (FDCE) to 'insti_2/inst/count_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[12]' (FDCE) to 'insti_2/inst/count_reg[13]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[16]' (FDCE) to 'insti_2/inst/count_reg[13]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[13]' (FDCE) to 'insti_2/inst/count_reg[21]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[23]' (FDCE) to 'insti_2/inst/count_reg[21]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[22]' (FDCE) to 'insti_2/inst/count_reg[21]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[24]' (FDCE) to 'insti_2/inst/count_reg[21]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[21]' (FDCE) to 'insti_2/inst/count_reg[25]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[31]' (FDCE) to 'insti_2/inst/count_reg[25]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[29]' (FDCE) to 'insti_2/inst/count_reg[25]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[28]' (FDCE) to 'insti_2/inst/count_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\inst/count_reg[25] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1608.840 ; gain = 329.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:42 . Memory (MB): peak = 2054.273 ; gain = 774.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:42 . Memory (MB): peak = 2054.273 ; gain = 774.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:42 . Memory (MB): peak = 2073.844 ; gain = 794.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 2080.617 ; gain = 800.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 2080.617 ; gain = 800.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 2080.617 ; gain = 800.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 2080.617 ; gain = 800.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 2080.617 ; gain = 800.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 2080.617 ; gain = 800.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     2|
|2     |LUT1   |     1|
|3     |LUT2   |    12|
|4     |LUT3   |     4|
|5     |LUT4   |     1|
|6     |LUT5   |     2|
|7     |LUT6   |     1|
|8     |FDCE   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    38|
|2     |  inst   |trigger_buffer |    38|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 2080.617 ; gain = 800.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2080.617 ; gain = 716.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 2080.617 ; gain = 800.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:00 . Memory (MB): peak = 2134.461 ; gain = 1738.492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.461 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/top_level_trigger_buffer_0_0_synth_1/top_level_trigger_buffer_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.461 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/james/fpga_projects/microblaze_stream_test/microblaze_stream_test.runs/top_level_trigger_buffer_0_0_synth_1/top_level_trigger_buffer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_trigger_buffer_0_0_utilization_synth.rpt -pb top_level_trigger_buffer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 27 17:04:23 2019...
