Info: Starting: Create simulation model
Info: ip-generate --project-directory=/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus --output-directory=/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/simulation --file-set=SIM_VERILOG --report-file=html:/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/osc.html --report-file=sopcinfo:/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc.sopcinfo --report-file=csv:/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/osc.csv --report-file=spd:/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/osc.spd --report-file=cmp:/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/osc.cmp --report-file=sip:/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/simulation/osc.sip --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CEBA2F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc.qsys
Progress: Loading Quartus/osc.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 14.0]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: osc.osc: There are recommended upgrades for: int_osc_0
Info: osc: Generating osc "osc" for SIM_VERILOG
Info: int_osc_0: Generating top-level entity osc_int_osc_0.
Info: int_osc_0: "osc" instantiated altera_int_osc "int_osc_0"
Info: osc: Done "osc" with 2 modules, 2 files
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/osc.spd --output-directory=/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/simulation/
Info: Doing: ip-make-simscript --spd=/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/osc.spd --output-directory=/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/simulation/
Info: Generating the following file(s) for MODELSIM simulator in /home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus --output-directory=/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/synthesis --file-set=QUARTUS_SYNTH --report-file=html:/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/osc.html --report-file=sopcinfo:/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc.sopcinfo --report-file=cmp:/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/osc.cmp --report-file=qip:/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/synthesis/osc.qip --report-file=svd:/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/synthesis/osc.svd --report-file=regmap:/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/synthesis/osc.regmap --report-file=xml:/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/osc.xml --report-file=debuginfo:/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc/synthesis/osc.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CEBA2F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=/home/paulg/Desktop/Ongoing_Projects/CPC2/Quartus/osc.qsys --language=VERILOG
Progress: Loading Quartus/osc.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 14.0]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: osc.osc: There are recommended upgrades for: int_osc_0
Info: osc: Generating osc "osc" for QUARTUS_SYNTH
Info: int_osc_0: Generating top-level entity osc_int_osc_0.
Info: int_osc_0: "osc" instantiated altera_int_osc "int_osc_0"
Info: osc: Done "osc" with 2 modules, 2 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
