# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../5_flowline_CPU.srcs/sources_1/new/LLbit_reg.v" \
"../../../../5_flowline_CPU.srcs/sources_1/new/ctrl.v" \
"../../../../5_flowline_CPU.srcs/sources_1/new/data_ram.v" \
"../../../../5_flowline_CPU.srcs/sources_1/new/div.v" \
"../../../../5_flowline_CPU.srcs/sources_1/new/ex.v" \
"../../../../5_flowline_CPU.srcs/sources_1/new/ex_mem.v" \
"../../../../5_flowline_CPU.srcs/sources_1/new/hilo_reg.v" \
"../../../../5_flowline_CPU.srcs/sources_1/new/id.v" \
"../../../../5_flowline_CPU.srcs/sources_1/new/id_ex.v" \
"../../../../5_flowline_CPU.srcs/sources_1/new/if_id.v" \
"../../../../5_flowline_CPU.srcs/sources_1/new/inst_rom.v" \
"../../../../5_flowline_CPU.srcs/sources_1/new/mem.v" \
"../../../../5_flowline_CPU.srcs/sources_1/new/mem_wb.v" \
"../../../../5_flowline_CPU.srcs/sources_1/new/openmips.v" \
"../../../../5_flowline_CPU.srcs/sources_1/new/openmips_min_sopc.v" \
"../../../../5_flowline_CPU.srcs/sources_1/new/pc_reg.v" \
"../../../../5_flowline_CPU.srcs/sources_1/new/regfile.v" \
"../../../../5_flowline_CPU.srcs/sim_1/new/openmips_min_sopc_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
