\hypertarget{a00020}{}\subsection{/\+Users/daizhirui/\+Development/\+Camel\+Studio\+\_\+\+Library/release/include/mcu.h File Reference}
\label{a00020}\index{/\+Users/daizhirui/\+Development/\+Camel\+Studio\+\_\+\+Library/release/include/mcu.\+h@{/\+Users/daizhirui/\+Development/\+Camel\+Studio\+\_\+\+Library/release/include/mcu.\+h}}


M2 micro core unit.  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
\subsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{a00020_ad76d1750a6cdeebd506bfcd6752554d2}{ON}}~0x1
\item 
\#define \mbox{\hyperlink{a00020_a29e413f6725b2ba32d165ffaa35b01e5}{O\+FF}}~0x0
\item 
\#define \mbox{\hyperlink{a00020_abda90eda34a640b130f48a6ade23fe22}{R\+A\+I\+S\+E\+\_\+\+T\+R\+I\+G\+G\+ER}}~0x1
\item 
\#define \mbox{\hyperlink{a00020_a9bbaf5b9e2125c7597249c7113b20e6c}{F\+A\+L\+L\+\_\+\+T\+R\+I\+G\+G\+ER}}~0x0
\item 
\#define \mbox{\hyperlink{a00020_ab34acec79daf4fcc12a662cde9e75df7}{S\+Y\+S\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800700
\item 
\#define \mbox{\hyperlink{a00020_ae6a98a78f9ac0c75c18c7d4e2c62fdcb}{S\+Y\+S\+\_\+\+C\+T\+L2\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800702
\item 
\#define \mbox{\hyperlink{a00020_a43d7770fdd59d1c008b789d8e9ae882b}{S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800704
\item 
\#define \mbox{\hyperlink{a00020_ae3e6052bd0e6d9801c5380f2d8d94a17}{S\+Y\+S\+\_\+\+I\+R\+Q\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800707
\item 
\#define \mbox{\hyperlink{a00020_a4358ad34c2ebafd83f49cb8e73fed3d5}{U\+S\+E\+R\+\_\+\+I\+NT}}~(uint32\+\_\+t)0x01001\+F\+FC
\item 
\#define \mbox{\hyperlink{a00020_a61c6c3e2790298ca9bef424e17010ae5}{P\+C\+\_\+\+L\+OC}}~(uint32\+\_\+t)0x01001\+F\+F8
\item 
\#define \mbox{\hyperlink{a00020_a215db83d20cdaad8c4da6d89d47a7aeb}{I\+N\+T\+\_\+\+C\+O\+U\+NT}}~(uint32\+\_\+t)0x01001\+F\+F4
\item 
\#define \mbox{\hyperlink{a00020_a8de95a7e93d24e973c34d5a2acb174d6}{I\+N\+T\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800500
\item 
\#define \mbox{\hyperlink{a00020_a854bd396a90c4c6b4415c106cb64281f}{I\+N\+T\+\_\+\+C\+T\+L1\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800501
\item 
\#define \mbox{\hyperlink{a00020_a0f7890a929baefa8c8c2cf341d75844e}{I\+N\+T\+\_\+\+C\+T\+L2\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800502
\item 
\#define \mbox{\hyperlink{a00020_a3db4a185cd2de3411b6de2dfee71a009}{I\+N\+T\+\_\+\+C\+L\+R\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800503
\item 
\#define \mbox{\hyperlink{a00020_adf0b77619bb23d8267f4b3545c41b203}{U\+A\+R\+T0\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800000
\item 
\#define \mbox{\hyperlink{a00020_af8f66a832129380d8ea44cce8accb587}{U\+A\+R\+T0\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800001
\item 
\#define \mbox{\hyperlink{a00020_a0b8a3edd01fd0c46cdc91862119181c7}{U\+A\+R\+T0\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800002
\item 
\#define \mbox{\hyperlink{a00020_a8801fa41beb04f47deb6cb5a793998bb}{U\+A\+R\+T0\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800003
\item 
\#define \mbox{\hyperlink{a00020_ab711d24b07d5586bb08931f6267aad94}{U\+A\+R\+T0\+\_\+\+C\+T\+L\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800004
\item 
\#define \mbox{\hyperlink{a00020_a63c2aa0987e94c838eba0927a9e5de9f}{U\+A\+R\+T0\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800005
\item 
\#define \mbox{\hyperlink{a00020_a2c2372d12c94d965a27a40650761c7ab}{U\+A\+R\+T0\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800006
\item 
\#define \mbox{\hyperlink{a00020_aecff503e10f17b6f757c4ff394d29952}{U\+A\+R\+T0\+\_\+\+B\+R\+P\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800007
\item 
\#define \mbox{\hyperlink{a00020_adb396c9307365d351769d5b390615613}{U\+A\+R\+T1\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800800
\item 
\#define \mbox{\hyperlink{a00020_aef385a4dd85d8e0016b8ac294b5c5267}{U\+A\+R\+T1\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800801
\item 
\#define \mbox{\hyperlink{a00020_abab8d51f93ef3757295e4cd8d970cd99}{U\+A\+R\+T1\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800802
\item 
\#define \mbox{\hyperlink{a00020_a17b5102c9191361521865fe0aa862d5b}{U\+A\+R\+T1\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800803
\item 
\#define \mbox{\hyperlink{a00020_a4bbd538f18bab15e7779f61e434c9bdb}{U\+A\+R\+T1\+\_\+\+C\+T\+L\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800804
\item 
\#define \mbox{\hyperlink{a00020_a4ce70f3649a8d269a8d5cfdf74a4d584}{U\+A\+R\+T1\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800805
\item 
\#define \mbox{\hyperlink{a00020_a6d54a0959e79da414b55c18c22811bf7}{U\+A\+R\+T1\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800806
\item 
\#define \mbox{\hyperlink{a00020_aeda40eeecb45bc5e18bd6c8dcbfe3e30}{U\+A\+R\+T1\+\_\+\+B\+R\+P\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800807
\item 
\#define \mbox{\hyperlink{a00020_a26215878d57c780dd386b9031ac9e959}{S\+P\+I\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800d00
\item 
\#define \mbox{\hyperlink{a00020_aa49afdb793572a5ee1bc9f2d92dc5c00}{S\+P\+I\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800d01
\item 
\#define \mbox{\hyperlink{a00020_a7fa9769ae86a7da40ab899f17cec83d2}{S\+P\+I\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800d02
\item 
\#define \mbox{\hyperlink{a00020_a248babd7289755884a7a2757cddf8d41}{S\+P\+I\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800d03
\item 
\#define \mbox{\hyperlink{a00020_a511f9aae9095077d34f28a7c12a3173f}{S\+P\+I\+\_\+\+C\+T\+L\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800d04
\item 
\#define \mbox{\hyperlink{a00020_aaabb86836259b4d4e6583d3c5f55c8d1}{S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800d05
\item 
\#define \mbox{\hyperlink{a00020_a07fb188b7660d1b438f8c2cb8e57396f}{S\+Y\+S\+\_\+\+G\+D\+R\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800703
\item 
\#define \mbox{\hyperlink{a00020_a43d7770fdd59d1c008b789d8e9ae882b}{S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800704
\item 
\#define \mbox{\hyperlink{a00020_ac12676fdbfbffb9d4114bb751b6d4f74}{S\+Y\+S\+\_\+\+G\+P\+I\+O0\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800705
\item 
\#define \mbox{\hyperlink{a00020_a5bcff87fa505b928a78a15fb375a0e6f}{S\+Y\+S\+\_\+\+G\+P\+I\+O1\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800706
\item 
\#define \mbox{\hyperlink{a00020_ac94b0659ef32086a6752672082c0b3ed}{T0\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800100
\item 
\#define \mbox{\hyperlink{a00020_a857679d0d1c771053cac56dc76c38caa}{T0\+\_\+\+R\+E\+F\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800101
\item 
\#define \mbox{\hyperlink{a00020_a277152b8a3150eb5ae1201205e2778fb}{T0\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800102
\item 
\#define \mbox{\hyperlink{a00020_aa44a1b05303c294e5a3a178a05b95c40}{T0\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800103
\item 
\#define \mbox{\hyperlink{a00020_a02a329d71e5fe86e9a0a8513ea5e1630}{T0\+\_\+\+C\+L\+K\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800104
\item 
\#define \mbox{\hyperlink{a00020_a99e5c85746f8520aa6bf8847162cddf5}{T0\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800105
\item 
\#define \mbox{\hyperlink{a00020_a55600694c3c73a1019f78d306f474fa1}{T1\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800200
\item 
\#define \mbox{\hyperlink{a00020_ad17cf3aaa6ae5443a01b748050e708a1}{T1\+\_\+\+R\+E\+F\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800201
\item 
\#define \mbox{\hyperlink{a00020_ac4d488d7f758fa9852def3acfef02dbe}{T1\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800202
\item 
\#define \mbox{\hyperlink{a00020_a282b05d93f0e94b950d13c1f567dc36d}{T1\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800203
\item 
\#define \mbox{\hyperlink{a00020_a319b804c31cf3d17dad1df712b0e1a95}{T1\+\_\+\+C\+L\+K\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800204
\item 
\#define \mbox{\hyperlink{a00020_abb2cbf74aac1b5551218b38332137dd9}{T1\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800205
\item 
\#define \mbox{\hyperlink{a00020_a5853553391e986211306d4f29ab31e47}{T2\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800400
\item 
\#define \mbox{\hyperlink{a00020_afc6a4a26e5276c1e4fe1b3fe26e70984}{T2\+\_\+\+R\+E\+F\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800401
\item 
\#define \mbox{\hyperlink{a00020_ac9b4238c1829d1e3414db560a290e861}{T2\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800402
\item 
\#define \mbox{\hyperlink{a00020_aba8ec9cd37a1487a613cca0194e62f15}{T2\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800403
\item 
\#define \mbox{\hyperlink{a00020_adaf93e89c438f05ea402aee531c0ac3b}{T2\+\_\+\+C\+L\+K\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800404
\item 
\#define \mbox{\hyperlink{a00020_adbe130a3cc7c3109bab2ae344fcdcc11}{T2\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800405
\item 
\#define \mbox{\hyperlink{a00020_a186d446896bf8b88b2ee0da5b726c680}{T2\+\_\+\+P\+H\+A\+S\+E\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800406
\item 
\#define \mbox{\hyperlink{a00020_a83136367fd85cd43cec90995ad0f51ef}{T4\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800a00
\item 
\#define \mbox{\hyperlink{a00020_af1510d89e9870fc9e249f7daac1f97ac}{T4\+\_\+\+R\+E\+F0\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800a01
\item 
\#define \mbox{\hyperlink{a00020_af2047cbb251e0693548f017a0874efbf}{T4\+\_\+\+C\+L\+K0\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800a02
\item 
\#define \mbox{\hyperlink{a00020_a4bd6b4b65a316a149e4b017972a567f8}{T4\+\_\+\+R\+E\+F1\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800a03
\item 
\#define \mbox{\hyperlink{a00020_a0cf35c2ea2894506f697dce7f06003a4}{T4\+\_\+\+C\+L\+K1\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800a04
\item 
\#define \mbox{\hyperlink{a00020_a7c90725a1b307a000a44211bcb115a47}{A\+D\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800600
\item 
\#define \mbox{\hyperlink{a00020_aeca2931f15b40d772a94a66e4641619e}{A\+D\+\_\+\+O\+P\+O\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800601
\item 
\#define \mbox{\hyperlink{a00020_af59f8074e13f7a5c80f07dc7c27c0610}{A\+D\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800602
\item 
\#define \mbox{\hyperlink{a00020_a909cbad2fef284b18a87a5bb1395ef11}{A\+D\+\_\+\+C\+L\+R\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800603
\item 
\#define \mbox{\hyperlink{a00020_adc8a1acb1d3dc976ed3747d978e7b46e}{L\+C\+D\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800300
\item 
\#define \mbox{\hyperlink{a00020_a09e3b2dc0284d0ad190df03fc438bc46}{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800380
\item 
\#define \mbox{\hyperlink{a00020_a126a24a9996154747b8a9b515583d405}{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E0}}~(uint32\+\_\+t)0x1f800380
\item 
\#define \mbox{\hyperlink{a00020_aeb932aa8930c0688ce485816d412d56e}{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E1}}~(uint32\+\_\+t)0x1f800384
\item 
\#define \mbox{\hyperlink{a00020_a61b6d8dbf1f12f9687ef87c1937eb0b1}{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E2}}~(uint32\+\_\+t)0x1f800388
\item 
\#define \mbox{\hyperlink{a00020_a91951cfe33cb53d79281b677978b8bbe}{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E3}}~(uint32\+\_\+t)0x1f80038c
\item 
\#define \mbox{\hyperlink{a00020_a71148e54881898faf1a67c8210fb61b3}{W\+D\+T\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800b00
\item 
\#define \mbox{\hyperlink{a00020_a2560b8d7465c0ee0112852677004099f}{W\+D\+T\+\_\+\+C\+L\+R\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800b03
\item 
\#define \mbox{\hyperlink{a00020_ab04902f3d750cf4826ded8350ad5adac}{W\+D\+T\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800b02
\item 
\#define \mbox{\hyperlink{a00020_a327eb68b27f50c95ed803a79b7e86140}{R\+T\+C\+\_\+\+C\+T\+L\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800f00
\item 
\#define \mbox{\hyperlink{a00020_a8743011c78786509baa272db827d3a12}{R\+T\+C\+\_\+\+T\+I\+M\+E\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800f01
\item 
\#define \mbox{\hyperlink{a00020_a5639ee9c54f77e12c49d79e44bfdf60f}{R\+T\+C\+\_\+\+C\+L\+R\+\_\+\+R\+EG}}~(uint32\+\_\+t)0x1f800f03
\item 
\#define \mbox{\hyperlink{a00020_a2d484dc15bdf30ee11ab3b05f31f0e16}{Memory\+Read32}}(addr)~($\ast$(volatile uint32\+\_\+t$\ast$)(addr))
\begin{DoxyCompactList}\small\item\em Read 32-\/bit data from a specific address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_a6b9732365b12e48ddb89fe1028b975b0}{Memory\+Write32}}(addr,  val)~$\ast$(volatile uint32\+\_\+t$\ast$)(addr)=(val)
\begin{DoxyCompactList}\small\item\em Write 32-\/bit data to a specific address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(addr,  val)~($\ast$(volatile uint32\+\_\+t$\ast$)(addr)$\vert$=(val))
\begin{DoxyCompactList}\small\item\em Logical OR operation on 32-\/bit data at a specific address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_ad87cedffcaadc51db22594fce55173d4}{Memory\+And32}}(addr,  val)~($\ast$(volatile uint32\+\_\+t$\ast$)(addr)\&=(val))
\begin{DoxyCompactList}\small\item\em Logical addr\+ND operation on 32-\/bit data from a specific address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_afc530c7e6b49b0ca97c1ad9dac1c4750}{Memory\+Bit\+At}}(addr,  val)~(($\ast$(volatile uint32\+\_\+t$\ast$)(addr)\&=(1$<$$<$(val)))$>$$>$(val))
\begin{DoxyCompactList}\small\item\em Get a specific bit of a 32-\/bit data from a specific address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_a99a602346038b54068758ef00c42d1b6}{Memory\+Bit\+On}}(addr,  val)~\mbox{\hyperlink{a00020_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(addr,1$<$$<$(val))
\begin{DoxyCompactList}\small\item\em Set a specific bit of a 32-\/bit data from a specific address to 1. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_a04c34919a950117ae7da2dc5a235622b}{Memory\+Bit\+Off}}(addr,  val)~\mbox{\hyperlink{a00020_ad87cedffcaadc51db22594fce55173d4}{Memory\+And32}}(addr,$\sim$(1$<$$<$(val)))
\begin{DoxyCompactList}\small\item\em Set a specific bit of a 32-\/bit data from a specific address to 0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{a00020_ae49e41753dbce64185d380d307ade78d}{Memory\+Bit\+Switch}}(addr,  val)~($\ast$(volatile uint32\+\_\+t$\ast$)(addr)$^\wedge$=(1$<$$<$(val)))
\begin{DoxyCompactList}\small\item\em Set a specific bit of a 32-\/bit data from a specific address to opposite state. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef void($\ast$ \mbox{\hyperlink{a00020_a3d987633d7a3ca10c14905a807b62eb1}{Func\+Ptr}}) (void)
\item 
typedef void($\ast$ \mbox{\hyperlink{a00020_a0891965816a5b721b07f7bebefaf7430}{Func\+Ptr1}}) (uint32\+\_\+t)
\item 
typedef void($\ast$ \mbox{\hyperlink{a00020_a331a88eeefe11112bb8fe1b43dd777b8}{Func\+Ptr2}}) (uint32\+\_\+t, uint32\+\_\+t)
\end{DoxyCompactItemize}
\subsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5b}{S\+Y\+S\+\_\+\+C\+LK}} \{ \mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5baaac7754daa9ff2db35951f3539495122}{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+3M}} = (0x0$<$$<$12), 
\mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5bad1640aa8c46162a7551abca12293ef39}{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+6M}} = (0x1$<$$<$12), 
\mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5ba6c646c9a1e4c38ef0af6d576eacfb401}{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+12M}} = (0x3$<$$<$12)
 \}
\end{DoxyCompactItemize}
\subsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{a00020_aa106e3c9181a65a83156bda31f4f61e9}{R\+T\+\_\+\+M\+C\+U\+\_\+\+Jump\+To}} (unsigned long address)
\begin{DoxyCompactList}\small\item\em Jump to a specific address. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{a00020_a1e578ce669735935a1d505c0edf98221}{R\+T\+\_\+\+M\+C\+U\+\_\+\+Set\+System\+Clock}} (uint32\+\_\+t mode)
\begin{DoxyCompactList}\small\item\em Set the frequency of the system clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{a00020_ad514417aa2e5a5d061a5eabeceae20c6}{R\+T\+\_\+\+Sram\+\_\+\+Clear}} ()
\begin{DoxyCompactList}\small\item\em This function is to clear the former 7\+K-\/byte sram. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsubsection{Detailed Description}
M2 micro core unit. 

\begin{DoxyAuthor}{Author}
Zhirui Dai 
\end{DoxyAuthor}
\begin{DoxyDate}{Date}
2018-\/05-\/25 
\end{DoxyDate}


\subsubsection{Macro Definition Documentation}
\mbox{\Hypertarget{a00020_a909cbad2fef284b18a87a5bb1395ef11}\label{a00020_a909cbad2fef284b18a87a5bb1395ef11}} 
\index{mcu.\+h@{mcu.\+h}!A\+D\+\_\+\+C\+L\+R\+\_\+\+R\+EG@{A\+D\+\_\+\+C\+L\+R\+\_\+\+R\+EG}}
\index{A\+D\+\_\+\+C\+L\+R\+\_\+\+R\+EG@{A\+D\+\_\+\+C\+L\+R\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{A\+D\+\_\+\+C\+L\+R\+\_\+\+R\+EG}{AD\_CLR\_REG}}
{\footnotesize\ttfamily \#define A\+D\+\_\+\+C\+L\+R\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800603}

External register address. \mbox{\Hypertarget{a00020_a7c90725a1b307a000a44211bcb115a47}\label{a00020_a7c90725a1b307a000a44211bcb115a47}} 
\index{mcu.\+h@{mcu.\+h}!A\+D\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{A\+D\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}
\index{A\+D\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{A\+D\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{A\+D\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}{AD\_CTL0\_REG}}
{\footnotesize\ttfamily \#define A\+D\+\_\+\+C\+T\+L0\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800600}

External register address. \mbox{\Hypertarget{a00020_aeca2931f15b40d772a94a66e4641619e}\label{a00020_aeca2931f15b40d772a94a66e4641619e}} 
\index{mcu.\+h@{mcu.\+h}!A\+D\+\_\+\+O\+P\+O\+\_\+\+R\+EG@{A\+D\+\_\+\+O\+P\+O\+\_\+\+R\+EG}}
\index{A\+D\+\_\+\+O\+P\+O\+\_\+\+R\+EG@{A\+D\+\_\+\+O\+P\+O\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{A\+D\+\_\+\+O\+P\+O\+\_\+\+R\+EG}{AD\_OPO\_REG}}
{\footnotesize\ttfamily \#define A\+D\+\_\+\+O\+P\+O\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800601}

External register address. \mbox{\Hypertarget{a00020_af59f8074e13f7a5c80f07dc7c27c0610}\label{a00020_af59f8074e13f7a5c80f07dc7c27c0610}} 
\index{mcu.\+h@{mcu.\+h}!A\+D\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG@{A\+D\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}}
\index{A\+D\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG@{A\+D\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{A\+D\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}{AD\_READ\_REG}}
{\footnotesize\ttfamily \#define A\+D\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800602}

External register address. \mbox{\Hypertarget{a00020_a9bbaf5b9e2125c7597249c7113b20e6c}\label{a00020_a9bbaf5b9e2125c7597249c7113b20e6c}} 
\index{mcu.\+h@{mcu.\+h}!F\+A\+L\+L\+\_\+\+T\+R\+I\+G\+G\+ER@{F\+A\+L\+L\+\_\+\+T\+R\+I\+G\+G\+ER}}
\index{F\+A\+L\+L\+\_\+\+T\+R\+I\+G\+G\+ER@{F\+A\+L\+L\+\_\+\+T\+R\+I\+G\+G\+ER}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{F\+A\+L\+L\+\_\+\+T\+R\+I\+G\+G\+ER}{FALL\_TRIGGER}}
{\footnotesize\ttfamily \#define F\+A\+L\+L\+\_\+\+T\+R\+I\+G\+G\+ER~0x0}

Keyword F\+A\+L\+L\+\_\+\+T\+R\+I\+G\+G\+ER. \mbox{\Hypertarget{a00020_a3db4a185cd2de3411b6de2dfee71a009}\label{a00020_a3db4a185cd2de3411b6de2dfee71a009}} 
\index{mcu.\+h@{mcu.\+h}!I\+N\+T\+\_\+\+C\+L\+R\+\_\+\+R\+EG@{I\+N\+T\+\_\+\+C\+L\+R\+\_\+\+R\+EG}}
\index{I\+N\+T\+\_\+\+C\+L\+R\+\_\+\+R\+EG@{I\+N\+T\+\_\+\+C\+L\+R\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{I\+N\+T\+\_\+\+C\+L\+R\+\_\+\+R\+EG}{INT\_CLR\_REG}}
{\footnotesize\ttfamily \#define I\+N\+T\+\_\+\+C\+L\+R\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800503}

External register address. \mbox{\Hypertarget{a00020_a215db83d20cdaad8c4da6d89d47a7aeb}\label{a00020_a215db83d20cdaad8c4da6d89d47a7aeb}} 
\index{mcu.\+h@{mcu.\+h}!I\+N\+T\+\_\+\+C\+O\+U\+NT@{I\+N\+T\+\_\+\+C\+O\+U\+NT}}
\index{I\+N\+T\+\_\+\+C\+O\+U\+NT@{I\+N\+T\+\_\+\+C\+O\+U\+NT}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{I\+N\+T\+\_\+\+C\+O\+U\+NT}{INT\_COUNT}}
{\footnotesize\ttfamily \#define I\+N\+T\+\_\+\+C\+O\+U\+NT~(uint32\+\_\+t)0x01001\+F\+F4}

External register address. \mbox{\Hypertarget{a00020_a8de95a7e93d24e973c34d5a2acb174d6}\label{a00020_a8de95a7e93d24e973c34d5a2acb174d6}} 
\index{mcu.\+h@{mcu.\+h}!I\+N\+T\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{I\+N\+T\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}
\index{I\+N\+T\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{I\+N\+T\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{I\+N\+T\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}{INT\_CTL0\_REG}}
{\footnotesize\ttfamily \#define I\+N\+T\+\_\+\+C\+T\+L0\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800500}

External register address. \mbox{\Hypertarget{a00020_a854bd396a90c4c6b4415c106cb64281f}\label{a00020_a854bd396a90c4c6b4415c106cb64281f}} 
\index{mcu.\+h@{mcu.\+h}!I\+N\+T\+\_\+\+C\+T\+L1\+\_\+\+R\+EG@{I\+N\+T\+\_\+\+C\+T\+L1\+\_\+\+R\+EG}}
\index{I\+N\+T\+\_\+\+C\+T\+L1\+\_\+\+R\+EG@{I\+N\+T\+\_\+\+C\+T\+L1\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{I\+N\+T\+\_\+\+C\+T\+L1\+\_\+\+R\+EG}{INT\_CTL1\_REG}}
{\footnotesize\ttfamily \#define I\+N\+T\+\_\+\+C\+T\+L1\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800501}

External register address. \mbox{\Hypertarget{a00020_a0f7890a929baefa8c8c2cf341d75844e}\label{a00020_a0f7890a929baefa8c8c2cf341d75844e}} 
\index{mcu.\+h@{mcu.\+h}!I\+N\+T\+\_\+\+C\+T\+L2\+\_\+\+R\+EG@{I\+N\+T\+\_\+\+C\+T\+L2\+\_\+\+R\+EG}}
\index{I\+N\+T\+\_\+\+C\+T\+L2\+\_\+\+R\+EG@{I\+N\+T\+\_\+\+C\+T\+L2\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{I\+N\+T\+\_\+\+C\+T\+L2\+\_\+\+R\+EG}{INT\_CTL2\_REG}}
{\footnotesize\ttfamily \#define I\+N\+T\+\_\+\+C\+T\+L2\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800502}

External register address. \mbox{\Hypertarget{a00020_adc8a1acb1d3dc976ed3747d978e7b46e}\label{a00020_adc8a1acb1d3dc976ed3747d978e7b46e}} 
\index{mcu.\+h@{mcu.\+h}!L\+C\+D\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{L\+C\+D\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}
\index{L\+C\+D\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{L\+C\+D\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{L\+C\+D\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}{LCD\_CTL0\_REG}}
{\footnotesize\ttfamily \#define L\+C\+D\+\_\+\+C\+T\+L0\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800300}

External register address. \mbox{\Hypertarget{a00020_a126a24a9996154747b8a9b515583d405}\label{a00020_a126a24a9996154747b8a9b515583d405}} 
\index{mcu.\+h@{mcu.\+h}!L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E0@{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E0}}
\index{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E0@{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E0}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E0}{LCD\_RAM\_LINE0}}
{\footnotesize\ttfamily \#define L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E0~(uint32\+\_\+t)0x1f800380}

External register address. \mbox{\Hypertarget{a00020_aeb932aa8930c0688ce485816d412d56e}\label{a00020_aeb932aa8930c0688ce485816d412d56e}} 
\index{mcu.\+h@{mcu.\+h}!L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E1@{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E1}}
\index{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E1@{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E1}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E1}{LCD\_RAM\_LINE1}}
{\footnotesize\ttfamily \#define L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E1~(uint32\+\_\+t)0x1f800384}

External register address. \mbox{\Hypertarget{a00020_a61b6d8dbf1f12f9687ef87c1937eb0b1}\label{a00020_a61b6d8dbf1f12f9687ef87c1937eb0b1}} 
\index{mcu.\+h@{mcu.\+h}!L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E2@{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E2}}
\index{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E2@{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E2}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E2}{LCD\_RAM\_LINE2}}
{\footnotesize\ttfamily \#define L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E2~(uint32\+\_\+t)0x1f800388}

External register address. \mbox{\Hypertarget{a00020_a91951cfe33cb53d79281b677978b8bbe}\label{a00020_a91951cfe33cb53d79281b677978b8bbe}} 
\index{mcu.\+h@{mcu.\+h}!L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E3@{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E3}}
\index{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E3@{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E3}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E3}{LCD\_RAM\_LINE3}}
{\footnotesize\ttfamily \#define L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+L\+I\+N\+E3~(uint32\+\_\+t)0x1f80038c}

External register address. \mbox{\Hypertarget{a00020_a09e3b2dc0284d0ad190df03fc438bc46}\label{a00020_a09e3b2dc0284d0ad190df03fc438bc46}} 
\index{mcu.\+h@{mcu.\+h}!L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+R\+EG@{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+R\+EG}}
\index{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+R\+EG@{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+R\+EG}{LCD\_RAM\_REG}}
{\footnotesize\ttfamily \#define L\+C\+D\+\_\+\+R\+A\+M\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800380}

External register address. \mbox{\Hypertarget{a00020_ad87cedffcaadc51db22594fce55173d4}\label{a00020_ad87cedffcaadc51db22594fce55173d4}} 
\index{mcu.\+h@{mcu.\+h}!Memory\+And32@{Memory\+And32}}
\index{Memory\+And32@{Memory\+And32}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Memory\+And32}{MemoryAnd32}}
{\footnotesize\ttfamily \#define Memory\+And32(\begin{DoxyParamCaption}\item[{}]{addr,  }\item[{}]{val }\end{DoxyParamCaption})~($\ast$(volatile uint32\+\_\+t$\ast$)(addr)\&=(val))}



Logical addr\+ND operation on 32-\/bit data from a specific address. 


\begin{DoxyParams}{Parameters}
{\em addr} & the address to be A\+ND \\
\hline
{\em val} & the A\+ND mask \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_afc530c7e6b49b0ca97c1ad9dac1c4750}\label{a00020_afc530c7e6b49b0ca97c1ad9dac1c4750}} 
\index{mcu.\+h@{mcu.\+h}!Memory\+Bit\+At@{Memory\+Bit\+At}}
\index{Memory\+Bit\+At@{Memory\+Bit\+At}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Memory\+Bit\+At}{MemoryBitAt}}
{\footnotesize\ttfamily \#define Memory\+Bit\+At(\begin{DoxyParamCaption}\item[{}]{addr,  }\item[{}]{val }\end{DoxyParamCaption})~(($\ast$(volatile uint32\+\_\+t$\ast$)(addr)\&=(1$<$$<$(val)))$>$$>$(val))}



Get a specific bit of a 32-\/bit data from a specific address. 


\begin{DoxyParams}{Parameters}
{\em addr} & the address \\
\hline
{\em val} & the bit location (in the 32-\/bit data) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
long the bit 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_a04c34919a950117ae7da2dc5a235622b}\label{a00020_a04c34919a950117ae7da2dc5a235622b}} 
\index{mcu.\+h@{mcu.\+h}!Memory\+Bit\+Off@{Memory\+Bit\+Off}}
\index{Memory\+Bit\+Off@{Memory\+Bit\+Off}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Memory\+Bit\+Off}{MemoryBitOff}}
{\footnotesize\ttfamily \#define Memory\+Bit\+Off(\begin{DoxyParamCaption}\item[{}]{addr,  }\item[{}]{val }\end{DoxyParamCaption})~\mbox{\hyperlink{a00020_ad87cedffcaadc51db22594fce55173d4}{Memory\+And32}}(addr,$\sim$(1$<$$<$(val)))}



Set a specific bit of a 32-\/bit data from a specific address to 0. 


\begin{DoxyParams}{Parameters}
{\em addr} & the address \\
\hline
{\em val} & the bit location (in the 32-\/bit data) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_a99a602346038b54068758ef00c42d1b6}\label{a00020_a99a602346038b54068758ef00c42d1b6}} 
\index{mcu.\+h@{mcu.\+h}!Memory\+Bit\+On@{Memory\+Bit\+On}}
\index{Memory\+Bit\+On@{Memory\+Bit\+On}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Memory\+Bit\+On}{MemoryBitOn}}
{\footnotesize\ttfamily \#define Memory\+Bit\+On(\begin{DoxyParamCaption}\item[{}]{addr,  }\item[{}]{val }\end{DoxyParamCaption})~\mbox{\hyperlink{a00020_a27874a97deab7cecdde5ddecf466e31e}{Memory\+Or32}}(addr,1$<$$<$(val))}



Set a specific bit of a 32-\/bit data from a specific address to 1. 


\begin{DoxyParams}{Parameters}
{\em addr} & the address \\
\hline
{\em val} & the bit location (in the 32-\/bit data) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_ae49e41753dbce64185d380d307ade78d}\label{a00020_ae49e41753dbce64185d380d307ade78d}} 
\index{mcu.\+h@{mcu.\+h}!Memory\+Bit\+Switch@{Memory\+Bit\+Switch}}
\index{Memory\+Bit\+Switch@{Memory\+Bit\+Switch}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Memory\+Bit\+Switch}{MemoryBitSwitch}}
{\footnotesize\ttfamily \#define Memory\+Bit\+Switch(\begin{DoxyParamCaption}\item[{}]{addr,  }\item[{}]{val }\end{DoxyParamCaption})~($\ast$(volatile uint32\+\_\+t$\ast$)(addr)$^\wedge$=(1$<$$<$(val)))}



Set a specific bit of a 32-\/bit data from a specific address to opposite state. 


\begin{DoxyParams}{Parameters}
{\em addr} & the address \\
\hline
{\em val} & the bit location (in the 32-\/bit data) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_a27874a97deab7cecdde5ddecf466e31e}\label{a00020_a27874a97deab7cecdde5ddecf466e31e}} 
\index{mcu.\+h@{mcu.\+h}!Memory\+Or32@{Memory\+Or32}}
\index{Memory\+Or32@{Memory\+Or32}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Memory\+Or32}{MemoryOr32}}
{\footnotesize\ttfamily \#define Memory\+Or32(\begin{DoxyParamCaption}\item[{}]{addr,  }\item[{}]{val }\end{DoxyParamCaption})~($\ast$(volatile uint32\+\_\+t$\ast$)(addr)$\vert$=(val))}



Logical OR operation on 32-\/bit data at a specific address. 


\begin{DoxyParams}{Parameters}
{\em addr} & the address to be OR \\
\hline
{\em val} & the OR mask \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_a2d484dc15bdf30ee11ab3b05f31f0e16}\label{a00020_a2d484dc15bdf30ee11ab3b05f31f0e16}} 
\index{mcu.\+h@{mcu.\+h}!Memory\+Read32@{Memory\+Read32}}
\index{Memory\+Read32@{Memory\+Read32}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Memory\+Read32}{MemoryRead32}}
{\footnotesize\ttfamily \#define Memory\+Read32(\begin{DoxyParamCaption}\item[{}]{addr }\end{DoxyParamCaption})~($\ast$(volatile uint32\+\_\+t$\ast$)(addr))}



Read 32-\/bit data from a specific address. 


\begin{DoxyParams}{Parameters}
{\em addr} & the address to read \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
long the read value 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_a6b9732365b12e48ddb89fe1028b975b0}\label{a00020_a6b9732365b12e48ddb89fe1028b975b0}} 
\index{mcu.\+h@{mcu.\+h}!Memory\+Write32@{Memory\+Write32}}
\index{Memory\+Write32@{Memory\+Write32}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Memory\+Write32}{MemoryWrite32}}
{\footnotesize\ttfamily \#define Memory\+Write32(\begin{DoxyParamCaption}\item[{}]{addr,  }\item[{}]{val }\end{DoxyParamCaption})~$\ast$(volatile uint32\+\_\+t$\ast$)(addr)=(val)}



Write 32-\/bit data to a specific address. 


\begin{DoxyParams}{Parameters}
{\em addr} & the address to write \\
\hline
{\em val} & the value to be written \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_a29e413f6725b2ba32d165ffaa35b01e5}\label{a00020_a29e413f6725b2ba32d165ffaa35b01e5}} 
\index{mcu.\+h@{mcu.\+h}!O\+FF@{O\+FF}}
\index{O\+FF@{O\+FF}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{O\+FF}{OFF}}
{\footnotesize\ttfamily \#define O\+FF~0x0}

Keyword O\+FF. \mbox{\Hypertarget{a00020_ad76d1750a6cdeebd506bfcd6752554d2}\label{a00020_ad76d1750a6cdeebd506bfcd6752554d2}} 
\index{mcu.\+h@{mcu.\+h}!ON@{ON}}
\index{ON@{ON}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{ON}{ON}}
{\footnotesize\ttfamily \#define ON~0x1}

Keyword ON. \mbox{\Hypertarget{a00020_a61c6c3e2790298ca9bef424e17010ae5}\label{a00020_a61c6c3e2790298ca9bef424e17010ae5}} 
\index{mcu.\+h@{mcu.\+h}!P\+C\+\_\+\+L\+OC@{P\+C\+\_\+\+L\+OC}}
\index{P\+C\+\_\+\+L\+OC@{P\+C\+\_\+\+L\+OC}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{P\+C\+\_\+\+L\+OC}{PC\_LOC}}
{\footnotesize\ttfamily \#define P\+C\+\_\+\+L\+OC~(uint32\+\_\+t)0x01001\+F\+F8}

External register address. \mbox{\Hypertarget{a00020_abda90eda34a640b130f48a6ade23fe22}\label{a00020_abda90eda34a640b130f48a6ade23fe22}} 
\index{mcu.\+h@{mcu.\+h}!R\+A\+I\+S\+E\+\_\+\+T\+R\+I\+G\+G\+ER@{R\+A\+I\+S\+E\+\_\+\+T\+R\+I\+G\+G\+ER}}
\index{R\+A\+I\+S\+E\+\_\+\+T\+R\+I\+G\+G\+ER@{R\+A\+I\+S\+E\+\_\+\+T\+R\+I\+G\+G\+ER}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{R\+A\+I\+S\+E\+\_\+\+T\+R\+I\+G\+G\+ER}{RAISE\_TRIGGER}}
{\footnotesize\ttfamily \#define R\+A\+I\+S\+E\+\_\+\+T\+R\+I\+G\+G\+ER~0x1}

Keyword R\+A\+I\+S\+E\+\_\+\+T\+R\+I\+G\+G\+ER. \mbox{\Hypertarget{a00020_a5639ee9c54f77e12c49d79e44bfdf60f}\label{a00020_a5639ee9c54f77e12c49d79e44bfdf60f}} 
\index{mcu.\+h@{mcu.\+h}!R\+T\+C\+\_\+\+C\+L\+R\+\_\+\+R\+EG@{R\+T\+C\+\_\+\+C\+L\+R\+\_\+\+R\+EG}}
\index{R\+T\+C\+\_\+\+C\+L\+R\+\_\+\+R\+EG@{R\+T\+C\+\_\+\+C\+L\+R\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{R\+T\+C\+\_\+\+C\+L\+R\+\_\+\+R\+EG}{RTC\_CLR\_REG}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+C\+L\+R\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800f03}

External register address. \mbox{\Hypertarget{a00020_a327eb68b27f50c95ed803a79b7e86140}\label{a00020_a327eb68b27f50c95ed803a79b7e86140}} 
\index{mcu.\+h@{mcu.\+h}!R\+T\+C\+\_\+\+C\+T\+L\+\_\+\+R\+EG@{R\+T\+C\+\_\+\+C\+T\+L\+\_\+\+R\+EG}}
\index{R\+T\+C\+\_\+\+C\+T\+L\+\_\+\+R\+EG@{R\+T\+C\+\_\+\+C\+T\+L\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{R\+T\+C\+\_\+\+C\+T\+L\+\_\+\+R\+EG}{RTC\_CTL\_REG}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+C\+T\+L\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800f00}

External register address. \mbox{\Hypertarget{a00020_a8743011c78786509baa272db827d3a12}\label{a00020_a8743011c78786509baa272db827d3a12}} 
\index{mcu.\+h@{mcu.\+h}!R\+T\+C\+\_\+\+T\+I\+M\+E\+\_\+\+R\+EG@{R\+T\+C\+\_\+\+T\+I\+M\+E\+\_\+\+R\+EG}}
\index{R\+T\+C\+\_\+\+T\+I\+M\+E\+\_\+\+R\+EG@{R\+T\+C\+\_\+\+T\+I\+M\+E\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{R\+T\+C\+\_\+\+T\+I\+M\+E\+\_\+\+R\+EG}{RTC\_TIME\_REG}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+T\+I\+M\+E\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800f01}

External register address. \mbox{\Hypertarget{a00020_aa49afdb793572a5ee1bc9f2d92dc5c00}\label{a00020_aa49afdb793572a5ee1bc9f2d92dc5c00}} 
\index{mcu.\+h@{mcu.\+h}!S\+P\+I\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG@{S\+P\+I\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG}}
\index{S\+P\+I\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG@{S\+P\+I\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{S\+P\+I\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG}{SPI\_BUSY\_REG}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800d01}

External register address. \mbox{\Hypertarget{a00020_a511f9aae9095077d34f28a7c12a3173f}\label{a00020_a511f9aae9095077d34f28a7c12a3173f}} 
\index{mcu.\+h@{mcu.\+h}!S\+P\+I\+\_\+\+C\+T\+L\+\_\+\+R\+EG@{S\+P\+I\+\_\+\+C\+T\+L\+\_\+\+R\+EG}}
\index{S\+P\+I\+\_\+\+C\+T\+L\+\_\+\+R\+EG@{S\+P\+I\+\_\+\+C\+T\+L\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{S\+P\+I\+\_\+\+C\+T\+L\+\_\+\+R\+EG}{SPI\_CTL\_REG}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+C\+T\+L\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800d04}

External register address. \mbox{\Hypertarget{a00020_aaabb86836259b4d4e6583d3c5f55c8d1}\label{a00020_aaabb86836259b4d4e6583d3c5f55c8d1}} 
\index{mcu.\+h@{mcu.\+h}!S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG@{S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG}}
\index{S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG@{S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG}{SPI\_DATA\_RDY\_REG}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800d05}

External register address. \mbox{\Hypertarget{a00020_a248babd7289755884a7a2757cddf8d41}\label{a00020_a248babd7289755884a7a2757cddf8d41}} 
\index{mcu.\+h@{mcu.\+h}!S\+P\+I\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG@{S\+P\+I\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG}}
\index{S\+P\+I\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG@{S\+P\+I\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{S\+P\+I\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG}{SPI\_IRQ\_ACK\_REG}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800d03}

External register address. \mbox{\Hypertarget{a00020_a26215878d57c780dd386b9031ac9e959}\label{a00020_a26215878d57c780dd386b9031ac9e959}} 
\index{mcu.\+h@{mcu.\+h}!S\+P\+I\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG@{S\+P\+I\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}}
\index{S\+P\+I\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG@{S\+P\+I\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{S\+P\+I\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}{SPI\_READ\_REG}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800d00}

External register address. \mbox{\Hypertarget{a00020_a7fa9769ae86a7da40ab899f17cec83d2}\label{a00020_a7fa9769ae86a7da40ab899f17cec83d2}} 
\index{mcu.\+h@{mcu.\+h}!S\+P\+I\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG@{S\+P\+I\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG}}
\index{S\+P\+I\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG@{S\+P\+I\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{S\+P\+I\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG}{SPI\_WRITE\_REG}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800d02}

External register address. \mbox{\Hypertarget{a00020_ab34acec79daf4fcc12a662cde9e75df7}\label{a00020_ab34acec79daf4fcc12a662cde9e75df7}} 
\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}
\index{S\+Y\+S\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{S\+Y\+S\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}{SYS\_CTL0\_REG}}
{\footnotesize\ttfamily \#define S\+Y\+S\+\_\+\+C\+T\+L0\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800700}

External register address. \mbox{\Hypertarget{a00020_ae6a98a78f9ac0c75c18c7d4e2c62fdcb}\label{a00020_ae6a98a78f9ac0c75c18c7d4e2c62fdcb}} 
\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+C\+T\+L2\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+C\+T\+L2\+\_\+\+R\+EG}}
\index{S\+Y\+S\+\_\+\+C\+T\+L2\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+C\+T\+L2\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{S\+Y\+S\+\_\+\+C\+T\+L2\+\_\+\+R\+EG}{SYS\_CTL2\_REG}}
{\footnotesize\ttfamily \#define S\+Y\+S\+\_\+\+C\+T\+L2\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800702}

External register address. \mbox{\Hypertarget{a00020_a07fb188b7660d1b438f8c2cb8e57396f}\label{a00020_a07fb188b7660d1b438f8c2cb8e57396f}} 
\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+G\+D\+R\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+G\+D\+R\+\_\+\+R\+EG}}
\index{S\+Y\+S\+\_\+\+G\+D\+R\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+G\+D\+R\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{S\+Y\+S\+\_\+\+G\+D\+R\+\_\+\+R\+EG}{SYS\_GDR\_REG}}
{\footnotesize\ttfamily \#define S\+Y\+S\+\_\+\+G\+D\+R\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800703}

External register address. \mbox{\Hypertarget{a00020_ac12676fdbfbffb9d4114bb751b6d4f74}\label{a00020_ac12676fdbfbffb9d4114bb751b6d4f74}} 
\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+G\+P\+I\+O0\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+G\+P\+I\+O0\+\_\+\+R\+EG}}
\index{S\+Y\+S\+\_\+\+G\+P\+I\+O0\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+G\+P\+I\+O0\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{S\+Y\+S\+\_\+\+G\+P\+I\+O0\+\_\+\+R\+EG}{SYS\_GPIO0\_REG}}
{\footnotesize\ttfamily \#define S\+Y\+S\+\_\+\+G\+P\+I\+O0\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800705}

External register address. \mbox{\Hypertarget{a00020_a5bcff87fa505b928a78a15fb375a0e6f}\label{a00020_a5bcff87fa505b928a78a15fb375a0e6f}} 
\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+G\+P\+I\+O1\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+G\+P\+I\+O1\+\_\+\+R\+EG}}
\index{S\+Y\+S\+\_\+\+G\+P\+I\+O1\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+G\+P\+I\+O1\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{S\+Y\+S\+\_\+\+G\+P\+I\+O1\+\_\+\+R\+EG}{SYS\_GPIO1\_REG}}
{\footnotesize\ttfamily \#define S\+Y\+S\+\_\+\+G\+P\+I\+O1\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800706}

External register address. \mbox{\Hypertarget{a00020_a43d7770fdd59d1c008b789d8e9ae882b}\label{a00020_a43d7770fdd59d1c008b789d8e9ae882b}} 
\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG}}
\index{S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG}{SYS\_IOCTL\_REG}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800704}

External register address. \mbox{\Hypertarget{a00020_a43d7770fdd59d1c008b789d8e9ae882b}\label{a00020_a43d7770fdd59d1c008b789d8e9ae882b}} 
\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG}}
\index{S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG}{SYS\_IOCTL\_REG}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define S\+Y\+S\+\_\+\+I\+O\+C\+T\+L\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800704}

External register address. \mbox{\Hypertarget{a00020_ae3e6052bd0e6d9801c5380f2d8d94a17}\label{a00020_ae3e6052bd0e6d9801c5380f2d8d94a17}} 
\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+I\+R\+Q\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+I\+R\+Q\+\_\+\+R\+EG}}
\index{S\+Y\+S\+\_\+\+I\+R\+Q\+\_\+\+R\+EG@{S\+Y\+S\+\_\+\+I\+R\+Q\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{S\+Y\+S\+\_\+\+I\+R\+Q\+\_\+\+R\+EG}{SYS\_IRQ\_REG}}
{\footnotesize\ttfamily \#define S\+Y\+S\+\_\+\+I\+R\+Q\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800707}

External register address. \mbox{\Hypertarget{a00020_a02a329d71e5fe86e9a0a8513ea5e1630}\label{a00020_a02a329d71e5fe86e9a0a8513ea5e1630}} 
\index{mcu.\+h@{mcu.\+h}!T0\+\_\+\+C\+L\+K\+\_\+\+R\+EG@{T0\+\_\+\+C\+L\+K\+\_\+\+R\+EG}}
\index{T0\+\_\+\+C\+L\+K\+\_\+\+R\+EG@{T0\+\_\+\+C\+L\+K\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T0\+\_\+\+C\+L\+K\+\_\+\+R\+EG}{T0\_CLK\_REG}}
{\footnotesize\ttfamily \#define T0\+\_\+\+C\+L\+K\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800104}

External register address. \mbox{\Hypertarget{a00020_a99e5c85746f8520aa6bf8847162cddf5}\label{a00020_a99e5c85746f8520aa6bf8847162cddf5}} 
\index{mcu.\+h@{mcu.\+h}!T0\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG@{T0\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG}}
\index{T0\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG@{T0\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T0\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG}{T0\_CLRCNT\_REG}}
{\footnotesize\ttfamily \#define T0\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800105}

External register address. \mbox{\Hypertarget{a00020_aa44a1b05303c294e5a3a178a05b95c40}\label{a00020_aa44a1b05303c294e5a3a178a05b95c40}} 
\index{mcu.\+h@{mcu.\+h}!T0\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG@{T0\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG}}
\index{T0\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG@{T0\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T0\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG}{T0\_CLRIRQ\_REG}}
{\footnotesize\ttfamily \#define T0\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800103}

External register address. \mbox{\Hypertarget{a00020_ac94b0659ef32086a6752672082c0b3ed}\label{a00020_ac94b0659ef32086a6752672082c0b3ed}} 
\index{mcu.\+h@{mcu.\+h}!T0\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{T0\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}
\index{T0\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{T0\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T0\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}{T0\_CTL0\_REG}}
{\footnotesize\ttfamily \#define T0\+\_\+\+C\+T\+L0\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800100}

External register address. \mbox{\Hypertarget{a00020_a277152b8a3150eb5ae1201205e2778fb}\label{a00020_a277152b8a3150eb5ae1201205e2778fb}} 
\index{mcu.\+h@{mcu.\+h}!T0\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG@{T0\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}}
\index{T0\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG@{T0\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T0\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}{T0\_READ\_REG}}
{\footnotesize\ttfamily \#define T0\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800102}

External register address. \mbox{\Hypertarget{a00020_a857679d0d1c771053cac56dc76c38caa}\label{a00020_a857679d0d1c771053cac56dc76c38caa}} 
\index{mcu.\+h@{mcu.\+h}!T0\+\_\+\+R\+E\+F\+\_\+\+R\+EG@{T0\+\_\+\+R\+E\+F\+\_\+\+R\+EG}}
\index{T0\+\_\+\+R\+E\+F\+\_\+\+R\+EG@{T0\+\_\+\+R\+E\+F\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T0\+\_\+\+R\+E\+F\+\_\+\+R\+EG}{T0\_REF\_REG}}
{\footnotesize\ttfamily \#define T0\+\_\+\+R\+E\+F\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800101}

External register address. \mbox{\Hypertarget{a00020_a319b804c31cf3d17dad1df712b0e1a95}\label{a00020_a319b804c31cf3d17dad1df712b0e1a95}} 
\index{mcu.\+h@{mcu.\+h}!T1\+\_\+\+C\+L\+K\+\_\+\+R\+EG@{T1\+\_\+\+C\+L\+K\+\_\+\+R\+EG}}
\index{T1\+\_\+\+C\+L\+K\+\_\+\+R\+EG@{T1\+\_\+\+C\+L\+K\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T1\+\_\+\+C\+L\+K\+\_\+\+R\+EG}{T1\_CLK\_REG}}
{\footnotesize\ttfamily \#define T1\+\_\+\+C\+L\+K\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800204}

External register address. \mbox{\Hypertarget{a00020_abb2cbf74aac1b5551218b38332137dd9}\label{a00020_abb2cbf74aac1b5551218b38332137dd9}} 
\index{mcu.\+h@{mcu.\+h}!T1\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG@{T1\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG}}
\index{T1\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG@{T1\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T1\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG}{T1\_CLRCNT\_REG}}
{\footnotesize\ttfamily \#define T1\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800205}

External register address. \mbox{\Hypertarget{a00020_a282b05d93f0e94b950d13c1f567dc36d}\label{a00020_a282b05d93f0e94b950d13c1f567dc36d}} 
\index{mcu.\+h@{mcu.\+h}!T1\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG@{T1\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG}}
\index{T1\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG@{T1\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T1\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG}{T1\_CLRIRQ\_REG}}
{\footnotesize\ttfamily \#define T1\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800203}

External register address. \mbox{\Hypertarget{a00020_a55600694c3c73a1019f78d306f474fa1}\label{a00020_a55600694c3c73a1019f78d306f474fa1}} 
\index{mcu.\+h@{mcu.\+h}!T1\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{T1\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}
\index{T1\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{T1\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T1\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}{T1\_CTL0\_REG}}
{\footnotesize\ttfamily \#define T1\+\_\+\+C\+T\+L0\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800200}

External register address. \mbox{\Hypertarget{a00020_ac4d488d7f758fa9852def3acfef02dbe}\label{a00020_ac4d488d7f758fa9852def3acfef02dbe}} 
\index{mcu.\+h@{mcu.\+h}!T1\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG@{T1\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}}
\index{T1\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG@{T1\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T1\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}{T1\_READ\_REG}}
{\footnotesize\ttfamily \#define T1\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800202}

External register address. \mbox{\Hypertarget{a00020_ad17cf3aaa6ae5443a01b748050e708a1}\label{a00020_ad17cf3aaa6ae5443a01b748050e708a1}} 
\index{mcu.\+h@{mcu.\+h}!T1\+\_\+\+R\+E\+F\+\_\+\+R\+EG@{T1\+\_\+\+R\+E\+F\+\_\+\+R\+EG}}
\index{T1\+\_\+\+R\+E\+F\+\_\+\+R\+EG@{T1\+\_\+\+R\+E\+F\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T1\+\_\+\+R\+E\+F\+\_\+\+R\+EG}{T1\_REF\_REG}}
{\footnotesize\ttfamily \#define T1\+\_\+\+R\+E\+F\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800201}

External register address. \mbox{\Hypertarget{a00020_adaf93e89c438f05ea402aee531c0ac3b}\label{a00020_adaf93e89c438f05ea402aee531c0ac3b}} 
\index{mcu.\+h@{mcu.\+h}!T2\+\_\+\+C\+L\+K\+\_\+\+R\+EG@{T2\+\_\+\+C\+L\+K\+\_\+\+R\+EG}}
\index{T2\+\_\+\+C\+L\+K\+\_\+\+R\+EG@{T2\+\_\+\+C\+L\+K\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T2\+\_\+\+C\+L\+K\+\_\+\+R\+EG}{T2\_CLK\_REG}}
{\footnotesize\ttfamily \#define T2\+\_\+\+C\+L\+K\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800404}

External register address. \mbox{\Hypertarget{a00020_adbe130a3cc7c3109bab2ae344fcdcc11}\label{a00020_adbe130a3cc7c3109bab2ae344fcdcc11}} 
\index{mcu.\+h@{mcu.\+h}!T2\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG@{T2\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG}}
\index{T2\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG@{T2\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T2\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG}{T2\_CLRCNT\_REG}}
{\footnotesize\ttfamily \#define T2\+\_\+\+C\+L\+R\+C\+N\+T\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800405}

External register address. \mbox{\Hypertarget{a00020_aba8ec9cd37a1487a613cca0194e62f15}\label{a00020_aba8ec9cd37a1487a613cca0194e62f15}} 
\index{mcu.\+h@{mcu.\+h}!T2\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG@{T2\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG}}
\index{T2\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG@{T2\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T2\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG}{T2\_CLRIRQ\_REG}}
{\footnotesize\ttfamily \#define T2\+\_\+\+C\+L\+R\+I\+R\+Q\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800403}

External register address. \mbox{\Hypertarget{a00020_a5853553391e986211306d4f29ab31e47}\label{a00020_a5853553391e986211306d4f29ab31e47}} 
\index{mcu.\+h@{mcu.\+h}!T2\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{T2\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}
\index{T2\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{T2\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T2\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}{T2\_CTL0\_REG}}
{\footnotesize\ttfamily \#define T2\+\_\+\+C\+T\+L0\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800400}

External register address. \mbox{\Hypertarget{a00020_a186d446896bf8b88b2ee0da5b726c680}\label{a00020_a186d446896bf8b88b2ee0da5b726c680}} 
\index{mcu.\+h@{mcu.\+h}!T2\+\_\+\+P\+H\+A\+S\+E\+\_\+\+R\+EG@{T2\+\_\+\+P\+H\+A\+S\+E\+\_\+\+R\+EG}}
\index{T2\+\_\+\+P\+H\+A\+S\+E\+\_\+\+R\+EG@{T2\+\_\+\+P\+H\+A\+S\+E\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T2\+\_\+\+P\+H\+A\+S\+E\+\_\+\+R\+EG}{T2\_PHASE\_REG}}
{\footnotesize\ttfamily \#define T2\+\_\+\+P\+H\+A\+S\+E\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800406}

External register address. \mbox{\Hypertarget{a00020_ac9b4238c1829d1e3414db560a290e861}\label{a00020_ac9b4238c1829d1e3414db560a290e861}} 
\index{mcu.\+h@{mcu.\+h}!T2\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG@{T2\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}}
\index{T2\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG@{T2\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T2\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}{T2\_READ\_REG}}
{\footnotesize\ttfamily \#define T2\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800402}

External register address. \mbox{\Hypertarget{a00020_afc6a4a26e5276c1e4fe1b3fe26e70984}\label{a00020_afc6a4a26e5276c1e4fe1b3fe26e70984}} 
\index{mcu.\+h@{mcu.\+h}!T2\+\_\+\+R\+E\+F\+\_\+\+R\+EG@{T2\+\_\+\+R\+E\+F\+\_\+\+R\+EG}}
\index{T2\+\_\+\+R\+E\+F\+\_\+\+R\+EG@{T2\+\_\+\+R\+E\+F\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T2\+\_\+\+R\+E\+F\+\_\+\+R\+EG}{T2\_REF\_REG}}
{\footnotesize\ttfamily \#define T2\+\_\+\+R\+E\+F\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800401}

External register address. \mbox{\Hypertarget{a00020_af2047cbb251e0693548f017a0874efbf}\label{a00020_af2047cbb251e0693548f017a0874efbf}} 
\index{mcu.\+h@{mcu.\+h}!T4\+\_\+\+C\+L\+K0\+\_\+\+R\+EG@{T4\+\_\+\+C\+L\+K0\+\_\+\+R\+EG}}
\index{T4\+\_\+\+C\+L\+K0\+\_\+\+R\+EG@{T4\+\_\+\+C\+L\+K0\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T4\+\_\+\+C\+L\+K0\+\_\+\+R\+EG}{T4\_CLK0\_REG}}
{\footnotesize\ttfamily \#define T4\+\_\+\+C\+L\+K0\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800a02}

External register address. \mbox{\Hypertarget{a00020_a0cf35c2ea2894506f697dce7f06003a4}\label{a00020_a0cf35c2ea2894506f697dce7f06003a4}} 
\index{mcu.\+h@{mcu.\+h}!T4\+\_\+\+C\+L\+K1\+\_\+\+R\+EG@{T4\+\_\+\+C\+L\+K1\+\_\+\+R\+EG}}
\index{T4\+\_\+\+C\+L\+K1\+\_\+\+R\+EG@{T4\+\_\+\+C\+L\+K1\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T4\+\_\+\+C\+L\+K1\+\_\+\+R\+EG}{T4\_CLK1\_REG}}
{\footnotesize\ttfamily \#define T4\+\_\+\+C\+L\+K1\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800a04}

External register address. \mbox{\Hypertarget{a00020_a83136367fd85cd43cec90995ad0f51ef}\label{a00020_a83136367fd85cd43cec90995ad0f51ef}} 
\index{mcu.\+h@{mcu.\+h}!T4\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{T4\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}
\index{T4\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{T4\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T4\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}{T4\_CTL0\_REG}}
{\footnotesize\ttfamily \#define T4\+\_\+\+C\+T\+L0\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800a00}

External register address. \mbox{\Hypertarget{a00020_af1510d89e9870fc9e249f7daac1f97ac}\label{a00020_af1510d89e9870fc9e249f7daac1f97ac}} 
\index{mcu.\+h@{mcu.\+h}!T4\+\_\+\+R\+E\+F0\+\_\+\+R\+EG@{T4\+\_\+\+R\+E\+F0\+\_\+\+R\+EG}}
\index{T4\+\_\+\+R\+E\+F0\+\_\+\+R\+EG@{T4\+\_\+\+R\+E\+F0\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T4\+\_\+\+R\+E\+F0\+\_\+\+R\+EG}{T4\_REF0\_REG}}
{\footnotesize\ttfamily \#define T4\+\_\+\+R\+E\+F0\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800a01}

External register address. \mbox{\Hypertarget{a00020_a4bd6b4b65a316a149e4b017972a567f8}\label{a00020_a4bd6b4b65a316a149e4b017972a567f8}} 
\index{mcu.\+h@{mcu.\+h}!T4\+\_\+\+R\+E\+F1\+\_\+\+R\+EG@{T4\+\_\+\+R\+E\+F1\+\_\+\+R\+EG}}
\index{T4\+\_\+\+R\+E\+F1\+\_\+\+R\+EG@{T4\+\_\+\+R\+E\+F1\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{T4\+\_\+\+R\+E\+F1\+\_\+\+R\+EG}{T4\_REF1\_REG}}
{\footnotesize\ttfamily \#define T4\+\_\+\+R\+E\+F1\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800a03}

External register address. \mbox{\Hypertarget{a00020_aecff503e10f17b6f757c4ff394d29952}\label{a00020_aecff503e10f17b6f757c4ff394d29952}} 
\index{mcu.\+h@{mcu.\+h}!U\+A\+R\+T0\+\_\+\+B\+R\+P\+\_\+\+R\+EG@{U\+A\+R\+T0\+\_\+\+B\+R\+P\+\_\+\+R\+EG}}
\index{U\+A\+R\+T0\+\_\+\+B\+R\+P\+\_\+\+R\+EG@{U\+A\+R\+T0\+\_\+\+B\+R\+P\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+A\+R\+T0\+\_\+\+B\+R\+P\+\_\+\+R\+EG}{UART0\_BRP\_REG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+B\+R\+P\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800007}

External register address. \mbox{\Hypertarget{a00020_af8f66a832129380d8ea44cce8accb587}\label{a00020_af8f66a832129380d8ea44cce8accb587}} 
\index{mcu.\+h@{mcu.\+h}!U\+A\+R\+T0\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG@{U\+A\+R\+T0\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG}}
\index{U\+A\+R\+T0\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG@{U\+A\+R\+T0\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+A\+R\+T0\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG}{UART0\_BUSY\_REG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800001}

External register address. \mbox{\Hypertarget{a00020_ab711d24b07d5586bb08931f6267aad94}\label{a00020_ab711d24b07d5586bb08931f6267aad94}} 
\index{mcu.\+h@{mcu.\+h}!U\+A\+R\+T0\+\_\+\+C\+T\+L\+\_\+\+R\+EG@{U\+A\+R\+T0\+\_\+\+C\+T\+L\+\_\+\+R\+EG}}
\index{U\+A\+R\+T0\+\_\+\+C\+T\+L\+\_\+\+R\+EG@{U\+A\+R\+T0\+\_\+\+C\+T\+L\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+A\+R\+T0\+\_\+\+C\+T\+L\+\_\+\+R\+EG}{UART0\_CTL\_REG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+C\+T\+L\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800004}

External register address. \mbox{\Hypertarget{a00020_a63c2aa0987e94c838eba0927a9e5de9f}\label{a00020_a63c2aa0987e94c838eba0927a9e5de9f}} 
\index{mcu.\+h@{mcu.\+h}!U\+A\+R\+T0\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG@{U\+A\+R\+T0\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG}}
\index{U\+A\+R\+T0\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG@{U\+A\+R\+T0\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+A\+R\+T0\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG}{UART0\_DATA\_RDY\_REG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800005}

External register address. \mbox{\Hypertarget{a00020_a8801fa41beb04f47deb6cb5a793998bb}\label{a00020_a8801fa41beb04f47deb6cb5a793998bb}} 
\index{mcu.\+h@{mcu.\+h}!U\+A\+R\+T0\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG@{U\+A\+R\+T0\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG}}
\index{U\+A\+R\+T0\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG@{U\+A\+R\+T0\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+A\+R\+T0\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG}{UART0\_IRQ\_ACK\_REG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800003}

External register address. \mbox{\Hypertarget{a00020_a2c2372d12c94d965a27a40650761c7ab}\label{a00020_a2c2372d12c94d965a27a40650761c7ab}} 
\index{mcu.\+h@{mcu.\+h}!U\+A\+R\+T0\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG@{U\+A\+R\+T0\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG}}
\index{U\+A\+R\+T0\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG@{U\+A\+R\+T0\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+A\+R\+T0\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG}{UART0\_LIN\_BREAK\_REG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800006}

External register address. \mbox{\Hypertarget{a00020_adf0b77619bb23d8267f4b3545c41b203}\label{a00020_adf0b77619bb23d8267f4b3545c41b203}} 
\index{mcu.\+h@{mcu.\+h}!U\+A\+R\+T0\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG@{U\+A\+R\+T0\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}}
\index{U\+A\+R\+T0\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG@{U\+A\+R\+T0\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+A\+R\+T0\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}{UART0\_READ\_REG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800000}

External register address. \mbox{\Hypertarget{a00020_a0b8a3edd01fd0c46cdc91862119181c7}\label{a00020_a0b8a3edd01fd0c46cdc91862119181c7}} 
\index{mcu.\+h@{mcu.\+h}!U\+A\+R\+T0\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG@{U\+A\+R\+T0\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG}}
\index{U\+A\+R\+T0\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG@{U\+A\+R\+T0\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+A\+R\+T0\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG}{UART0\_WRITE\_REG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800002}

External register address. \mbox{\Hypertarget{a00020_aeda40eeecb45bc5e18bd6c8dcbfe3e30}\label{a00020_aeda40eeecb45bc5e18bd6c8dcbfe3e30}} 
\index{mcu.\+h@{mcu.\+h}!U\+A\+R\+T1\+\_\+\+B\+R\+P\+\_\+\+R\+EG@{U\+A\+R\+T1\+\_\+\+B\+R\+P\+\_\+\+R\+EG}}
\index{U\+A\+R\+T1\+\_\+\+B\+R\+P\+\_\+\+R\+EG@{U\+A\+R\+T1\+\_\+\+B\+R\+P\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+A\+R\+T1\+\_\+\+B\+R\+P\+\_\+\+R\+EG}{UART1\_BRP\_REG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T1\+\_\+\+B\+R\+P\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800807}

External register address. \mbox{\Hypertarget{a00020_aef385a4dd85d8e0016b8ac294b5c5267}\label{a00020_aef385a4dd85d8e0016b8ac294b5c5267}} 
\index{mcu.\+h@{mcu.\+h}!U\+A\+R\+T1\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG@{U\+A\+R\+T1\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG}}
\index{U\+A\+R\+T1\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG@{U\+A\+R\+T1\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+A\+R\+T1\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG}{UART1\_BUSY\_REG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T1\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800801}

External register address. \mbox{\Hypertarget{a00020_a4bbd538f18bab15e7779f61e434c9bdb}\label{a00020_a4bbd538f18bab15e7779f61e434c9bdb}} 
\index{mcu.\+h@{mcu.\+h}!U\+A\+R\+T1\+\_\+\+C\+T\+L\+\_\+\+R\+EG@{U\+A\+R\+T1\+\_\+\+C\+T\+L\+\_\+\+R\+EG}}
\index{U\+A\+R\+T1\+\_\+\+C\+T\+L\+\_\+\+R\+EG@{U\+A\+R\+T1\+\_\+\+C\+T\+L\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+A\+R\+T1\+\_\+\+C\+T\+L\+\_\+\+R\+EG}{UART1\_CTL\_REG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T1\+\_\+\+C\+T\+L\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800804}

External register address. \mbox{\Hypertarget{a00020_a4ce70f3649a8d269a8d5cfdf74a4d584}\label{a00020_a4ce70f3649a8d269a8d5cfdf74a4d584}} 
\index{mcu.\+h@{mcu.\+h}!U\+A\+R\+T1\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG@{U\+A\+R\+T1\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG}}
\index{U\+A\+R\+T1\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG@{U\+A\+R\+T1\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+A\+R\+T1\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG}{UART1\_DATA\_RDY\_REG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T1\+\_\+\+D\+A\+T\+A\+\_\+\+R\+D\+Y\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800805}

External register address. \mbox{\Hypertarget{a00020_a17b5102c9191361521865fe0aa862d5b}\label{a00020_a17b5102c9191361521865fe0aa862d5b}} 
\index{mcu.\+h@{mcu.\+h}!U\+A\+R\+T1\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG@{U\+A\+R\+T1\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG}}
\index{U\+A\+R\+T1\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG@{U\+A\+R\+T1\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+A\+R\+T1\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG}{UART1\_IRQ\_ACK\_REG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T1\+\_\+\+I\+R\+Q\+\_\+\+A\+C\+K\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800803}

External register address. \mbox{\Hypertarget{a00020_a6d54a0959e79da414b55c18c22811bf7}\label{a00020_a6d54a0959e79da414b55c18c22811bf7}} 
\index{mcu.\+h@{mcu.\+h}!U\+A\+R\+T1\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG@{U\+A\+R\+T1\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG}}
\index{U\+A\+R\+T1\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG@{U\+A\+R\+T1\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+A\+R\+T1\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG}{UART1\_LIN\_BREAK\_REG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T1\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800806}

External register address. \mbox{\Hypertarget{a00020_adb396c9307365d351769d5b390615613}\label{a00020_adb396c9307365d351769d5b390615613}} 
\index{mcu.\+h@{mcu.\+h}!U\+A\+R\+T1\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG@{U\+A\+R\+T1\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}}
\index{U\+A\+R\+T1\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG@{U\+A\+R\+T1\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+A\+R\+T1\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}{UART1\_READ\_REG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T1\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800800}

External register address. \mbox{\Hypertarget{a00020_abab8d51f93ef3757295e4cd8d970cd99}\label{a00020_abab8d51f93ef3757295e4cd8d970cd99}} 
\index{mcu.\+h@{mcu.\+h}!U\+A\+R\+T1\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG@{U\+A\+R\+T1\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG}}
\index{U\+A\+R\+T1\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG@{U\+A\+R\+T1\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+A\+R\+T1\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG}{UART1\_WRITE\_REG}}
{\footnotesize\ttfamily \#define U\+A\+R\+T1\+\_\+\+W\+R\+I\+T\+E\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800802}

External register address. \mbox{\Hypertarget{a00020_a4358ad34c2ebafd83f49cb8e73fed3d5}\label{a00020_a4358ad34c2ebafd83f49cb8e73fed3d5}} 
\index{mcu.\+h@{mcu.\+h}!U\+S\+E\+R\+\_\+\+I\+NT@{U\+S\+E\+R\+\_\+\+I\+NT}}
\index{U\+S\+E\+R\+\_\+\+I\+NT@{U\+S\+E\+R\+\_\+\+I\+NT}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{U\+S\+E\+R\+\_\+\+I\+NT}{USER\_INT}}
{\footnotesize\ttfamily \#define U\+S\+E\+R\+\_\+\+I\+NT~(uint32\+\_\+t)0x01001\+F\+FC}

External register address. \mbox{\Hypertarget{a00020_a2560b8d7465c0ee0112852677004099f}\label{a00020_a2560b8d7465c0ee0112852677004099f}} 
\index{mcu.\+h@{mcu.\+h}!W\+D\+T\+\_\+\+C\+L\+R\+\_\+\+R\+EG@{W\+D\+T\+\_\+\+C\+L\+R\+\_\+\+R\+EG}}
\index{W\+D\+T\+\_\+\+C\+L\+R\+\_\+\+R\+EG@{W\+D\+T\+\_\+\+C\+L\+R\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{W\+D\+T\+\_\+\+C\+L\+R\+\_\+\+R\+EG}{WDT\_CLR\_REG}}
{\footnotesize\ttfamily \#define W\+D\+T\+\_\+\+C\+L\+R\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800b03}

External register address. \mbox{\Hypertarget{a00020_a71148e54881898faf1a67c8210fb61b3}\label{a00020_a71148e54881898faf1a67c8210fb61b3}} 
\index{mcu.\+h@{mcu.\+h}!W\+D\+T\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{W\+D\+T\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}}
\index{W\+D\+T\+\_\+\+C\+T\+L0\+\_\+\+R\+EG@{W\+D\+T\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{W\+D\+T\+\_\+\+C\+T\+L0\+\_\+\+R\+EG}{WDT\_CTL0\_REG}}
{\footnotesize\ttfamily \#define W\+D\+T\+\_\+\+C\+T\+L0\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800b00}

External register address. \mbox{\Hypertarget{a00020_ab04902f3d750cf4826ded8350ad5adac}\label{a00020_ab04902f3d750cf4826ded8350ad5adac}} 
\index{mcu.\+h@{mcu.\+h}!W\+D\+T\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG@{W\+D\+T\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}}
\index{W\+D\+T\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG@{W\+D\+T\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{W\+D\+T\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG}{WDT\_READ\_REG}}
{\footnotesize\ttfamily \#define W\+D\+T\+\_\+\+R\+E\+A\+D\+\_\+\+R\+EG~(uint32\+\_\+t)0x1f800b02}

External register address. 

\subsubsection{Typedef Documentation}
\mbox{\Hypertarget{a00020_a3d987633d7a3ca10c14905a807b62eb1}\label{a00020_a3d987633d7a3ca10c14905a807b62eb1}} 
\index{mcu.\+h@{mcu.\+h}!Func\+Ptr@{Func\+Ptr}}
\index{Func\+Ptr@{Func\+Ptr}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Func\+Ptr}{FuncPtr}}
{\footnotesize\ttfamily typedef void($\ast$ Func\+Ptr) (void)}

Function pointer type (void)-\/$>$void definition. \mbox{\Hypertarget{a00020_a0891965816a5b721b07f7bebefaf7430}\label{a00020_a0891965816a5b721b07f7bebefaf7430}} 
\index{mcu.\+h@{mcu.\+h}!Func\+Ptr1@{Func\+Ptr1}}
\index{Func\+Ptr1@{Func\+Ptr1}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Func\+Ptr1}{FuncPtr1}}
{\footnotesize\ttfamily typedef void($\ast$ Func\+Ptr1) (uint32\+\_\+t)}

Function pointer type (uint32\+\_\+t)-\/$>$void definition. \mbox{\Hypertarget{a00020_a331a88eeefe11112bb8fe1b43dd777b8}\label{a00020_a331a88eeefe11112bb8fe1b43dd777b8}} 
\index{mcu.\+h@{mcu.\+h}!Func\+Ptr2@{Func\+Ptr2}}
\index{Func\+Ptr2@{Func\+Ptr2}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{Func\+Ptr2}{FuncPtr2}}
{\footnotesize\ttfamily typedef void($\ast$ Func\+Ptr2) (uint32\+\_\+t, uint32\+\_\+t)}

Function pointer type (uint32\+\_\+t, uint32\+\_\+t)-\/$>$void definition. 

\subsubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{a00020_ae3a2d501b8662e11b969fb4a5e195e5b}\label{a00020_ae3a2d501b8662e11b969fb4a5e195e5b}} 
\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+C\+LK@{S\+Y\+S\+\_\+\+C\+LK}}
\index{S\+Y\+S\+\_\+\+C\+LK@{S\+Y\+S\+\_\+\+C\+LK}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{S\+Y\+S\+\_\+\+C\+LK}{SYS\_CLK}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5b}{S\+Y\+S\+\_\+\+C\+LK}}}

Keyword for setting the system clock frequency. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+3M@{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+3M}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+C\+L\+K\+\_\+3M@{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+3M}}}\mbox{\Hypertarget{a00020_ae3a2d501b8662e11b969fb4a5e195e5baaac7754daa9ff2db35951f3539495122}\label{a00020_ae3a2d501b8662e11b969fb4a5e195e5baaac7754daa9ff2db35951f3539495122}} 
S\+Y\+S\+\_\+\+C\+L\+K\+\_\+3M&Set the system clock frequency at 3 M\+Hz. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+6M@{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+6M}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+C\+L\+K\+\_\+6M@{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+6M}}}\mbox{\Hypertarget{a00020_ae3a2d501b8662e11b969fb4a5e195e5bad1640aa8c46162a7551abca12293ef39}\label{a00020_ae3a2d501b8662e11b969fb4a5e195e5bad1640aa8c46162a7551abca12293ef39}} 
S\+Y\+S\+\_\+\+C\+L\+K\+\_\+6M&Set the system clock frequency at 6 M\+Hz. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+12M@{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+12M}!mcu.\+h@{mcu.\+h}}\index{mcu.\+h@{mcu.\+h}!S\+Y\+S\+\_\+\+C\+L\+K\+\_\+12M@{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+12M}}}\mbox{\Hypertarget{a00020_ae3a2d501b8662e11b969fb4a5e195e5ba6c646c9a1e4c38ef0af6d576eacfb401}\label{a00020_ae3a2d501b8662e11b969fb4a5e195e5ba6c646c9a1e4c38ef0af6d576eacfb401}} 
S\+Y\+S\+\_\+\+C\+L\+K\+\_\+12M&Set the system clock frequency at 12 M\+Hz. \\
\hline

\end{DoxyEnumFields}


\subsubsection{Function Documentation}
\mbox{\Hypertarget{a00020_aa106e3c9181a65a83156bda31f4f61e9}\label{a00020_aa106e3c9181a65a83156bda31f4f61e9}} 
\index{mcu.\+h@{mcu.\+h}!R\+T\+\_\+\+M\+C\+U\+\_\+\+Jump\+To@{R\+T\+\_\+\+M\+C\+U\+\_\+\+Jump\+To}}
\index{R\+T\+\_\+\+M\+C\+U\+\_\+\+Jump\+To@{R\+T\+\_\+\+M\+C\+U\+\_\+\+Jump\+To}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+M\+C\+U\+\_\+\+Jump\+To()}{RT\_MCU\_JumpTo()}}
{\footnotesize\ttfamily void R\+T\+\_\+\+M\+C\+U\+\_\+\+Jump\+To (\begin{DoxyParamCaption}\item[{unsigned long}]{address }\end{DoxyParamCaption})}



Jump to a specific address. 


\begin{DoxyParams}{Parameters}
{\em address} & the address to jump \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
When this function is used, returning to the position where this function is used is impossible. By using R\+T\+\_\+\+M\+C\+U\+\_\+\+Jump\+To, we can make a soft reset. For example, if the entrance address of the program is 0x10000000, it is\+: 
\begin{DoxyCode}
\mbox{\hyperlink{a00020_aa106e3c9181a65a83156bda31f4f61e9}{RT\_MCU\_JumpTo}}(0x10000000);
\end{DoxyCode}
 
\end{DoxyNote}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_a1e578ce669735935a1d505c0edf98221}\label{a00020_a1e578ce669735935a1d505c0edf98221}} 
\index{mcu.\+h@{mcu.\+h}!R\+T\+\_\+\+M\+C\+U\+\_\+\+Set\+System\+Clock@{R\+T\+\_\+\+M\+C\+U\+\_\+\+Set\+System\+Clock}}
\index{R\+T\+\_\+\+M\+C\+U\+\_\+\+Set\+System\+Clock@{R\+T\+\_\+\+M\+C\+U\+\_\+\+Set\+System\+Clock}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+M\+C\+U\+\_\+\+Set\+System\+Clock()}{RT\_MCU\_SetSystemClock()}}
{\footnotesize\ttfamily void R\+T\+\_\+\+M\+C\+U\+\_\+\+Set\+System\+Clock (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{mode }\end{DoxyParamCaption})}



Set the frequency of the system clock. 

\begin{DoxyNote}{Note}
This is used in U\+A\+RT to adjust the baudrate. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em mode} & The frequency of system clock to set. Optional value\+: \mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5baaac7754daa9ff2db35951f3539495122}{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+3M}}, \mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5bad1640aa8c46162a7551abca12293ef39}{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+6M}}, \mbox{\hyperlink{a00020_ae3a2d501b8662e11b969fb4a5e195e5ba6c646c9a1e4c38ef0af6d576eacfb401}{S\+Y\+S\+\_\+\+C\+L\+K\+\_\+12M}}. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
\mbox{\Hypertarget{a00020_ad514417aa2e5a5d061a5eabeceae20c6}\label{a00020_ad514417aa2e5a5d061a5eabeceae20c6}} 
\index{mcu.\+h@{mcu.\+h}!R\+T\+\_\+\+Sram\+\_\+\+Clear@{R\+T\+\_\+\+Sram\+\_\+\+Clear}}
\index{R\+T\+\_\+\+Sram\+\_\+\+Clear@{R\+T\+\_\+\+Sram\+\_\+\+Clear}!mcu.\+h@{mcu.\+h}}
\paragraph{\texorpdfstring{R\+T\+\_\+\+Sram\+\_\+\+Clear()}{RT\_Sram\_Clear()}}
{\footnotesize\ttfamily void R\+T\+\_\+\+Sram\+\_\+\+Clear (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



This function is to clear the former 7\+K-\/byte sram. 

\begin{DoxyWarning}{Warning}
To avoid possible influence on the stack, this function only clear the former 7K bytes. When it is in interrupt, this function is not recommended because some important data is stored in the sram for the later state recover from the interrupt. 
\end{DoxyWarning}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}
