0.6
2019.1
May 24 2019
14:51:52
/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sim_1/imports/new/n_k2ProcessorV1_0_sim.sv,1733819084,systemVerilog,,,,n_k2ProcessorV1_0_sim,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/2x1mux.sv,1733809709,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/addsub.sv,,mux2x1,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/addsub.sv,1733818057,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/alu.sv,,addsub,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/alu.sv,1733818706,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/core.sv,,alu,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/core.sv,1733819602,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/counter_n_bit.sv,,core,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/counter_n_bit.sv,1733818973,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/decoder.sv,,counter_n_bit,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/decoder.sv,1733818886,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/imem.sv,,decoder,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/imem.sv,1733809709,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/register.sv,,imem,,,,,,,,
/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sources_1/imports/k2-up-src/register.sv,1733817549,systemVerilog,,/home/cenema/Desktop/Xilinx_Projects/Exam2Debuggin_task3/Exam2Debuggin_task3.srcs/sim_1/imports/new/n_k2ProcessorV1_0_sim.sv,,register,,,,,,,,
