
*** Running vivado
    with args -log design_1_main_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_main_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_main_0_0.tcl -notrace
Command: synth_design -top design_1_main_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 470.023 ; gain = 104.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_main_0_0' [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ip/design_1_main_0_0/synth/design_1_main_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'main' [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/b388/sources_1/new/main.v:24]
INFO: [Synth 8-6157] synthesizing module 'housekeeping' [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/b388/sources_1/new/housekeeping.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:27288]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (1#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:27288]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30652]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (3#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30652]
INFO: [Synth 8-6155] done synthesizing module 'housekeeping' (4#1) [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/b388/sources_1/new/housekeeping.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3750]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (5#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3750]
INFO: [Synth 8-6155] done synthesizing module 'main' (6#1) [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/b388/sources_1/new/main.v:24]
INFO: [Synth 8-6155] done synthesizing module 'design_1_main_0_0' (7#1) [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ip/design_1_main_0_0/synth/design_1_main_0_0.v:57]
WARNING: [Synth 8-3331] design main has unconnected port field6[15]
WARNING: [Synth 8-3331] design main has unconnected port field6[14]
WARNING: [Synth 8-3331] design main has unconnected port field6[13]
WARNING: [Synth 8-3331] design main has unconnected port field6[12]
WARNING: [Synth 8-3331] design main has unconnected port field6[11]
WARNING: [Synth 8-3331] design main has unconnected port field6[10]
WARNING: [Synth 8-3331] design main has unconnected port field6[9]
WARNING: [Synth 8-3331] design main has unconnected port field6[8]
WARNING: [Synth 8-3331] design main has unconnected port field6[7]
WARNING: [Synth 8-3331] design main has unconnected port field6[6]
WARNING: [Synth 8-3331] design main has unconnected port field6[5]
WARNING: [Synth 8-3331] design main has unconnected port field6[4]
WARNING: [Synth 8-3331] design main has unconnected port field6[3]
WARNING: [Synth 8-3331] design main has unconnected port field6[2]
WARNING: [Synth 8-3331] design main has unconnected port field6[1]
WARNING: [Synth 8-3331] design main has unconnected port field6[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 519.621 ; gain = 154.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 519.621 ; gain = 154.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 519.621 ; gain = 154.215
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ip/design_1_main_0_0/constrs_1/new/pinout.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ip/design_1_main_0_0/constrs_1/new/pinout.xdc] for cell 'inst'
Parsing XDC File [C:/Users/HEP/Documents/universefactory/project/project.runs/design_1_main_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/HEP/Documents/universefactory/project/project.runs/design_1_main_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 836.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 836.336 ; gain = 470.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 836.336 ; gain = 470.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/HEP/Documents/universefactory/project/project.runs/design_1_main_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 836.336 ; gain = 470.930
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_out_hist" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "received_data" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 836.336 ; gain = 470.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              171 Bit    Registers := 1     
	              159 Bit    Registers := 1     
	              144 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    171 Bit        Muxes := 4     
	   2 Input    170 Bit        Muxes := 1     
	   7 Input    159 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              171 Bit    Registers := 1     
	              159 Bit    Registers := 1     
	              144 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    171 Bit        Muxes := 4     
	   2 Input    170 Bit        Muxes := 1     
	   7 Input    159 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "data_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "received_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design main has unconnected port field6[15]
WARNING: [Synth 8-3331] design main has unconnected port field6[14]
WARNING: [Synth 8-3331] design main has unconnected port field6[13]
WARNING: [Synth 8-3331] design main has unconnected port field6[12]
WARNING: [Synth 8-3331] design main has unconnected port field6[11]
WARNING: [Synth 8-3331] design main has unconnected port field6[10]
WARNING: [Synth 8-3331] design main has unconnected port field6[9]
WARNING: [Synth 8-3331] design main has unconnected port field6[8]
WARNING: [Synth 8-3331] design main has unconnected port field6[7]
WARNING: [Synth 8-3331] design main has unconnected port field6[6]
WARNING: [Synth 8-3331] design main has unconnected port field6[5]
WARNING: [Synth 8-3331] design main has unconnected port field6[4]
WARNING: [Synth 8-3331] design main has unconnected port field6[3]
WARNING: [Synth 8-3331] design main has unconnected port field6[2]
WARNING: [Synth 8-3331] design main has unconnected port field6[1]
WARNING: [Synth 8-3331] design main has unconnected port field6[0]
INFO: [Synth 8-3886] merging instance 'inst/data_size_reg[0]' (FDRE) to 'inst/data_size_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\data_size_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/data_size_reg[2]' (FDRE) to 'inst/data_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/received_data_reg[0]' (FDRE) to 'inst/received_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/received_data_reg[1]' (FDRE) to 'inst/received_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/received_data_reg[2]' (FDRE) to 'inst/received_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/received_data_reg[3]' (FDRE) to 'inst/received_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/received_data_reg[4]' (FDRE) to 'inst/received_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/received_data_reg[5]' (FDRE) to 'inst/received_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/received_data_reg[6]' (FDRE) to 'inst/received_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/received_data_reg[7]' (FDRE) to 'inst/received_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/received_data_reg[8]' (FDRE) to 'inst/received_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/received_data_reg[9]' (FDRE) to 'inst/received_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/received_data_reg[10]' (FDRE) to 'inst/received_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/received_data_reg[11]' (FDRE) to 'inst/received_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/received_data_reg[12]' (FDRE) to 'inst/received_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/received_data_reg[13]' (FDRE) to 'inst/received_data_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\received_data_reg[14] )
WARNING: [Synth 8-3332] Sequential element (data_size_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (received_data_reg[14]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 836.336 ; gain = 470.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 852.344 ; gain = 486.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 853.270 ; gain = 487.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 874.875 ; gain = 509.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 874.875 ; gain = 509.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 874.875 ; gain = 509.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 874.875 ; gain = 509.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 874.875 ; gain = 509.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 874.875 ; gain = 509.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 874.875 ; gain = 509.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |     1|
|3     |LUT2   |     8|
|4     |LUT3   |     9|
|5     |LUT4   |    17|
|6     |LUT5   |   201|
|7     |LUT6   |   172|
|8     |ODDR   |     1|
|9     |FDCE   |     2|
|10    |FDRE   |   485|
|11    |OBUFDS |     3|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-------------+------+
|      |Instance        |Module       |Cells |
+------+----------------+-------------+------+
|1     |top             |             |   900|
|2     |  inst          |main         |   900|
|3     |    housekeeper |housekeeping |     5|
+------+----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 874.875 ; gain = 509.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 874.875 ; gain = 192.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 874.875 ; gain = 509.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 875.684 ; gain = 522.680
INFO: [Common 17-1381] The checkpoint 'C:/Users/HEP/Documents/universefactory/project/project.runs/design_1_main_0_0_synth_1/design_1_main_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ip/design_1_main_0_0/design_1_main_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/HEP/Documents/universefactory/project/project.runs/design_1_main_0_0_synth_1/design_1_main_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_main_0_0_utilization_synth.rpt -pb design_1_main_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 875.684 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul 19 14:43:05 2018...
