---
layout: default
---

# Presentations

| Title| PDF Link |
| --- | ---- |
| Class Intro |  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/01_Class_intro.pdf) |
| Introduction to Embedded System Design |  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/11_Introduction_to_Embedded_System_Design.pdf) |
| Lab1 Intro |  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/11a_Lab1_Intro.pdf) |
| Zynq Architecture |  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/12_Zynq_Architecture.pdf) |
| Extending Embedded System into PL |  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/13_Extending_Embedded_System_into_PL.pdf) |
| Lab2 Intro |  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/13a_Lab2_Intro.pdf) |
| Creating and Adding Custom IP |  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/14_Creating_and_Adding_Custom_IP.pdf) |
| Lab3 Intro |  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/14a_Lab3_Intro.pdf) |
| Software Development Environment|  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/15_Software_Development_Environment.pdf) |
| Lab4 Intro |  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/15a_Lab4_Intro.pdf) |
| Software Development and Debug |  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/21_Software_Development_and_Debug.pdf) |
| Lab5 Intro |  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/21a_Lab5_Intro.pdf) |
| System Debugging |  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/22_System_Debugging.pdf) |
| Lab6 Intro |  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/22a_Lab6_Intro.pdf) |
| Low Latency High Bandwidth |  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/23_Low_Latency_High_Bandwidth.pdf) |
| Lab7 Intro |  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/23a_Lab7_Intro.pdf) |
| Lab8 Intro |  [![alt text](./pics/pdf.png)](https://gitenterprise.xilinx.com/joshual/xup_Embedded_System_Design_Flow/blob/main/slides/24a_Lab8_Intro.pdf) |

---------------------------------------
<p class="copyright">CopyrightÂ© 2022, Advanced Micro Devices, Inc.</p>
