-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity swp_freq_calcuation is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    state_dummy : IN STD_LOGIC_VECTOR (31 downto 0);
    i : IN STD_LOGIC_VECTOR (31 downto 0);
    v : IN STD_LOGIC_VECTOR (31 downto 0);
    V_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    V_r_ce0 : OUT STD_LOGIC;
    V_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    vmax : IN STD_LOGIC_VECTOR (31 downto 0);
    vmin : IN STD_LOGIC_VECTOR (31 downto 0);
    SIGMIN : IN STD_LOGIC_VECTOR (31 downto 0);
    fOSC : IN STD_LOGIC_VECTOR (31 downto 0);
    afcex_freq : IN STD_LOGIC_VECTOR (31 downto 0);
    swp_ofs : IN STD_LOGIC_VECTOR (31 downto 0);
    SIG1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    SIG1_ce0 : OUT STD_LOGIC;
    SIG1_we0 : OUT STD_LOGIC;
    SIG1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of swp_freq_calcuation is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "swp_freq_calcuation,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.614000,HLS_SYN_LAT=9,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=2,HLS_SYN_FF=294,HLS_SYN_LUT=2209,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (32 downto 0) := "000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (32 downto 0) := "000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (32 downto 0) := "000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (32 downto 0) := "000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (32 downto 0) := "000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (32 downto 0) := "000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (32 downto 0) := "000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (32 downto 0) := "000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (32 downto 0) := "000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (32 downto 0) := "001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (32 downto 0) := "010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (32 downto 0) := "100000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111101000";
    constant ap_const_lv11_1D : STD_LOGIC_VECTOR (10 downto 0) := "00000011101";
    constant ap_const_lv11_1C : STD_LOGIC_VECTOR (10 downto 0) := "00000011100";
    constant ap_const_lv11_1F : STD_LOGIC_VECTOR (10 downto 0) := "00000011111";
    constant ap_const_lv11_20 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv11_1E : STD_LOGIC_VECTOR (10 downto 0) := "00000011110";
    constant ap_const_lv11_1B : STD_LOGIC_VECTOR (10 downto 0) := "00000011011";
    constant ap_const_lv11_21 : STD_LOGIC_VECTOR (10 downto 0) := "00000100001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_408 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fu_354_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln23_reg_1404 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1433 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln23_1_fu_671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln31_reg_1445 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_1465 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln31_1_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln39_reg_1494 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_1_reg_1503 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_2_reg_1512 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln39_1_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln39_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal and_ln55_reg_1527 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_1541 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_2_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln55_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal icmp_ln76_reg_1571 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_1_reg_1581 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln76_2_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal and_ln85_reg_1602 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_2_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal and_ln93_reg_1614 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln93_1_reg_1623 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln93_2_fu_1052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal tmp_5_reg_1593 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1645 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1654 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_341_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln103_fu_1084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln119_2_fu_1114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln119_fu_1125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln103_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal and_ln137_reg_1688 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_1707 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln137_1_fu_1244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln137_fu_1250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_420 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal reg_424 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal icmp_ln23_fu_587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln21_fu_575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln23_fu_593_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln23_reg_1408 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln76_fu_620_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln76_reg_1421 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln74_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_fu_686_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln31_reg_1450 : STD_LOGIC_VECTOR (10 downto 0);
    signal swp_freq_fu_700_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln39_fu_746_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln39_reg_1477 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_444_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_fu_812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln48_reg_1536 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1556 : STD_LOGIC_VECTOR (0 downto 0);
    signal swp_freq_18_fu_904_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal swp_freq_5_fu_922_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal tmp_5_fu_966_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_reg_1597 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln93_fu_1026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal icmp_ln93_3_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln93_3_reg_1632 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln103_reg_1666 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln112_reg_1683 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln137_fu_1175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal swp_freq_12_fu_1190_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal swp_freq_6_fu_1213_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal select_ln146_1_fu_1284_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln146_1_reg_1722 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln153_fu_1301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal swp_freq_19_fu_1316_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_fu_511_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal swp_freq_17_reg_304 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln23_fu_603_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln76_fu_630_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln23_1_fu_640_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln31_fu_695_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln31_1_fu_710_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln39_fu_755_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln39_1_fu_760_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln39_2_fu_765_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln39_3_fu_775_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln55_fu_817_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln55_1_fu_839_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln76_1_fu_928_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln76_2_fu_933_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln85_fu_986_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln93_fu_1031_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln93_1_fu_1036_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln103_fu_1058_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln103_1_fu_1063_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln103_2_fu_1073_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_fu_1180_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln137_1_fu_1219_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln30_fu_677_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln38_fu_741_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln48_fu_830_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln64_fu_890_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln84_fu_991_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln130_fu_1139_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln112_fu_1156_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln146_fu_1275_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln155_fu_1307_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln102_fu_1322_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln92_fu_1327_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_354_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_404_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln21_1_fu_529_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_533_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_fu_525_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_517_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln21_fu_541_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_547_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln21_fu_555_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln21_fu_563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_1_fu_569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln23_fu_581_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln23_1_fu_597_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln74_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln76_fu_624_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln23_2_fu_635_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_4_fu_645_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln23_1_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln23_fu_665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln23_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln31_fu_689_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_428_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln31_1_fu_705_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_fu_715_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln31_fu_729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln31_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln39_fu_749_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_365_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_370_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln39_3_fu_770_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln39_4_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln39_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_7_fu_483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_798_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln55_fu_806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln48_fu_822_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_1_fu_826_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_844_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_1_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln55_1_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln64_fu_882_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln64_1_fu_886_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal swp_freq_16_fu_899_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln52_fu_911_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln48_1_fu_916_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_375_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_380_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln76_3_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln76_1_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln76_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln85_fu_956_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln85_fu_961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_996_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_1_fu_1010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln85_1_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln93_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln93_3_fu_1046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln93_1_fu_1041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln103_2_fu_1068_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln103_3_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_1_fu_1096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_3_fu_505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln119_1_fu_1108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln119_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_5_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln130_fu_1131_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln130_1_fu_1135_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln112_fu_1148_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln112_1_fu_1152_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln137_fu_1165_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln137_fu_1170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal swp_freq_11_fu_1185_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln116_fu_1197_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln112_1_fu_1202_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln112_fu_1208_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_1224_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln137_2_fu_1238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln137_fu_1232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln146_fu_1256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln146_fu_1267_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln146_1_fu_1271_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln150_fu_1262_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln153_fu_1291_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln153_fu_1295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln146_fu_1312_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (32 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    swp_freq_17_reg_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state28) and (((((ap_const_lv1_0 = and_ln137_1_fu_1244_p2) and (ap_const_lv1_1 = and_ln153_fu_1301_p2)) or ((or_ln137_fu_1250_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln153_fu_1301_p2))) or ((ap_const_lv1_1 = and_ln153_fu_1301_p2) and (tmp_15_reg_1707 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln137_reg_1688) and (ap_const_lv1_1 = and_ln153_fu_1301_p2))))) then 
                swp_freq_17_reg_304 <= grp_fu_354_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                swp_freq_17_reg_304 <= swp_freq_19_fu_1316_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                swp_freq_17_reg_304 <= swp_freq_12_fu_1190_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                swp_freq_17_reg_304 <= swp_freq_6_fu_1213_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                swp_freq_17_reg_304 <= grp_fu_511_p2;
            elsif ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln74_fu_614_p2 = ap_const_lv1_1) and (or_ln21_fu_575_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state28) and (((((ap_const_lv1_0 = and_ln153_fu_1301_p2) and (ap_const_lv1_0 = and_ln137_1_fu_1244_p2)) or ((ap_const_lv1_0 = and_ln153_fu_1301_p2) and (or_ln137_fu_1250_p2 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln153_fu_1301_p2) and (tmp_15_reg_1707 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln153_fu_1301_p2) and (ap_const_lv1_0 = and_ln137_reg_1688)))) or ((ap_const_logic_1 = ap_CS_fsm_state13) and ((ap_const_lv1_0 = and_ln55_reg_1527) or ((tmp_13_reg_1541 = ap_const_lv1_1) or ((or_ln55_fu_870_p2 = ap_const_lv1_0) or (ap_const_lv1_0 = and_ln55_2_fu_864_p2))))))) then 
                swp_freq_17_reg_304 <= ap_const_lv32_FFFFFFFF;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                swp_freq_17_reg_304 <= swp_freq_18_fu_904_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                swp_freq_17_reg_304 <= swp_freq_5_fu_922_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                swp_freq_17_reg_304 <= grp_fu_444_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                swp_freq_17_reg_304 <= swp_freq_fu_700_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state24) and ((tmp_5_reg_1593 = ap_const_lv1_1) or ((tmp_9_reg_1645 = ap_const_lv1_1) or ((tmp_10_reg_1654 = ap_const_lv1_1) or ((grp_fu_341_p3 = ap_const_lv1_1) or (((((ap_const_lv1_0 = and_ln119_2_fu_1114_p2) and (or_ln103_fu_1084_p2 = ap_const_lv1_0)) or ((or_ln119_fu_1125_p2 = ap_const_lv1_0) and (or_ln103_fu_1084_p2 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln103_fu_1078_p2) and (or_ln119_fu_1125_p2 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln103_fu_1078_p2) and (ap_const_lv1_0 = and_ln119_2_fu_1114_p2))))))))) then
                and_ln137_reg_1688 <= and_ln137_fu_1175_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and ((icmp_ln39_reg_1494 = ap_const_lv1_0) or ((icmp_ln39_1_reg_1503 = ap_const_lv1_0) or ((icmp_ln39_2_reg_1512 = ap_const_lv1_0) or ((or_ln39_fu_792_p2 = ap_const_lv1_0) or (ap_const_lv1_0 = and_ln39_1_fu_786_p2))))))) then
                and_ln55_reg_1527 <= and_ln55_fu_812_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) and ((icmp_ln76_reg_1571 = ap_const_lv1_0) or ((ap_const_lv1_0 = and_ln76_2_fu_950_p2) or (icmp_ln76_1_reg_1581 = ap_const_lv1_0))))) then
                and_ln85_reg_1602 <= and_ln85_fu_980_p2;
                tmp_5_reg_1593 <= reg_408(31 downto 31);
                xor_ln85_reg_1597 <= xor_ln85_fu_974_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and ((ap_const_lv1_0 = and_ln85_2_fu_1016_p2) or (ap_const_lv1_0 = and_ln85_reg_1602)))) then
                and_ln93_reg_1614 <= and_ln93_fu_1026_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state24) and (grp_fu_341_p3 = ap_const_lv1_0) and (tmp_10_reg_1654 = ap_const_lv1_0) and (tmp_9_reg_1645 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_0))) then
                icmp_ln103_reg_1666 <= grp_fu_461_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state24) and (grp_fu_341_p3 = ap_const_lv1_0) and (tmp_10_reg_1654 = ap_const_lv1_0) and (tmp_9_reg_1645 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln103_fu_1078_p2) and (or_ln103_fu_1084_p2 = ap_const_lv1_1))) then
                icmp_ln112_reg_1683 <= grp_fu_493_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln21_fu_575_p2 = ap_const_lv1_0))) then
                icmp_ln23_reg_1404 <= icmp_ln23_fu_587_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and ((icmp_ln23_reg_1404 = ap_const_lv1_0) or ((ap_const_lv1_0 = and_ln23_1_fu_671_p2) or (tmp_2_reg_1433 = ap_const_lv1_1))))) then
                icmp_ln31_reg_1445 <= icmp_ln31_fu_682_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                icmp_ln39_1_reg_1503 <= grp_fu_359_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                icmp_ln39_2_reg_1512 <= grp_fu_359_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                icmp_ln39_reg_1494 <= grp_fu_359_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (or_ln39_fu_792_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln39_1_fu_786_p2) and (icmp_ln39_2_reg_1512 = ap_const_lv1_1) and (icmp_ln39_1_reg_1503 = ap_const_lv1_1) and (icmp_ln39_reg_1494 = ap_const_lv1_1))) then
                icmp_ln48_reg_1536 <= grp_fu_493_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (tmp_13_reg_1541 = ap_const_lv1_0) and (or_ln55_fu_870_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln55_2_fu_864_p2) and (ap_const_lv1_1 = and_ln55_reg_1527))) then
                icmp_ln64_reg_1556 <= icmp_ln64_fu_876_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                icmp_ln76_1_reg_1581 <= grp_fu_359_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                icmp_ln76_reg_1571 <= grp_fu_359_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                icmp_ln93_1_reg_1623 <= grp_fu_359_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (grp_fu_359_p2 = ap_const_lv1_1))) then
                icmp_ln93_3_reg_1632 <= icmp_ln93_3_fu_390_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state2))) then
                reg_408 <= V_r_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state28) and (tmp_15_reg_1707 = ap_const_lv1_0) and (or_ln137_fu_1250_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln137_1_fu_1244_p2) and (ap_const_lv1_1 = and_ln137_reg_1688)) or ((ap_const_logic_1 = ap_CS_fsm_state24) and (((ap_const_lv1_0 = and_ln103_fu_1078_p2) and (grp_fu_341_p3 = ap_const_lv1_0) and (tmp_10_reg_1654 = ap_const_lv1_0) and (tmp_9_reg_1645 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_0) and (or_ln119_fu_1125_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln119_2_fu_1114_p2)) or ((or_ln103_fu_1084_p2 = ap_const_lv1_0) and (grp_fu_341_p3 = ap_const_lv1_0) and (tmp_10_reg_1654 = ap_const_lv1_0) and (tmp_9_reg_1645 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_0) and (or_ln119_fu_1125_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln119_2_fu_1114_p2)))) or ((ap_const_logic_1 = ap_CS_fsm_state24) and (grp_fu_341_p3 = ap_const_lv1_0) and (tmp_10_reg_1654 = ap_const_lv1_0) and (tmp_9_reg_1645 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln103_fu_1078_p2) and (or_ln103_fu_1084_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state21) and (ap_const_lv1_1 = and_ln93_2_fu_1052_p2) and (icmp_ln93_1_reg_1623 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln93_reg_1614)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_lv1_1 = and_ln85_2_fu_1016_p2) and (ap_const_lv1_1 = and_ln85_reg_1602)) or ((ap_const_logic_1 = ap_CS_fsm_state18) and (ap_const_lv1_1 = and_ln76_2_fu_950_p2) and (icmp_ln76_1_reg_1581 = ap_const_lv1_1) and (icmp_ln76_reg_1571 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (tmp_13_reg_1541 = ap_const_lv1_0) and (or_ln55_fu_870_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln55_2_fu_864_p2) and (ap_const_lv1_1 = and_ln55_reg_1527)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (or_ln39_fu_792_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln39_1_fu_786_p2) and (icmp_ln39_2_reg_1512 = ap_const_lv1_1) and (icmp_ln39_1_reg_1503 = ap_const_lv1_1) and (icmp_ln39_reg_1494 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_7_reg_1465 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln31_1_fu_735_p2) and (icmp_ln31_reg_1445 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_2_reg_1433 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_1_fu_671_p2) and (icmp_ln23_reg_1404 = ap_const_lv1_1)))) then
                reg_416 <= grp_fu_354_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9))) then
                reg_420 <= V_r_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state10))) then
                reg_424 <= V_r_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state28) and (tmp_15_reg_1707 = ap_const_lv1_0) and (or_ln137_fu_1250_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln137_1_fu_1244_p2) and (ap_const_lv1_1 = and_ln137_reg_1688))) then
                select_ln146_1_reg_1722 <= select_ln146_1_fu_1284_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                tmp_10_reg_1654 <= V_r_q0(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                tmp_13_reg_1541 <= V_r_q0(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                tmp_15_reg_1707 <= V_r_q0(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                tmp_2_reg_1433 <= V_r_q0(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                tmp_7_reg_1465 <= V_r_q0(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                tmp_9_reg_1645 <= V_r_q0(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln21_fu_575_p2 = ap_const_lv1_0) and (icmp_ln23_fu_587_p2 = ap_const_lv1_1))) then
                trunc_ln23_reg_1408 <= trunc_ln23_fu_593_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and ((((icmp_ln31_fu_682_p2 = ap_const_lv1_1) and (tmp_2_reg_1433 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln23_1_fu_671_p2) and (icmp_ln31_fu_682_p2 = ap_const_lv1_1))) or ((icmp_ln31_fu_682_p2 = ap_const_lv1_1) and (icmp_ln23_reg_1404 = ap_const_lv1_0))))) then
                trunc_ln31_reg_1450 <= trunc_ln31_fu_686_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and ((icmp_ln31_reg_1445 = ap_const_lv1_0) or ((ap_const_lv1_0 = and_ln31_1_fu_735_p2) or (tmp_7_reg_1465 = ap_const_lv1_1))))) then
                trunc_ln39_reg_1477 <= trunc_ln39_fu_746_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln74_fu_614_p2 = ap_const_lv1_0) and (or_ln21_fu_575_p2 = ap_const_lv1_1))) then
                trunc_ln76_reg_1421 <= trunc_ln76_fu_620_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state3, icmp_ln23_reg_1404, tmp_2_reg_1433, and_ln23_1_fu_671_p2, ap_CS_fsm_state6, icmp_ln31_reg_1445, tmp_7_reg_1465, and_ln31_1_fu_735_p2, ap_CS_fsm_state11, icmp_ln39_reg_1494, icmp_ln39_1_reg_1503, icmp_ln39_2_reg_1512, and_ln39_1_fu_786_p2, or_ln39_fu_792_p2, ap_CS_fsm_state13, and_ln55_reg_1527, tmp_13_reg_1541, and_ln55_2_fu_864_p2, or_ln55_fu_870_p2, ap_CS_fsm_state18, icmp_ln76_reg_1571, icmp_ln76_1_reg_1581, and_ln76_2_fu_950_p2, ap_CS_fsm_state19, and_ln85_reg_1602, and_ln85_2_fu_1016_p2, ap_CS_fsm_state21, and_ln93_reg_1614, icmp_ln93_1_reg_1623, and_ln93_2_fu_1052_p2, ap_CS_fsm_state24, tmp_5_reg_1593, tmp_9_reg_1645, tmp_10_reg_1654, grp_fu_341_p3, or_ln103_fu_1084_p2, and_ln119_2_fu_1114_p2, or_ln119_fu_1125_p2, and_ln103_fu_1078_p2, ap_CS_fsm_state28, and_ln137_reg_1688, tmp_15_reg_1707, and_ln137_1_fu_1244_p2, or_ln137_fu_1250_p2, ap_CS_fsm_state9, ap_CS_fsm_state22, icmp_ln23_fu_587_p2, or_ln21_fu_575_p2, or_ln74_fu_614_p2, icmp_ln31_fu_682_p2, grp_fu_359_p2, and_ln55_fu_812_p2, and_ln93_fu_1026_p2, and_ln137_fu_1175_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln74_fu_614_p2 = ap_const_lv1_1) and (or_ln21_fu_575_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln74_fu_614_p2 = ap_const_lv1_0) and (or_ln21_fu_575_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln21_fu_575_p2 = ap_const_lv1_0) and (icmp_ln23_fu_587_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln21_fu_575_p2 = ap_const_lv1_0) and (icmp_ln23_fu_587_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and ((((icmp_ln31_fu_682_p2 = ap_const_lv1_0) and (tmp_2_reg_1433 = ap_const_lv1_1)) or ((icmp_ln31_fu_682_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln23_1_fu_671_p2))) or ((icmp_ln31_fu_682_p2 = ap_const_lv1_0) and (icmp_ln23_reg_1404 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and ((((icmp_ln31_fu_682_p2 = ap_const_lv1_1) and (tmp_2_reg_1433 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln23_1_fu_671_p2) and (icmp_ln31_fu_682_p2 = ap_const_lv1_1))) or ((icmp_ln31_fu_682_p2 = ap_const_lv1_1) and (icmp_ln23_reg_1404 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and ((icmp_ln31_reg_1445 = ap_const_lv1_0) or ((ap_const_lv1_0 = and_ln31_1_fu_735_p2) or (tmp_7_reg_1465 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_fu_359_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_fu_359_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and ((((((ap_const_lv1_0 = and_ln55_fu_812_p2) and (ap_const_lv1_0 = and_ln39_1_fu_786_p2)) or ((ap_const_lv1_0 = and_ln55_fu_812_p2) and (or_ln39_fu_792_p2 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln55_fu_812_p2) and (icmp_ln39_2_reg_1512 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln55_fu_812_p2) and (icmp_ln39_1_reg_1503 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln55_fu_812_p2) and (icmp_ln39_reg_1494 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and ((((((ap_const_lv1_0 = and_ln39_1_fu_786_p2) and (ap_const_lv1_1 = and_ln55_fu_812_p2)) or ((or_ln39_fu_792_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln55_fu_812_p2))) or ((icmp_ln39_2_reg_1512 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln55_fu_812_p2))) or ((icmp_ln39_1_reg_1503 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln55_fu_812_p2))) or ((icmp_ln39_reg_1494 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln55_fu_812_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and ((ap_const_lv1_0 = and_ln55_reg_1527) or ((tmp_13_reg_1541 = ap_const_lv1_1) or ((or_ln55_fu_870_p2 = ap_const_lv1_0) or (ap_const_lv1_0 = and_ln55_2_fu_864_p2)))))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (grp_fu_359_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and ((icmp_ln76_reg_1571 = ap_const_lv1_0) or ((ap_const_lv1_0 = and_ln76_2_fu_950_p2) or (icmp_ln76_1_reg_1581 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (((ap_const_lv1_0 = and_ln93_fu_1026_p2) and (ap_const_lv1_0 = and_ln85_reg_1602)) or ((ap_const_lv1_0 = and_ln93_fu_1026_p2) and (ap_const_lv1_0 = and_ln85_2_fu_1016_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (((ap_const_lv1_0 = and_ln85_reg_1602) and (ap_const_lv1_1 = and_ln93_fu_1026_p2)) or ((ap_const_lv1_0 = and_ln85_2_fu_1016_p2) and (ap_const_lv1_1 = and_ln93_fu_1026_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state21) and ((((icmp_ln93_1_reg_1623 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln93_2_fu_1052_p2) and (tmp_5_reg_1593 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln93_reg_1614) and (tmp_5_reg_1593 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and ((((tmp_5_reg_1593 = ap_const_lv1_0) and (icmp_ln93_1_reg_1623 = ap_const_lv1_0)) or ((tmp_5_reg_1593 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln93_2_fu_1052_p2))) or ((tmp_5_reg_1593 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln93_reg_1614))))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state22 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state22) and (grp_fu_341_p3 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state24) and (((((((((ap_const_lv1_0 = and_ln137_fu_1175_p2) and (ap_const_lv1_0 = and_ln119_2_fu_1114_p2) and (or_ln103_fu_1084_p2 = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln137_fu_1175_p2) and (or_ln119_fu_1125_p2 = ap_const_lv1_0) and (or_ln103_fu_1084_p2 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln137_fu_1175_p2) and (ap_const_lv1_0 = and_ln103_fu_1078_p2) and (or_ln119_fu_1125_p2 = ap_const_lv1_0))) or ((ap_const_lv1_0 = and_ln137_fu_1175_p2) and (ap_const_lv1_0 = and_ln103_fu_1078_p2) and (ap_const_lv1_0 = and_ln119_2_fu_1114_p2))) or ((ap_const_lv1_0 = and_ln137_fu_1175_p2) and (grp_fu_341_p3 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln137_fu_1175_p2) and (tmp_10_reg_1654 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln137_fu_1175_p2) and (tmp_9_reg_1645 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln137_fu_1175_p2) and (tmp_5_reg_1593 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state24) and (((((((((ap_const_lv1_0 = and_ln119_2_fu_1114_p2) and (or_ln103_fu_1084_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln137_fu_1175_p2)) or ((or_ln119_fu_1125_p2 = ap_const_lv1_0) and (or_ln103_fu_1084_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln137_fu_1175_p2))) or ((ap_const_lv1_0 = and_ln103_fu_1078_p2) and (or_ln119_fu_1125_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln137_fu_1175_p2))) or ((ap_const_lv1_0 = and_ln103_fu_1078_p2) and (ap_const_lv1_0 = and_ln119_2_fu_1114_p2) and (ap_const_lv1_1 = and_ln137_fu_1175_p2))) or ((ap_const_lv1_1 = and_ln137_fu_1175_p2) and (grp_fu_341_p3 = ap_const_lv1_1))) or ((ap_const_lv1_1 = and_ln137_fu_1175_p2) and (tmp_10_reg_1654 = ap_const_lv1_1))) or ((ap_const_lv1_1 = and_ln137_fu_1175_p2) and (tmp_9_reg_1645 = ap_const_lv1_1))) or ((ap_const_lv1_1 = and_ln137_fu_1175_p2) and (tmp_5_reg_1593 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state24) and (((ap_const_lv1_0 = and_ln103_fu_1078_p2) and (grp_fu_341_p3 = ap_const_lv1_0) and (tmp_10_reg_1654 = ap_const_lv1_0) and (tmp_9_reg_1645 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_0) and (or_ln119_fu_1125_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln119_2_fu_1114_p2)) or ((or_ln103_fu_1084_p2 = ap_const_lv1_0) and (grp_fu_341_p3 = ap_const_lv1_0) and (tmp_10_reg_1654 = ap_const_lv1_0) and (tmp_9_reg_1645 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_0) and (or_ln119_fu_1125_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln119_2_fu_1114_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state28) and ((ap_const_lv1_0 = and_ln137_reg_1688) or ((tmp_15_reg_1707 = ap_const_lv1_1) or ((or_ln137_fu_1250_p2 = ap_const_lv1_0) or (ap_const_lv1_0 = and_ln137_1_fu_1244_p2)))))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    SIG1_address0 <= ap_const_lv64_0(10 - 1 downto 0);

    SIG1_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state18, ap_CS_fsm_state24, tmp_5_reg_1593, tmp_9_reg_1645, tmp_10_reg_1654, grp_fu_341_p3, or_ln103_fu_1084_p2, and_ln119_2_fu_1114_p2, or_ln119_fu_1125_p2, and_ln103_fu_1078_p2, ap_CS_fsm_state28, and_ln137_reg_1688, tmp_15_reg_1707, and_ln137_1_fu_1244_p2, or_ln137_fu_1250_p2, and_ln153_fu_1301_p2, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state28) and (((((ap_const_lv1_0 = and_ln137_1_fu_1244_p2) and (ap_const_lv1_1 = and_ln153_fu_1301_p2)) or ((or_ln137_fu_1250_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln153_fu_1301_p2))) or ((ap_const_lv1_1 = and_ln153_fu_1301_p2) and (tmp_15_reg_1707 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln137_reg_1688) and (ap_const_lv1_1 = and_ln153_fu_1301_p2)))) or ((ap_const_logic_1 = ap_CS_fsm_state28) and (tmp_15_reg_1707 = ap_const_lv1_0) and (or_ln137_fu_1250_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln137_1_fu_1244_p2) and (ap_const_lv1_1 = and_ln137_reg_1688)) or ((ap_const_logic_1 = ap_CS_fsm_state24) and (((ap_const_lv1_0 = and_ln103_fu_1078_p2) and (grp_fu_341_p3 = ap_const_lv1_0) and (tmp_10_reg_1654 = ap_const_lv1_0) and (tmp_9_reg_1645 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_0) and (or_ln119_fu_1125_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln119_2_fu_1114_p2)) or ((or_ln103_fu_1084_p2 = ap_const_lv1_0) and (grp_fu_341_p3 = ap_const_lv1_0) and (tmp_10_reg_1654 = ap_const_lv1_0) and (tmp_9_reg_1645 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_0) and (or_ln119_fu_1125_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln119_2_fu_1114_p2)))) or ((ap_const_logic_1 = ap_CS_fsm_state24) and (grp_fu_341_p3 = ap_const_lv1_0) and (tmp_10_reg_1654 = ap_const_lv1_0) and (tmp_9_reg_1645 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln103_fu_1078_p2) and (or_ln103_fu_1084_p2 = ap_const_lv1_1)))) then 
            SIG1_ce0 <= ap_const_logic_1;
        else 
            SIG1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SIG1_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state18, ap_CS_fsm_state24, tmp_5_reg_1593, tmp_9_reg_1645, tmp_10_reg_1654, grp_fu_341_p3, or_ln103_fu_1084_p2, and_ln119_2_fu_1114_p2, or_ln119_fu_1125_p2, and_ln103_fu_1078_p2, ap_CS_fsm_state28, and_ln137_reg_1688, tmp_15_reg_1707, and_ln137_1_fu_1244_p2, or_ln137_fu_1250_p2, and_ln153_fu_1301_p2, ap_CS_fsm_state30, ap_CS_fsm_state31, trunc_ln30_fu_677_p1, trunc_ln38_fu_741_p1, select_ln48_fu_830_p3, select_ln64_fu_890_p3, trunc_ln84_fu_991_p1, select_ln130_fu_1139_p3, select_ln112_fu_1156_p3, select_ln146_fu_1275_p3, trunc_ln155_fu_1307_p1, trunc_ln102_fu_1322_p1, trunc_ln92_fu_1327_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            SIG1_d0 <= trunc_ln92_fu_1327_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            SIG1_d0 <= trunc_ln102_fu_1322_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) and (((((ap_const_lv1_0 = and_ln137_1_fu_1244_p2) and (ap_const_lv1_1 = and_ln153_fu_1301_p2)) or ((or_ln137_fu_1250_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln153_fu_1301_p2))) or ((ap_const_lv1_1 = and_ln153_fu_1301_p2) and (tmp_15_reg_1707 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln137_reg_1688) and (ap_const_lv1_1 = and_ln153_fu_1301_p2))))) then 
            SIG1_d0 <= trunc_ln155_fu_1307_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) and (tmp_15_reg_1707 = ap_const_lv1_0) and (or_ln137_fu_1250_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln137_1_fu_1244_p2) and (ap_const_lv1_1 = and_ln137_reg_1688))) then 
            SIG1_d0 <= select_ln146_fu_1275_p3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) and (grp_fu_341_p3 = ap_const_lv1_0) and (tmp_10_reg_1654 = ap_const_lv1_0) and (tmp_9_reg_1645 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln103_fu_1078_p2) and (or_ln103_fu_1084_p2 = ap_const_lv1_1))) then 
            SIG1_d0 <= select_ln112_fu_1156_p3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) and (((ap_const_lv1_0 = and_ln103_fu_1078_p2) and (grp_fu_341_p3 = ap_const_lv1_0) and (tmp_10_reg_1654 = ap_const_lv1_0) and (tmp_9_reg_1645 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_0) and (or_ln119_fu_1125_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln119_2_fu_1114_p2)) or ((or_ln103_fu_1084_p2 = ap_const_lv1_0) and (grp_fu_341_p3 = ap_const_lv1_0) and (tmp_10_reg_1654 = ap_const_lv1_0) and (tmp_9_reg_1645 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_0) and (or_ln119_fu_1125_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln119_2_fu_1114_p2))))) then 
            SIG1_d0 <= select_ln130_fu_1139_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SIG1_d0 <= trunc_ln84_fu_991_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            SIG1_d0 <= select_ln64_fu_890_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            SIG1_d0 <= select_ln48_fu_830_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            SIG1_d0 <= trunc_ln38_fu_741_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            SIG1_d0 <= trunc_ln30_fu_677_p1;
        else 
            SIG1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    SIG1_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln23_reg_1404, tmp_2_reg_1433, and_ln23_1_fu_671_p2, ap_CS_fsm_state6, icmp_ln31_reg_1445, tmp_7_reg_1465, and_ln31_1_fu_735_p2, ap_CS_fsm_state11, icmp_ln39_reg_1494, icmp_ln39_1_reg_1503, icmp_ln39_2_reg_1512, and_ln39_1_fu_786_p2, or_ln39_fu_792_p2, ap_CS_fsm_state13, and_ln55_reg_1527, tmp_13_reg_1541, and_ln55_2_fu_864_p2, or_ln55_fu_870_p2, ap_CS_fsm_state18, icmp_ln76_reg_1571, icmp_ln76_1_reg_1581, and_ln76_2_fu_950_p2, ap_CS_fsm_state24, tmp_5_reg_1593, tmp_9_reg_1645, tmp_10_reg_1654, grp_fu_341_p3, or_ln103_fu_1084_p2, and_ln119_2_fu_1114_p2, or_ln119_fu_1125_p2, and_ln103_fu_1078_p2, ap_CS_fsm_state28, and_ln137_reg_1688, tmp_15_reg_1707, and_ln137_1_fu_1244_p2, or_ln137_fu_1250_p2, and_ln153_fu_1301_p2, ap_CS_fsm_state30, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or ((ap_const_logic_1 = ap_CS_fsm_state28) and (((((ap_const_lv1_0 = and_ln137_1_fu_1244_p2) and (ap_const_lv1_1 = and_ln153_fu_1301_p2)) or ((or_ln137_fu_1250_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln153_fu_1301_p2))) or ((ap_const_lv1_1 = and_ln153_fu_1301_p2) and (tmp_15_reg_1707 = ap_const_lv1_1))) or ((ap_const_lv1_0 = and_ln137_reg_1688) and (ap_const_lv1_1 = and_ln153_fu_1301_p2)))) or ((ap_const_logic_1 = ap_CS_fsm_state28) and (tmp_15_reg_1707 = ap_const_lv1_0) and (or_ln137_fu_1250_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln137_1_fu_1244_p2) and (ap_const_lv1_1 = and_ln137_reg_1688)) or ((ap_const_logic_1 = ap_CS_fsm_state24) and (((ap_const_lv1_0 = and_ln103_fu_1078_p2) and (grp_fu_341_p3 = ap_const_lv1_0) and (tmp_10_reg_1654 = ap_const_lv1_0) and (tmp_9_reg_1645 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_0) and (or_ln119_fu_1125_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln119_2_fu_1114_p2)) or ((or_ln103_fu_1084_p2 = ap_const_lv1_0) and (grp_fu_341_p3 = ap_const_lv1_0) and (tmp_10_reg_1654 = ap_const_lv1_0) and (tmp_9_reg_1645 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_0) and (or_ln119_fu_1125_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln119_2_fu_1114_p2)))) or ((ap_const_logic_1 = ap_CS_fsm_state24) and (grp_fu_341_p3 = ap_const_lv1_0) and (tmp_10_reg_1654 = ap_const_lv1_0) and (tmp_9_reg_1645 = ap_const_lv1_0) and (tmp_5_reg_1593 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln103_fu_1078_p2) and (or_ln103_fu_1084_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state18) and (ap_const_lv1_1 = and_ln76_2_fu_950_p2) and (icmp_ln76_1_reg_1581 = ap_const_lv1_1) and (icmp_ln76_reg_1571 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (tmp_13_reg_1541 = ap_const_lv1_0) and (or_ln55_fu_870_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln55_2_fu_864_p2) and (ap_const_lv1_1 = and_ln55_reg_1527)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (or_ln39_fu_792_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln39_1_fu_786_p2) and (icmp_ln39_2_reg_1512 = ap_const_lv1_1) and (icmp_ln39_1_reg_1503 = ap_const_lv1_1) and (icmp_ln39_reg_1494 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_7_reg_1465 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln31_1_fu_735_p2) and (icmp_ln31_reg_1445 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_2_reg_1433 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln23_1_fu_671_p2) and (icmp_ln23_reg_1404 = ap_const_lv1_1)))) then 
            SIG1_we0 <= ap_const_logic_1;
        else 
            SIG1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    V_r_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state24, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state17, ap_CS_fsm_state22, ap_CS_fsm_state27, ap_CS_fsm_state10, ap_CS_fsm_state23, icmp_ln23_fu_587_p2, or_ln21_fu_575_p2, or_ln74_fu_614_p2, ap_CS_fsm_state20, sext_ln23_fu_603_p1, sext_ln76_fu_630_p1, sext_ln23_1_fu_640_p1, sext_ln31_fu_695_p1, sext_ln31_1_fu_710_p1, sext_ln39_fu_755_p1, sext_ln39_1_fu_760_p1, sext_ln39_2_fu_765_p1, sext_ln39_3_fu_775_p1, sext_ln55_fu_817_p1, sext_ln55_1_fu_839_p1, sext_ln76_1_fu_928_p1, sext_ln76_2_fu_933_p1, sext_ln85_fu_986_p1, sext_ln93_fu_1031_p1, sext_ln93_1_fu_1036_p1, sext_ln103_fu_1058_p1, sext_ln103_1_fu_1063_p1, sext_ln103_2_fu_1073_p1, sext_ln137_fu_1180_p1, sext_ln137_1_fu_1219_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            V_r_address0 <= sext_ln137_1_fu_1219_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            V_r_address0 <= sext_ln137_fu_1180_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            V_r_address0 <= sext_ln103_2_fu_1073_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            V_r_address0 <= sext_ln103_1_fu_1063_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            V_r_address0 <= sext_ln103_fu_1058_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            V_r_address0 <= sext_ln93_1_fu_1036_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            V_r_address0 <= sext_ln93_fu_1031_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            V_r_address0 <= sext_ln85_fu_986_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            V_r_address0 <= sext_ln76_2_fu_933_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            V_r_address0 <= sext_ln76_1_fu_928_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            V_r_address0 <= sext_ln55_1_fu_839_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            V_r_address0 <= sext_ln55_fu_817_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            V_r_address0 <= sext_ln39_3_fu_775_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            V_r_address0 <= sext_ln39_2_fu_765_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            V_r_address0 <= sext_ln39_1_fu_760_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            V_r_address0 <= sext_ln39_fu_755_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            V_r_address0 <= sext_ln31_1_fu_710_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            V_r_address0 <= sext_ln31_fu_695_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            V_r_address0 <= sext_ln23_1_fu_640_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln74_fu_614_p2 = ap_const_lv1_0) and (or_ln21_fu_575_p2 = ap_const_lv1_1))) then 
            V_r_address0 <= sext_ln76_fu_630_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln21_fu_575_p2 = ap_const_lv1_0) and (icmp_ln23_fu_587_p2 = ap_const_lv1_1))) then 
            V_r_address0 <= sext_ln23_fu_603_p1(10 - 1 downto 0);
        else 
            V_r_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    V_r_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8, ap_CS_fsm_state16, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state24, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state17, ap_CS_fsm_state22, ap_CS_fsm_state27, ap_CS_fsm_state10, ap_CS_fsm_state23, icmp_ln23_fu_587_p2, or_ln21_fu_575_p2, or_ln74_fu_614_p2, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln74_fu_614_p2 = ap_const_lv1_0) and (or_ln21_fu_575_p2 = ap_const_lv1_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (or_ln21_fu_575_p2 = ap_const_lv1_0) and (icmp_ln23_fu_587_p2 = ap_const_lv1_1)))) then 
            V_r_ce0 <= ap_const_logic_1;
        else 
            V_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln103_2_fu_1068_p2 <= std_logic_vector(unsigned(trunc_ln76_reg_1421) + unsigned(ap_const_lv11_21));
    add_ln112_fu_1208_p2 <= std_logic_vector(unsigned(afcex_freq) + unsigned(select_ln112_1_fu_1202_p3));
    add_ln137_fu_1165_p2 <= std_logic_vector(unsigned(v) + unsigned(ap_const_lv32_2));
    add_ln146_fu_1312_p2 <= std_logic_vector(unsigned(afcex_freq) + unsigned(select_ln146_1_reg_1722));
    add_ln23_1_fu_597_p2 <= std_logic_vector(unsigned(ap_const_lv11_1E) + unsigned(trunc_ln23_fu_593_p1));
    add_ln23_2_fu_635_p2 <= std_logic_vector(unsigned(trunc_ln23_reg_1408) + unsigned(ap_const_lv11_1D));
    add_ln23_fu_581_p2 <= std_logic_vector(unsigned(v) + unsigned(ap_const_lv32_FFFFFFFF));
    add_ln31_1_fu_705_p2 <= std_logic_vector(unsigned(trunc_ln31_reg_1450) + unsigned(ap_const_lv11_1D));
    add_ln31_fu_689_p2 <= std_logic_vector(unsigned(ap_const_lv11_1E) + unsigned(trunc_ln31_fu_686_p1));
    add_ln39_3_fu_770_p2 <= std_logic_vector(unsigned(trunc_ln39_reg_1477) + unsigned(ap_const_lv11_1B));
    add_ln39_fu_749_p2 <= std_logic_vector(unsigned(ap_const_lv11_1E) + unsigned(trunc_ln39_fu_746_p1));
    add_ln76_fu_624_p2 <= std_logic_vector(unsigned(ap_const_lv11_1E) + unsigned(trunc_ln76_fu_620_p1));
    add_ln85_fu_956_p2 <= std_logic_vector(unsigned(v) + unsigned(ap_const_lv32_1));
    and_ln103_fu_1078_p2 <= (grp_fu_467_p2 and grp_fu_461_p2);
    and_ln119_1_fu_1108_p2 <= (icmp_ln119_3_fu_505_p2 and grp_fu_395_p2);
    and_ln119_2_fu_1114_p2 <= (and_ln119_fu_1102_p2 and and_ln119_1_fu_1108_p2);
    and_ln119_fu_1102_p2 <= (icmp_ln119_fu_1090_p2 and icmp_ln119_1_fu_1096_p2);
    and_ln137_1_fu_1244_p2 <= (xor_ln137_fu_1232_p2 and and_ln137_2_fu_1238_p2);
    and_ln137_2_fu_1238_p2 <= (grp_fu_461_p2 and grp_fu_385_p2);
    and_ln137_fu_1175_p2 <= (xor_ln85_reg_1597 and icmp_ln137_fu_1170_p2);
    and_ln153_fu_1301_p2 <= (icmp_ln153_fu_1295_p2 and grp_fu_400_p2);
    and_ln23_1_fu_671_p2 <= (xor_ln23_fu_653_p2 and and_ln23_fu_665_p2);
    and_ln23_fu_665_p2 <= (icmp_ln23_1_fu_659_p2 and grp_fu_349_p2);
    and_ln31_1_fu_735_p2 <= (xor_ln31_fu_723_p2 and and_ln31_fu_729_p2);
    and_ln31_fu_729_p2 <= (grp_fu_439_p2 and grp_fu_433_p2);
    and_ln39_1_fu_786_p2 <= (grp_fu_359_p2 and and_ln39_fu_780_p2);
    and_ln39_fu_780_p2 <= (icmp_ln39_4_fu_449_p2 and grp_fu_467_p2);
    and_ln55_1_fu_858_p2 <= (grp_fu_499_p2 and grp_fu_433_p2);
    and_ln55_2_fu_864_p2 <= (xor_ln55_1_fu_852_p2 and and_ln55_1_fu_858_p2);
    and_ln55_fu_812_p2 <= (xor_ln55_fu_806_p2 and icmp_ln31_reg_1445);
    and_ln76_1_fu_944_p2 <= (grp_fu_499_p2 and grp_fu_478_p2);
    and_ln76_2_fu_950_p2 <= (and_ln76_fu_938_p2 and and_ln76_1_fu_944_p2);
    and_ln76_fu_938_p2 <= (icmp_ln76_3_fu_455_p2 and grp_fu_359_p2);
    and_ln85_1_fu_1010_p2 <= (grp_fu_385_p2 and grp_fu_349_p2);
    and_ln85_2_fu_1016_p2 <= (xor_ln85_1_fu_1004_p2 and and_ln85_1_fu_1010_p2);
    and_ln85_fu_980_p2 <= (xor_ln85_fu_974_p2 and icmp_ln85_fu_961_p2);
    and_ln93_1_fu_1041_p2 <= (icmp_ln93_3_reg_1632 and grp_fu_359_p2);
    and_ln93_2_fu_1052_p2 <= (and_ln93_3_fu_1046_p2 and and_ln93_1_fu_1041_p2);
    and_ln93_3_fu_1046_p2 <= (grp_fu_400_p2 and grp_fu_395_p2);
    and_ln93_fu_1026_p2 <= (icmp_ln93_fu_1022_p2 and icmp_ln76_reg_1571);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= swp_freq_17_reg_304;
    grp_fu_341_p3 <= V_r_q0(31 downto 31);
    grp_fu_349_p2 <= "1" when (signed(V_r_q0) > signed(SIGMIN)) else "0";
    grp_fu_354_p1 <= fOSC;
    grp_fu_354_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv32_3E8) * signed(grp_fu_354_p1))), 32));
    grp_fu_359_p2 <= "1" when (signed(V_r_q0) > signed(ap_const_lv32_0)) else "0";
    grp_fu_365_p2 <= std_logic_vector(unsigned(trunc_ln39_reg_1477) + unsigned(ap_const_lv11_1D));
    grp_fu_370_p2 <= std_logic_vector(unsigned(trunc_ln39_reg_1477) + unsigned(ap_const_lv11_1C));
    grp_fu_375_p2 <= std_logic_vector(unsigned(trunc_ln76_reg_1421) + unsigned(ap_const_lv11_1F));
    grp_fu_380_p2 <= std_logic_vector(unsigned(trunc_ln76_reg_1421) + unsigned(ap_const_lv11_20));
    grp_fu_385_p2 <= "1" when (signed(V_r_q0) > signed(reg_408)) else "0";
    grp_fu_395_p2 <= "1" when (signed(reg_408) > signed(V_r_q0)) else "0";
    grp_fu_400_p2 <= "1" when (signed(reg_408) > signed(SIGMIN)) else "0";
    grp_fu_404_p2 <= std_logic_vector(unsigned(afcex_freq) + unsigned(swp_ofs));
    grp_fu_428_p2 <= std_logic_vector(unsigned(afcex_freq) + unsigned(reg_416));
    grp_fu_433_p2 <= "1" when (signed(reg_408) > signed(V_r_q0)) else "0";
    grp_fu_439_p2 <= "1" when (signed(reg_408) > signed(SIGMIN)) else "0";
    grp_fu_444_p2 <= std_logic_vector(unsigned(afcex_freq) + unsigned(reg_416));
    grp_fu_461_p2 <= "1" when (signed(reg_420) > signed(reg_408)) else "0";
    grp_fu_467_p2 <= "1" when (signed(reg_424) > signed(V_r_q0)) else "0";
    grp_fu_473_p2 <= "1" when (signed(reg_420) > signed(SIGMIN)) else "0";
    grp_fu_478_p2 <= "1" when (signed(reg_420) > signed(SIGMIN)) else "0";
    grp_fu_493_p2 <= "1" when (signed(reg_420) < signed(reg_424)) else "0";
    grp_fu_499_p2 <= "1" when (signed(reg_420) > signed(V_r_q0)) else "0";
    grp_fu_511_p2 <= std_logic_vector(unsigned(grp_fu_404_p2) + unsigned(reg_416));
    icmp_ln103_3_fu_488_p2 <= "1" when (signed(reg_424) > signed(SIGMIN)) else "0";
    icmp_ln119_1_fu_1096_p2 <= "1" when (signed(reg_420) > signed(reg_424)) else "0";
    icmp_ln119_3_fu_505_p2 <= "1" when (signed(reg_420) > signed(V_r_q0)) else "0";
    icmp_ln119_5_fu_1120_p2 <= "1" when (signed(reg_420) > signed(SIGMIN)) else "0";
    icmp_ln119_fu_1090_p2 <= "1" when (signed(reg_408) > signed(reg_424)) else "0";
    icmp_ln137_fu_1170_p2 <= "1" when (add_ln137_fu_1165_p2 = vmin) else "0";
    icmp_ln146_fu_1256_p2 <= "1" when (signed(reg_420) < signed(V_r_q0)) else "0";
    icmp_ln153_fu_1295_p2 <= "1" when (or_ln153_fu_1291_p2 = ap_const_lv32_0) else "0";
    icmp_ln21_1_fu_569_p2 <= "1" when (signed(v) > signed(vmax)) else "0";
    icmp_ln21_fu_563_p2 <= "0" when (select_ln21_fu_555_p3 = ap_const_lv2_1) else "1";
    icmp_ln23_1_fu_659_p2 <= "1" when (signed(V_r_q0) > signed(reg_408)) else "0";
    icmp_ln23_fu_587_p2 <= "1" when (add_ln23_fu_581_p2 = vmin) else "0";
    icmp_ln31_fu_682_p2 <= "1" when (v = vmax) else "0";
    icmp_ln39_4_fu_449_p2 <= "1" when (signed(reg_420) > signed(reg_408)) else "0";
    icmp_ln39_7_fu_483_p2 <= "1" when (signed(reg_424) > signed(SIGMIN)) else "0";
    icmp_ln64_fu_876_p2 <= "1" when (signed(reg_408) < signed(reg_420)) else "0";
    icmp_ln74_fu_608_p2 <= "1" when (signed(v) < signed(vmin)) else "0";
    icmp_ln76_3_fu_455_p2 <= "1" when (signed(reg_420) > signed(reg_408)) else "0";
    icmp_ln85_fu_961_p2 <= "1" when (add_ln85_fu_956_p2 = vmax) else "0";
    icmp_ln93_3_fu_390_p2 <= "1" when (signed(reg_408) > signed(V_r_q0)) else "0";
    icmp_ln93_fu_1022_p2 <= "1" when (v = vmin) else "0";
    or_ln103_fu_1084_p2 <= (icmp_ln103_3_fu_488_p2 or grp_fu_478_p2);
    or_ln119_fu_1125_p2 <= (icmp_ln119_5_fu_1120_p2 or grp_fu_400_p2);
    or_ln137_fu_1250_p2 <= (grp_fu_478_p2 or grp_fu_349_p2);
    or_ln153_fu_1291_p2 <= (vmin or vmax);
    or_ln21_fu_575_p2 <= (icmp_ln21_fu_563_p2 or icmp_ln21_1_fu_569_p2);
    or_ln39_fu_792_p2 <= (icmp_ln39_7_fu_483_p2 or grp_fu_473_p2);
    or_ln55_fu_870_p2 <= (grp_fu_473_p2 or grp_fu_439_p2);
    or_ln74_fu_614_p2 <= (trunc_ln21_fu_525_p1 or icmp_ln74_fu_608_p2);
    select_ln112_1_fu_1202_p3 <= 
        shl_ln116_fu_1197_p2 when (icmp_ln112_reg_1683(0) = '1') else 
        swp_ofs;
    select_ln112_fu_1156_p3 <= 
        trunc_ln112_fu_1148_p1 when (grp_fu_493_p2(0) = '1') else 
        trunc_ln112_1_fu_1152_p1;
    select_ln130_fu_1139_p3 <= 
        trunc_ln130_fu_1131_p1 when (grp_fu_461_p2(0) = '1') else 
        trunc_ln130_1_fu_1135_p1;
    select_ln146_1_fu_1284_p3 <= 
        shl_ln150_fu_1262_p2 when (icmp_ln146_fu_1256_p2(0) = '1') else 
        swp_ofs;
    select_ln146_fu_1275_p3 <= 
        trunc_ln146_fu_1267_p1 when (icmp_ln146_fu_1256_p2(0) = '1') else 
        trunc_ln146_1_fu_1271_p1;
    select_ln21_fu_555_p3 <= 
        sub_ln21_fu_541_p2 when (tmp_fu_517_p3(0) = '1') else 
        tmp_3_fu_547_p3;
    select_ln48_1_fu_916_p3 <= 
        shl_ln52_fu_911_p2 when (icmp_ln48_reg_1536(0) = '1') else 
        swp_ofs;
    select_ln48_fu_830_p3 <= 
        trunc_ln48_fu_822_p1 when (grp_fu_493_p2(0) = '1') else 
        trunc_ln48_1_fu_826_p1;
    select_ln64_fu_890_p3 <= 
        trunc_ln64_fu_882_p1 when (icmp_ln64_fu_876_p2(0) = '1') else 
        trunc_ln64_1_fu_886_p1;
        sext_ln103_1_fu_1063_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_380_p2),64));

        sext_ln103_2_fu_1073_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln103_2_fu_1068_p2),64));

        sext_ln103_fu_1058_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_375_p2),64));

        sext_ln137_1_fu_1219_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_380_p2),64));

        sext_ln137_fu_1180_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_375_p2),64));

        sext_ln23_1_fu_640_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln23_2_fu_635_p2),64));

        sext_ln23_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln23_1_fu_597_p2),64));

        sext_ln31_1_fu_710_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln31_1_fu_705_p2),64));

        sext_ln31_fu_695_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln31_fu_689_p2),64));

        sext_ln39_1_fu_760_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_365_p2),64));

        sext_ln39_2_fu_765_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_370_p2),64));

        sext_ln39_3_fu_775_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln39_3_fu_770_p2),64));

        sext_ln39_fu_755_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln39_fu_749_p2),64));

        sext_ln55_1_fu_839_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_370_p2),64));

        sext_ln55_fu_817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_365_p2),64));

        sext_ln76_1_fu_928_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_375_p2),64));

        sext_ln76_2_fu_933_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_380_p2),64));

        sext_ln76_fu_630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln76_fu_624_p2),64));

        sext_ln85_fu_986_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_375_p2),64));

        sext_ln93_1_fu_1036_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_380_p2),64));

        sext_ln93_fu_1031_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_375_p2),64));

    shl_ln116_fu_1197_p2 <= std_logic_vector(shift_left(unsigned(swp_ofs),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln150_fu_1262_p2 <= std_logic_vector(shift_left(unsigned(swp_ofs),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln52_fu_911_p2 <= std_logic_vector(shift_left(unsigned(swp_ofs),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    sub_ln21_fu_541_p2 <= std_logic_vector(unsigned(ap_const_lv2_0) - unsigned(tmp_1_fu_533_p3));
    swp_freq_11_fu_1185_p2 <= std_logic_vector(unsigned(swp_ofs) + unsigned(grp_fu_444_p2));
    swp_freq_12_fu_1190_p3 <= 
        swp_freq_11_fu_1185_p2 when (icmp_ln103_reg_1666(0) = '1') else 
        grp_fu_444_p2;
    swp_freq_16_fu_899_p2 <= std_logic_vector(unsigned(grp_fu_444_p2) - unsigned(swp_ofs));
    swp_freq_18_fu_904_p3 <= 
        swp_freq_16_fu_899_p2 when (icmp_ln64_reg_1556(0) = '1') else 
        grp_fu_444_p2;
    swp_freq_19_fu_1316_p2 <= std_logic_vector(unsigned(reg_416) + unsigned(add_ln146_fu_1312_p2));
    swp_freq_5_fu_922_p2 <= std_logic_vector(unsigned(grp_fu_428_p2) - unsigned(select_ln48_1_fu_916_p3));
    swp_freq_6_fu_1213_p2 <= std_logic_vector(unsigned(add_ln112_fu_1208_p2) + unsigned(reg_416));
    swp_freq_fu_700_p2 <= std_logic_vector(unsigned(grp_fu_428_p2) - unsigned(swp_ofs));
    tmp_12_fu_798_p3 <= reg_408(31 downto 31);
    tmp_14_fu_844_p3 <= V_r_q0(31 downto 31);
    tmp_16_fu_1224_p3 <= V_r_q0(31 downto 31);
    tmp_1_fu_533_p3 <= (ap_const_lv1_0 & trunc_ln21_1_fu_529_p1);
    tmp_3_fu_547_p3 <= (ap_const_lv1_0 & trunc_ln21_fu_525_p1);
    tmp_4_fu_645_p3 <= V_r_q0(31 downto 31);
    tmp_5_fu_966_p3 <= reg_408(31 downto 31);
    tmp_6_fu_996_p3 <= V_r_q0(31 downto 31);
    tmp_8_fu_715_p3 <= V_r_q0(31 downto 31);
    tmp_fu_517_p3 <= i(31 downto 31);
    trunc_ln102_fu_1322_p1 <= reg_408(8 - 1 downto 0);
    trunc_ln112_1_fu_1152_p1 <= reg_420(8 - 1 downto 0);
    trunc_ln112_fu_1148_p1 <= reg_424(8 - 1 downto 0);
    trunc_ln130_1_fu_1135_p1 <= reg_408(8 - 1 downto 0);
    trunc_ln130_fu_1131_p1 <= reg_420(8 - 1 downto 0);
    trunc_ln146_1_fu_1271_p1 <= reg_420(8 - 1 downto 0);
    trunc_ln146_fu_1267_p1 <= V_r_q0(8 - 1 downto 0);
    trunc_ln155_fu_1307_p1 <= reg_408(8 - 1 downto 0);
    trunc_ln21_1_fu_529_p1 <= i(1 - 1 downto 0);
    trunc_ln21_fu_525_p1 <= i(1 - 1 downto 0);
    trunc_ln23_fu_593_p1 <= v(11 - 1 downto 0);
    trunc_ln30_fu_677_p1 <= V_r_q0(8 - 1 downto 0);
    trunc_ln31_fu_686_p1 <= vmax(11 - 1 downto 0);
    trunc_ln38_fu_741_p1 <= reg_408(8 - 1 downto 0);
    trunc_ln39_fu_746_p1 <= v(11 - 1 downto 0);
    trunc_ln48_1_fu_826_p1 <= reg_420(8 - 1 downto 0);
    trunc_ln48_fu_822_p1 <= reg_424(8 - 1 downto 0);
    trunc_ln64_1_fu_886_p1 <= reg_408(8 - 1 downto 0);
    trunc_ln64_fu_882_p1 <= reg_420(8 - 1 downto 0);
    trunc_ln76_fu_620_p1 <= v(11 - 1 downto 0);
    trunc_ln84_fu_991_p1 <= reg_420(8 - 1 downto 0);
    trunc_ln92_fu_1327_p1 <= reg_408(8 - 1 downto 0);
    xor_ln137_fu_1232_p2 <= (tmp_16_fu_1224_p3 xor ap_const_lv1_1);
    xor_ln23_fu_653_p2 <= (tmp_4_fu_645_p3 xor ap_const_lv1_1);
    xor_ln31_fu_723_p2 <= (tmp_8_fu_715_p3 xor ap_const_lv1_1);
    xor_ln55_1_fu_852_p2 <= (tmp_14_fu_844_p3 xor ap_const_lv1_1);
    xor_ln55_fu_806_p2 <= (tmp_12_fu_798_p3 xor ap_const_lv1_1);
    xor_ln85_1_fu_1004_p2 <= (tmp_6_fu_996_p3 xor ap_const_lv1_1);
    xor_ln85_fu_974_p2 <= (tmp_5_fu_966_p3 xor ap_const_lv1_1);
end behav;
