verilog xil_defaultlib -i "../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" --include "C:/AMDDesignTools/2025.2/Vivado/data/xilinx_vip/include" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/9a25/hdl" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/f0b6/hdl/verilog" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/00fe/hdl/verilog" \
"../../../bd/mb_block/ip/mb_block_processing_system7_0_3/sim/mb_block_processing_system7_0_3.v" \
"../../../bd/mb_block/ipshared/0346/hdl/umeboshi_slave_lite_v1_0_axi_synth_engine.v" \
"../../../bd/mb_block/ipshared/0346/hdl/umeboshi.v" \
"../../../bd/mb_block/ip/mb_block_umeboshi_0_2/sim/mb_block_umeboshi_0_2.v" \

sv xil_defaultlib -i "../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" --include "C:/AMDDesignTools/2025.2/Vivado/data/xilinx_vip/include" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/9a25/hdl" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/f0b6/hdl/verilog" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/00fe/hdl/verilog" \
"../../../bd/mb_block/ip/mb_block_axi_smc_2/bd_0/ip/ip_2/sim/bd_d80c_s00mmu_0.sv" \
"../../../bd/mb_block/ip/mb_block_axi_smc_2/bd_0/ip/ip_3/sim/bd_d80c_s00tr_0.sv" \
"../../../bd/mb_block/ip/mb_block_axi_smc_2/bd_0/ip/ip_4/sim/bd_d80c_s00sic_0.sv" \
"../../../bd/mb_block/ip/mb_block_axi_smc_2/bd_0/ip/ip_5/sim/bd_d80c_s00a2s_0.sv" \
"../../../bd/mb_block/ip/mb_block_axi_smc_2/bd_0/ip/ip_6/sim/bd_d80c_sarn_0.sv" \
"../../../bd/mb_block/ip/mb_block_axi_smc_2/bd_0/ip/ip_7/sim/bd_d80c_srn_0.sv" \
"../../../bd/mb_block/ip/mb_block_axi_smc_2/bd_0/ip/ip_8/sim/bd_d80c_sawn_0.sv" \
"../../../bd/mb_block/ip/mb_block_axi_smc_2/bd_0/ip/ip_9/sim/bd_d80c_swn_0.sv" \
"../../../bd/mb_block/ip/mb_block_axi_smc_2/bd_0/ip/ip_10/sim/bd_d80c_sbn_0.sv" \
"../../../bd/mb_block/ip/mb_block_axi_smc_2/bd_0/ip/ip_11/sim/bd_d80c_m00s2a_0.sv" \
"../../../bd/mb_block/ip/mb_block_axi_smc_2/bd_0/ip/ip_12/sim/bd_d80c_m00e_0.sv" \

verilog xil_defaultlib -i "../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" --include "C:/AMDDesignTools/2025.2/Vivado/data/xilinx_vip/include" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/9a25/hdl" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/f0b6/hdl/verilog" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/00fe/hdl/verilog" \
"../../../bd/mb_block/ip/mb_block_axi_smc_2/bd_0/sim/bd_d80c.v" \

sv xil_defaultlib -i "../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" --include "C:/AMDDesignTools/2025.2/Vivado/data/xilinx_vip/include" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/9a25/hdl" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/f0b6/hdl/verilog" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/00fe/hdl/verilog" \
"../../../bd/mb_block/ip/mb_block_axi_smc_2/sim/mb_block_axi_smc_2.sv" \

verilog xil_defaultlib -i "../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" --include "C:/AMDDesignTools/2025.2/Vivado/data/xilinx_vip/include" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/9a25/hdl" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/f0b6/hdl/verilog" --include "../../../../Takuan.gen/sources_1/bd/mb_block/ipshared/00fe/hdl/verilog" \
"../../../bd/mb_block/sim/mb_block.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
