;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @-19, <76
	SPL 0, <-52
	ADD 210, 30
	SUB #270, <1
	SUB @-108, -16
	SUB <0, @2
	ADD 610, 30
	ADD 610, 30
	SUB <0, @2
	SUB <0, @2
	DJN -1, @-20
	ADD 210, 30
	SUB @-127, 100
	SLT 32, @10
	SUB <0, @2
	JMZ @198, -720
	JMZ 198, -700
	CMP -702, -12
	SPL 0, <-52
	SUB -108, -64
	SUB <0, @2
	ADD #130, 9
	DJN -207, @-120
	ADD 610, 30
	SUB @121, 103
	DJN @198, -700
	SUB #3, <-1
	ADD 610, 30
	ADD 210, 30
	SPL 0, <-52
	SUB #3, <-1
	SUB #3, <-1
	CMP 20, @12
	JMZ 198, -700
	MOV #198, -700
	JMZ 198, -700
	ADD 980, @3
	MOV -1, <-20
	SPL 0, <-52
	MOV -1, <-20
	SPL 0, <-52
	SPL 0, <-52
	MOV #-4, <-520
	MOV #-4, <-520
	CMP -207, <-120
	MOV -1, <-20
