module clk_generator(
    input       clk_i,      
    output  reg clk_core,   
    output      clk_bus     
    );
    assign clk_bus = clk_i;
    initial begin
        clk_core <= 1'b0;
    end
    always @(posedge clk_i ) begin
        clk_core <= !clk_core;
    end
endmodule