Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Murad/Desktop/Disparity_Map_VHDL/DisparityMap/DispMap_tb_isim_beh.exe -prj C:/Users/Murad/Desktop/Disparity_Map_VHDL/DisparityMap/DispMap_tb_beh.prj work.DispMap_tb 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Murad/Desktop/Disparity_Map_VHDL/DisparityMap/ipcore_dir/BufferLine.vhd" into library work
Parsing VHDL file "C:/Users/Murad/Desktop/Disparity_Map_VHDL/DisparityMap/DispMap.vhd" into library work
Parsing VHDL file "C:/Users/Murad/Desktop/Disparity_Map_VHDL/DisparityMap/DispMap_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_textio
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_ss [\fifo_generator_v9_3_bhv_ss(10,8...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(1,0,10...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(1,0,10,"Bla...]
Compiling architecture bufferline_a of entity BufferLine [bufferline_default]
Compiling architecture behavioral of entity DispMap [dispmap_default]
Compiling architecture behavior of entity dispmap_tb
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable C:/Users/Murad/Desktop/Disparity_Map_VHDL/DisparityMap/DispMap_tb_isim_beh.exe
Fuse Memory Usage: 40080 KB
Fuse CPU Usage: 1015 ms
