

================================================================
== Vitis HLS Report for 'ChenIDct_1'
================================================================
* Date:           Tue Jun 18 12:24:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.581 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      333|      333|  1.665 us|  1.665 us|  333|  333|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20  |ChenIDct_1_Pipeline_VITIS_LOOP_178_1  |       75|       75|  0.375 us|  0.375 us|   75|   75|       no|
        |grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30  |ChenIDct_1_Pipeline_VITIS_LOOP_249_2  |      122|      122|  0.610 us|  0.610 us|  122|  122|       no|
        |grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37  |ChenIDct_1_Pipeline_VITIS_LOOP_312_3  |      131|      131|  0.655 us|  0.655 us|  131|  131|       no|
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %y" [benchmarks/chstone/jpeg/src/jpeg_decode.c:169]   --->   Operation 7 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_178_1, i32 %QuantBuff, i10 %y_read, i32 %IDCTBuff" [benchmarks/chstone/jpeg/src/jpeg_decode.c:169]   --->   Operation 8 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_178_1, i32 %QuantBuff, i10 %y_read, i32 %IDCTBuff" [benchmarks/chstone/jpeg/src/jpeg_decode.c:169]   --->   Operation 9 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 10 [2/2] (2.23ns)   --->   "%call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_249_2, i10 %y_read, i32 %IDCTBuff" [benchmarks/chstone/jpeg/src/jpeg_decode.c:169]   --->   Operation 10 'call' 'call_ln169' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_249_2, i10 %y_read, i32 %IDCTBuff" [benchmarks/chstone/jpeg/src/jpeg_decode.c:169]   --->   Operation 11 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_312_3, i10 %y_read, i32 %IDCTBuff" [benchmarks/chstone/jpeg/src/jpeg_decode.c:169]   --->   Operation 12 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_312_3, i10 %y_read, i32 %IDCTBuff" [benchmarks/chstone/jpeg/src/jpeg_decode.c:169]   --->   Operation 13 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln314 = ret" [benchmarks/chstone/jpeg/src/jpeg_decode.c:314]   --->   Operation 14 'ret' 'ret_ln314' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ QuantBuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ IDCTBuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read     (read) [ 0011111]
call_ln169 (call) [ 0000000]
call_ln169 (call) [ 0000000]
call_ln169 (call) [ 0000000]
ret_ln314  (ret ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="QuantBuff">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="QuantBuff"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IDCTBuff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDCTBuff"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ChenIDct.1_Pipeline_VITIS_LOOP_178_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ChenIDct.1_Pipeline_VITIS_LOOP_249_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ChenIDct.1_Pipeline_VITIS_LOOP_312_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="y_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="10" slack="0"/>
<pin id="16" dir="0" index="1" bw="10" slack="0"/>
<pin id="17" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="0" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="0" index="2" bw="10" slack="0"/>
<pin id="24" dir="0" index="3" bw="32" slack="0"/>
<pin id="25" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln169/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="10" slack="2"/>
<pin id="33" dir="0" index="2" bw="32" slack="0"/>
<pin id="34" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln169/3 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="0" slack="0"/>
<pin id="39" dir="0" index="1" bw="10" slack="4"/>
<pin id="40" dir="0" index="2" bw="32" slack="0"/>
<pin id="41" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln169/5 "/>
</bind>
</comp>

<comp id="44" class="1005" name="y_read_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="10" slack="1"/>
<pin id="46" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="6" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="4" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="26"><net_src comp="8" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="28"><net_src comp="14" pin="2"/><net_sink comp="20" pin=2"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="20" pin=3"/></net>

<net id="35"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="2" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="42"><net_src comp="12" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="37" pin=2"/></net>

<net id="47"><net_src comp="14" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="48"><net_src comp="44" pin="1"/><net_sink comp="20" pin=2"/></net>

<net id="49"><net_src comp="44" pin="1"/><net_sink comp="30" pin=1"/></net>

<net id="50"><net_src comp="44" pin="1"/><net_sink comp="37" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: IDCTBuff | {1 2 3 4 5 6 }
 - Input state : 
	Port: ChenIDct.1 : QuantBuff | {1 2 }
	Port: ChenIDct.1 : IDCTBuff | {3 4 5 6 }
	Port: ChenIDct.1 : y | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          | grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20 |    8    | 6.86554 |   2289  |   1716  |
|   call   | grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30 |    10   |   7.29  |   2416  |   1828  |
|          | grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37 |    0    |   0.46  |   213   |   304   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   read   |                y_read_read_fu_14               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    18   | 14.6155 |   4918  |   3848  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|y_read_reg_44|   10   |
+-------------+--------+
|    Total    |   10   |
+-------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
| grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20 |  p2  |   2  |  10  |   20   ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   20   ||   0.46  ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |   14   |  4918  |  3848  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   10   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   15   |  4928  |  3857  |
+-----------+--------+--------+--------+--------+
