verilog xil_defaultlib "../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "../../../bd/design_1/ipshared/9a11/hdl/adau_controller_v1_0_S00_AXI.v" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "../../../bd/design_1/ipshared/9a11/src/adau_spi.v" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "../../../bd/design_1/ipshared/9a11/hdl/adau_controller_v1_0.v" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_adau_controller_0_0/sim/design_1_adau_controller_0_0.v" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "../../../bd/design_1/ipshared/2366/hdl/i2s_data_v1_0_S00_AXI.v" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "../../../bd/design_1/ipshared/2366/hdl/i2s_data_v1_0.v" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_i2s_data_0_0/sim/design_1_i2s_data_0_0.v" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../../drum_synthesis.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib "glbl.v"
nosort
