// Seed: 1986432619
module module_0 (
    output wand id_0,
    output tri0 id_1
);
  id_3 :
  assert property (@(posedge id_3) 1)
  else $signed(42);
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd91
) (
    output supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    output uwire id_4
    , id_17, id_18,
    input uwire id_5,
    input wor id_6,
    output wire id_7,
    input supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    output wand id_12,
    input tri1 _id_13,
    input supply1 id_14,
    input supply0 id_15
);
  wire id_19;
  logic [-1 : id_13] id_20 = 1;
  wire id_21;
  ;
  module_0 modCall_1 (
      id_0,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
