{
  "hash": "1b5f3c51fbb8042efb314484b47b2092cdd40bf6",
  "hash_short": "1b5f3c51",
  "subject": "Merge tag 'riscv-for-linus-6.14-mw1' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux",
  "body": "Pull RISC-V updates from Palmer Dabbelt:\n\n - The PH1520 pinctrl and dwmac drivers are enabeled in defconfig\n\n - A redundant AQRL barrier has been removed from the futex cmpxchg\n   implementation\n\n - Support for the T-Head vector extensions, which includes exposing\n   these extensions to userspace on systems that implement them\n\n - Some more page table information is now printed on die() and systems\n   that cause PA overflows\n\n* tag 'riscv-for-linus-6.14-mw1' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux:\n  riscv: add a warning when physical memory address overflows\n  riscv/mm/fault: add show_pte() before die()\n  riscv: Add ghostwrite vulnerability\n  selftests: riscv: Support xtheadvector in vector tests\n  selftests: riscv: Fix vector tests\n  riscv: hwprobe: Document thead vendor extensions and xtheadvector extension\n  riscv: hwprobe: Add thead vendor extension probing\n  riscv: vector: Support xtheadvector save/restore\n  riscv: Add xtheadvector instruction definitions\n  riscv: csr: Add CSR encodings for CSR_VXRM/CSR_VXSAT\n  RISC-V: define the elements of the VCSR vector CSR\n  riscv: vector: Use vlenb from DT for thead\n  riscv: Add thead and xtheadvector as a vendor extension\n  riscv: dts: allwinner: Add xtheadvector to the D1/D1s devicetree\n  dt-bindings: cpus: add a thead vlen register length property\n  dt-bindings: riscv: Add xtheadvector ISA extension description\n  RISC-V: Mark riscv_v_init() as __init\n  riscv: defconfig: drop RT_GROUP_SCHED=y\n  riscv/futex: Optimize atomic cmpxchg\n  riscv: defconfig: enable pinctrl and dwmac support for TH1520",
  "full_message": "Merge tag 'riscv-for-linus-6.14-mw1' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux\n\nPull RISC-V updates from Palmer Dabbelt:\n\n - The PH1520 pinctrl and dwmac drivers are enabeled in defconfig\n\n - A redundant AQRL barrier has been removed from the futex cmpxchg\n   implementation\n\n - Support for the T-Head vector extensions, which includes exposing\n   these extensions to userspace on systems that implement them\n\n - Some more page table information is now printed on die() and systems\n   that cause PA overflows\n\n* tag 'riscv-for-linus-6.14-mw1' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux:\n  riscv: add a warning when physical memory address overflows\n  riscv/mm/fault: add show_pte() before die()\n  riscv: Add ghostwrite vulnerability\n  selftests: riscv: Support xtheadvector in vector tests\n  selftests: riscv: Fix vector tests\n  riscv: hwprobe: Document thead vendor extensions and xtheadvector extension\n  riscv: hwprobe: Add thead vendor extension probing\n  riscv: vector: Support xtheadvector save/restore\n  riscv: Add xtheadvector instruction definitions\n  riscv: csr: Add CSR encodings for CSR_VXRM/CSR_VXSAT\n  RISC-V: define the elements of the VCSR vector CSR\n  riscv: vector: Use vlenb from DT for thead\n  riscv: Add thead and xtheadvector as a vendor extension\n  riscv: dts: allwinner: Add xtheadvector to the D1/D1s devicetree\n  dt-bindings: cpus: add a thead vlen register length property\n  dt-bindings: riscv: Add xtheadvector ISA extension description\n  RISC-V: Mark riscv_v_init() as __init\n  riscv: defconfig: drop RT_GROUP_SCHED=y\n  riscv/futex: Optimize atomic cmpxchg\n  riscv: defconfig: enable pinctrl and dwmac support for TH1520",
  "author_name": "Linus Torvalds",
  "author_email": "torvalds@linux-foundation.org",
  "author_date": "Fri Jan 31 15:13:25 2025 -0800",
  "author_date_iso": "2025-01-31T15:13:25-08:00",
  "committer_name": "Linus Torvalds",
  "committer_email": "torvalds@linux-foundation.org",
  "committer_date": "Fri Jan 31 15:13:25 2025 -0800",
  "committer_date_iso": "2025-01-31T15:13:25-08:00",
  "files_changed": [
    "Documentation/devicetree/bindings/riscv/cpus.yaml",
    "arch/riscv/configs/defconfig",
    "arch/riscv/kernel/process.c",
    "arch/riscv/kernel/vector.c",
    "arch/riscv/mm/init.c"
  ],
  "files_changed_count": 5,
  "stats": [
    {
      "file": "Documentation/arch/riscv/hwprobe.rst",
      "insertions": 10,
      "deletions": 0
    },
    {
      "file": "Documentation/devicetree/bindings/riscv/cpus.yaml",
      "insertions": 19,
      "deletions": 0
    },
    {
      "file": "Documentation/devicetree/bindings/riscv/extensions.yaml",
      "insertions": 10,
      "deletions": 0
    },
    {
      "file": "arch/riscv/Kconfig.errata",
      "insertions": 11,
      "deletions": 0
    },
    {
      "file": "arch/riscv/Kconfig.vendor",
      "insertions": 26,
      "deletions": 0
    },
    {
      "file": "arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi",
      "insertions": 2,
      "deletions": 1
    },
    {
      "file": "arch/riscv/configs/defconfig",
      "insertions": 0,
      "deletions": 1
    },
    {
      "file": "arch/riscv/errata/thead/errata.c",
      "insertions": 28,
      "deletions": 0
    },
    {
      "file": "arch/riscv/include/asm/bugs.h",
      "insertions": 22,
      "deletions": 0
    },
    {
      "file": "arch/riscv/include/asm/cpufeature.h",
      "insertions": 2,
      "deletions": 0
    },
    {
      "file": "arch/riscv/include/asm/csr.h",
      "insertions": 15,
      "deletions": 0
    },
    {
      "file": "arch/riscv/include/asm/errata_list.h",
      "insertions": 2,
      "deletions": 1
    },
    {
      "file": "arch/riscv/include/asm/futex.h",
      "insertions": 1,
      "deletions": 1
    },
    {
      "file": "arch/riscv/include/asm/hwprobe.h",
      "insertions": 3,
      "deletions": 2
    },
    {
      "file": "arch/riscv/include/asm/switch_to.h",
      "insertions": 1,
      "deletions": 1
    },
    {
      "file": "arch/riscv/include/asm/vector.h",
      "insertions": 173,
      "deletions": 49
    },
    {
      "file": "arch/riscv/include/asm/vendor_extensions/thead.h",
      "insertions": 47,
      "deletions": 0
    },
    {
      "file": "arch/riscv/include/asm/vendor_extensions/thead_hwprobe.h",
      "insertions": 19,
      "deletions": 0
    },
    {
      "file": "arch/riscv/include/asm/vendor_extensions/vendor_hwprobe.h",
      "insertions": 37,
      "deletions": 0
    },
    {
      "file": "arch/riscv/include/uapi/asm/hwprobe.h",
      "insertions": 2,
      "deletions": 1
    },
    {
      "file": "arch/riscv/include/uapi/asm/vendor/thead.h",
      "insertions": 3,
      "deletions": 0
    },
    {
      "file": "arch/riscv/kernel/Makefile",
      "insertions": 2,
      "deletions": 0
    },
    {
      "file": "arch/riscv/kernel/bugs.c",
      "insertions": 60,
      "deletions": 0
    },
    {
      "file": "arch/riscv/kernel/cpufeature.c",
      "insertions": 58,
      "deletions": 1
    },
    {
      "file": "arch/riscv/kernel/kernel_mode_vector.c",
      "insertions": 4,
      "deletions": 4
    },
    {
      "file": "arch/riscv/kernel/process.c",
      "insertions": 2,
      "deletions": 2
    },
    {
      "file": "arch/riscv/kernel/signal.c",
      "insertions": 3,
      "deletions": 3
    },
    {
      "file": "arch/riscv/kernel/sys_hwprobe.c",
      "insertions": 5,
      "deletions": 0
    },
    {
      "file": "arch/riscv/kernel/vector.c",
      "insertions": 18,
      "deletions": 8
    },
    {
      "file": "arch/riscv/kernel/vendor_extensions.c",
      "insertions": 10,
      "deletions": 0
    },
    {
      "file": "arch/riscv/kernel/vendor_extensions/Makefile",
      "insertions": 2,
      "deletions": 0
    },
    {
      "file": "arch/riscv/kernel/vendor_extensions/thead.c",
      "insertions": 29,
      "deletions": 0
    },
    {
      "file": "arch/riscv/kernel/vendor_extensions/thead_hwprobe.c",
      "insertions": 19,
      "deletions": 0
    },
    {
      "file": "arch/riscv/mm/fault.c",
      "insertions": 52,
      "deletions": 0
    },
    {
      "file": "arch/riscv/mm/init.c",
      "insertions": 6,
      "deletions": 2
    },
    {
      "file": "drivers/base/cpu.c",
      "insertions": 3,
      "deletions": 0
    },
    {
      "file": "include/linux/cpu.h",
      "insertions": 1,
      "deletions": 0
    },
    {
      "file": "scripts/selinux/genheaders/genheaders",
      "insertions": 0,
      "deletions": 0
    },
    {
      "file": "tools/testing/selftests/riscv/vector/.gitignore",
      "insertions": 2,
      "deletions": 1
    },
    {
      "file": "tools/testing/selftests/riscv/vector/Makefile",
      "insertions": 13,
      "deletions": 4
    },
    {
      "file": "tools/testing/selftests/riscv/vector/v_exec_initval_nolibc.c",
      "insertions": 94,
      "deletions": 0
    },
    {
      "file": "tools/testing/selftests/riscv/vector/v_helpers.c",
      "insertions": 68,
      "deletions": 0
    },
    {
      "file": "tools/testing/selftests/riscv/vector/v_helpers.h",
      "insertions": 8,
      "deletions": 0
    },
    {
      "file": "tools/testing/selftests/riscv/vector/v_initval.c",
      "insertions": 22,
      "deletions": 0
    },
    {
      "file": "tools/testing/selftests/riscv/vector/v_initval_nolibc.c",
      "insertions": 0,
      "deletions": 72
    },
    {
      "file": "tools/testing/selftests/riscv/vector/vstate_exec_nolibc.c",
      "insertions": 13,
      "deletions": 7
    },
    {
      "file": "tools/testing/selftests/riscv/vector/vstate_prctl.c",
      "insertions": 184,
      "deletions": 121
    }
  ],
  "total_insertions": 1111,
  "total_deletions": 282,
  "total_changes": 1393,
  "parents": [
    "fd8c09ad0d87783b9b6a27900d66293be45b7bad",
    "101971298be2aa4706c8602bd81066a0f6f2ced5"
  ],
  "branches": [
    "* development",
    "remotes/origin/HEAD -> origin/master",
    "remotes/origin/master"
  ],
  "tags": [],
  "is_merge": true,
  "security_info": {
    "cve_ids": [],
    "security_keywords": [
      "vulnerability"
    ]
  },
  "fix_type": "security",
  "file_results": [
    {
      "file": "Documentation/devicetree/bindings/riscv/cpus.yaml",
      "pre_version": false,
      "post_version": true,
      "patch": true
    },
    {
      "file": "arch/riscv/configs/defconfig",
      "pre_version": false,
      "post_version": true,
      "patch": true
    },
    {
      "file": "arch/riscv/kernel/process.c",
      "pre_version": false,
      "post_version": true,
      "patch": true
    },
    {
      "file": "arch/riscv/kernel/vector.c",
      "pre_version": false,
      "post_version": true,
      "patch": true
    },
    {
      "file": "arch/riscv/mm/init.c",
      "pre_version": false,
      "post_version": true,
      "patch": true
    }
  ]
}