{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 05:13:52 2020 " "Info: Processing started: Mon Jan 27 05:13:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off WellNo -c WellNo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WellNo -c WellNo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 392 120 288 408 "clk" "" } { 368 672 736 378 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "datab\[7\] " "Info: Assuming node \"datab\[7\]\" is an undefined clock" {  } { { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "datab\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "datab\[5\] " "Info: Assuming node \"datab\[5\]\" is an undefined clock" {  } { { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "datab\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "datab\[6\] " "Info: Assuming node \"datab\[6\]\" is an undefined clock" {  } { { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "datab\[6\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "datab\[3\] " "Info: Assuming node \"datab\[3\]\" is an undefined clock" {  } { { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "datab\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "datab\[1\] " "Info: Assuming node \"datab\[1\]\" is an undefined clock" {  } { { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "datab\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "datab\[0\] " "Info: Assuming node \"datab\[0\]\" is an undefined clock" {  } { { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "datab\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "datab\[2\] " "Info: Assuming node \"datab\[2\]\" is an undefined clock" {  } { { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "datab\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "datab\[4\] " "Info: Assuming node \"datab\[4\]\" is an undefined clock" {  } { { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "datab\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0 " "Info: Detected gated clock \"lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0\" as buffer" {  } { { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|op_1~0 " "Info: Detected gated clock \"lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|op_1~0\" as buffer" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|op_1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1 " "Info: Detected gated clock \"lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1\" as buffer" {  } { { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~2 " "Info: Detected gated clock \"lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~2\" as buffer" {  } { { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst4 " "Info: Detected gated clock \"inst4\" as buffer" {  } { { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_ulh.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cntr_ulh.tdf" 90 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_ulh.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cntr_ulh.tdf" 90 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_ulh.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cntr_ulh.tdf" 90 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_ulh.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cntr_ulh.tdf" 90 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_ulh.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cntr_ulh.tdf" 90 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_ulh.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cntr_ulh.tdf" 90 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_ulh.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cntr_ulh.tdf" 90 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_ulh.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cntr_ulh.tdf" 90 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] register lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 387.15 MHz 2.583 ns Internal " "Info: Clock \"clk\" has Internal fmax of 387.15 MHz between source register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]\" and destination register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]\" (period= 2.583 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.430 ns + Longest register register " "Info: + Longest register to register delay is 0.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 1 REG LCFF_X29_Y1_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 0.275 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0 2 COMB LCCOMB_X29_Y1_N2 1 " "Info: 2: + IC(0.222 ns) + CELL(0.053 ns) = 0.275 ns; Loc. = LCCOMB_X29_Y1_N2; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "lpm_shiftreg0.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/lpm_shiftreg0.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.430 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 3 REG LCFF_X29_Y1_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.430 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 48.37 % ) " "Info: Total cell delay = 0.208 ns ( 48.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.222 ns ( 51.63 % ) " "Info: Total interconnect delay = 0.222 ns ( 51.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.969 ns - Smallest " "Info: - Smallest clock skew is -1.969 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.580 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns clk 1 CLK PIN_U19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 392 120 288 408 "clk" "" } { 368 672 736 378 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.378 ns) 2.426 ns inst4 2 COMB LCCOMB_X17_Y2_N0 1 " "Info: 2: + IC(1.228 ns) + CELL(0.378 ns) = 2.426 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { clk inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 4.290 ns inst4~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(1.864 ns) + CELL(0.000 ns) = 4.290 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 5.580 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 4 REG LCFF_X29_Y1_N3 1 " "Info: 4: + IC(0.672 ns) + CELL(0.618 ns) = 5.580 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 32.54 % ) " "Info: Total cell delay = 1.816 ns ( 32.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.764 ns ( 67.46 % ) " "Info: Total interconnect delay = 3.764 ns ( 67.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.580 ns" { clk inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.580 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.228ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.549 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns clk 1 CLK PIN_U19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 392 120 288 408 "clk" "" } { 368 672 736 378 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.712 ns) 2.712 ns lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[1\] 2 REG LCFF_X17_Y3_N19 3 " "Info: 2: + IC(1.180 ns) + CELL(0.712 ns) = 2.712 ns; Loc. = LCFF_X17_Y3_N19; Fanout = 3; REG Node = 'lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { clk lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_ulh.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cntr_ulh.tdf" 90 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.272 ns) 3.224 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0 3 COMB LCCOMB_X17_Y3_N4 1 " "Info: 3: + IC(0.240 ns) + CELL(0.272 ns) = 3.224 ns; Loc. = LCCOMB_X17_Y3_N4; Fanout = 1; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.272 ns) 3.729 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1 4 COMB LCCOMB_X17_Y3_N8 2 " "Info: 4: + IC(0.233 ns) + CELL(0.272 ns) = 3.729 ns; Loc. = LCCOMB_X17_Y3_N8; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.154 ns) 4.395 ns inst4 5 COMB LCCOMB_X17_Y2_N0 1 " "Info: 5: + IC(0.512 ns) + CELL(0.154 ns) = 4.395 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 6.259 ns inst4~clkctrl 6 COMB CLKCTRL_G1 8 " "Info: 6: + IC(1.864 ns) + CELL(0.000 ns) = 6.259 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 7.549 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 7 REG LCFF_X29_Y1_N21 2 " "Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 7.549 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.848 ns ( 37.73 % ) " "Info: Total cell delay = 2.848 ns ( 37.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.701 ns ( 62.27 % ) " "Info: Total interconnect delay = 4.701 ns ( 62.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { clk lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { clk {} clk~combout {} lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.180ns 0.240ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.712ns 0.272ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.580 ns" { clk inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.580 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.228ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.378ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { clk lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { clk {} clk~combout {} lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.180ns 0.240ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.712ns 0.272ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.580 ns" { clk inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.580 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.228ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.378ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { clk lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { clk {} clk~combout {} lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.180ns 0.240ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.712ns 0.272ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "datab\[7\] register register lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 500.0 MHz Internal " "Info: Clock \"datab\[7\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]\" and destination register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.430 ns + Longest register register " "Info: + Longest register to register delay is 0.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 1 REG LCFF_X29_Y1_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 0.275 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0 2 COMB LCCOMB_X29_Y1_N2 1 " "Info: 2: + IC(0.222 ns) + CELL(0.053 ns) = 0.275 ns; Loc. = LCCOMB_X29_Y1_N2; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "lpm_shiftreg0.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/lpm_shiftreg0.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.430 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 3 REG LCFF_X29_Y1_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.430 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 48.37 % ) " "Info: Total cell delay = 0.208 ns ( 48.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.222 ns ( 51.63 % ) " "Info: Total interconnect delay = 0.222 ns ( 51.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.535 ns - Smallest " "Info: - Smallest clock skew is -0.535 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[7\] destination 5.777 ns + Shortest register " "Info: + Shortest clock path from clock \"datab\[7\]\" to destination register is 5.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns datab\[7\] 1 CLK PIN_Y13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y13; Fanout = 2; CLK Node = 'datab\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[7] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.154 ns) 2.066 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|op_1~0 2 COMB LCCOMB_X17_Y3_N12 2 " "Info: 2: + IC(1.075 ns) + CELL(0.154 ns) = 2.066 ns; Loc. = LCCOMB_X17_Y3_N12; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|op_1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { datab[7] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.053 ns) 2.623 ns inst4 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.504 ns) + CELL(0.053 ns) = 2.623 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 4.487 ns inst4~clkctrl 4 COMB CLKCTRL_G1 8 " "Info: 4: + IC(1.864 ns) + CELL(0.000 ns) = 4.487 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 5.777 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 5 REG LCFF_X29_Y1_N3 1 " "Info: 5: + IC(0.672 ns) + CELL(0.618 ns) = 5.777 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.662 ns ( 28.77 % ) " "Info: Total cell delay = 1.662 ns ( 28.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.115 ns ( 71.23 % ) " "Info: Total interconnect delay = 4.115 ns ( 71.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.777 ns" { datab[7] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.777 ns" { datab[7] {} datab[7]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.075ns 0.504ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.154ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[7\] source 6.312 ns - Longest register " "Info: - Longest clock path from clock \"datab\[7\]\" to source register is 6.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns datab\[7\] 1 CLK PIN_Y13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y13; Fanout = 2; CLK Node = 'datab\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[7] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.378 ns) 2.337 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~2 2 COMB LCCOMB_X17_Y3_N0 2 " "Info: 2: + IC(1.122 ns) + CELL(0.378 ns) = 2.337 ns; Loc. = LCCOMB_X17_Y3_N0; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { datab[7] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.272 ns) 3.158 ns inst4 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.549 ns) + CELL(0.272 ns) = 3.158 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 5.022 ns inst4~clkctrl 4 COMB CLKCTRL_G1 8 " "Info: 4: + IC(1.864 ns) + CELL(0.000 ns) = 5.022 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 6.312 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 5 REG LCFF_X29_Y1_N21 2 " "Info: 5: + IC(0.672 ns) + CELL(0.618 ns) = 6.312 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.105 ns ( 33.35 % ) " "Info: Total cell delay = 2.105 ns ( 33.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.207 ns ( 66.65 % ) " "Info: Total interconnect delay = 4.207 ns ( 66.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.312 ns" { datab[7] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.312 ns" { datab[7] {} datab[7]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.122ns 0.549ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.378ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.777 ns" { datab[7] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.777 ns" { datab[7] {} datab[7]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.075ns 0.504ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.154ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.312 ns" { datab[7] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.312 ns" { datab[7] {} datab[7]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.122ns 0.549ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.378ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.777 ns" { datab[7] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.777 ns" { datab[7] {} datab[7]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.075ns 0.504ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.154ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.312 ns" { datab[7] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.312 ns" { datab[7] {} datab[7]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.122ns 0.549ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.378ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "datab\[5\] register register lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 500.0 MHz Internal " "Info: Clock \"datab\[5\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]\" and destination register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.430 ns + Longest register register " "Info: + Longest register to register delay is 0.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 1 REG LCFF_X29_Y1_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 0.275 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0 2 COMB LCCOMB_X29_Y1_N2 1 " "Info: 2: + IC(0.222 ns) + CELL(0.053 ns) = 0.275 ns; Loc. = LCCOMB_X29_Y1_N2; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "lpm_shiftreg0.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/lpm_shiftreg0.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.430 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 3 REG LCFF_X29_Y1_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.430 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 48.37 % ) " "Info: Total cell delay = 0.208 ns ( 48.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.222 ns ( 51.63 % ) " "Info: Total interconnect delay = 0.222 ns ( 51.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.267 ns - Smallest " "Info: - Smallest clock skew is -0.267 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[5\] destination 5.907 ns + Shortest register " "Info: + Shortest clock path from clock \"datab\[5\]\" to destination register is 5.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns datab\[5\] 1 CLK PIN_V19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V19; Fanout = 2; CLK Node = 'datab\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[5] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.272 ns) 2.196 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|op_1~0 2 COMB LCCOMB_X17_Y3_N12 2 " "Info: 2: + IC(1.104 ns) + CELL(0.272 ns) = 2.196 ns; Loc. = LCCOMB_X17_Y3_N12; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|op_1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { datab[5] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.053 ns) 2.753 ns inst4 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.504 ns) + CELL(0.053 ns) = 2.753 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 4.617 ns inst4~clkctrl 4 COMB CLKCTRL_G1 8 " "Info: 4: + IC(1.864 ns) + CELL(0.000 ns) = 4.617 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 5.907 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 5 REG LCFF_X29_Y1_N3 1 " "Info: 5: + IC(0.672 ns) + CELL(0.618 ns) = 5.907 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.763 ns ( 29.85 % ) " "Info: Total cell delay = 1.763 ns ( 29.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.144 ns ( 70.15 % ) " "Info: Total interconnect delay = 4.144 ns ( 70.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.907 ns" { datab[5] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.907 ns" { datab[5] {} datab[5]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.104ns 0.504ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.272ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[5\] source 6.174 ns - Longest register " "Info: - Longest clock path from clock \"datab\[5\]\" to source register is 6.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns datab\[5\] 1 CLK PIN_V19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V19; Fanout = 2; CLK Node = 'datab\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[5] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.272 ns) 2.199 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~2 2 COMB LCCOMB_X17_Y3_N0 2 " "Info: 2: + IC(1.107 ns) + CELL(0.272 ns) = 2.199 ns; Loc. = LCCOMB_X17_Y3_N0; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { datab[5] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.272 ns) 3.020 ns inst4 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.549 ns) + CELL(0.272 ns) = 3.020 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 4.884 ns inst4~clkctrl 4 COMB CLKCTRL_G1 8 " "Info: 4: + IC(1.864 ns) + CELL(0.000 ns) = 4.884 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 6.174 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 5 REG LCFF_X29_Y1_N21 2 " "Info: 5: + IC(0.672 ns) + CELL(0.618 ns) = 6.174 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 32.10 % ) " "Info: Total cell delay = 1.982 ns ( 32.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.192 ns ( 67.90 % ) " "Info: Total interconnect delay = 4.192 ns ( 67.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { datab[5] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.174 ns" { datab[5] {} datab[5]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.107ns 0.549ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.272ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.907 ns" { datab[5] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.907 ns" { datab[5] {} datab[5]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.104ns 0.504ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.272ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { datab[5] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.174 ns" { datab[5] {} datab[5]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.107ns 0.549ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.272ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.907 ns" { datab[5] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.907 ns" { datab[5] {} datab[5]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.104ns 0.504ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.272ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { datab[5] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.174 ns" { datab[5] {} datab[5]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.107ns 0.549ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.272ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "datab\[6\] register register lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 500.0 MHz Internal " "Info: Clock \"datab\[6\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]\" and destination register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.430 ns + Longest register register " "Info: + Longest register to register delay is 0.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 1 REG LCFF_X29_Y1_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 0.275 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0 2 COMB LCCOMB_X29_Y1_N2 1 " "Info: 2: + IC(0.222 ns) + CELL(0.053 ns) = 0.275 ns; Loc. = LCCOMB_X29_Y1_N2; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "lpm_shiftreg0.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/lpm_shiftreg0.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.430 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 3 REG LCFF_X29_Y1_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.430 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 48.37 % ) " "Info: Total cell delay = 0.208 ns ( 48.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.222 ns ( 51.63 % ) " "Info: Total interconnect delay = 0.222 ns ( 51.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.016 ns - Smallest " "Info: - Smallest clock skew is -0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[6\] destination 5.842 ns + Shortest register " "Info: + Shortest clock path from clock \"datab\[6\]\" to destination register is 5.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns datab\[6\] 1 CLK PIN_V11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 2; CLK Node = 'datab\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[6] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.154 ns) 1.867 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~2 2 COMB LCCOMB_X17_Y3_N0 2 " "Info: 2: + IC(0.886 ns) + CELL(0.154 ns) = 1.867 ns; Loc. = LCCOMB_X17_Y3_N0; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { datab[6] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.272 ns) 2.688 ns inst4 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.549 ns) + CELL(0.272 ns) = 2.688 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 4.552 ns inst4~clkctrl 4 COMB CLKCTRL_G1 8 " "Info: 4: + IC(1.864 ns) + CELL(0.000 ns) = 4.552 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 5.842 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 5 REG LCFF_X29_Y1_N3 1 " "Info: 5: + IC(0.672 ns) + CELL(0.618 ns) = 5.842 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.871 ns ( 32.03 % ) " "Info: Total cell delay = 1.871 ns ( 32.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.971 ns ( 67.97 % ) " "Info: Total interconnect delay = 3.971 ns ( 67.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.842 ns" { datab[6] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.842 ns" { datab[6] {} datab[6]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 0.886ns 0.549ns 1.864ns 0.672ns } { 0.000ns 0.827ns 0.154ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[6\] source 5.858 ns - Longest register " "Info: - Longest clock path from clock \"datab\[6\]\" to source register is 5.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns datab\[6\] 1 CLK PIN_V11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 2; CLK Node = 'datab\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[6] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.378 ns) 2.147 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|op_1~0 2 COMB LCCOMB_X17_Y3_N12 2 " "Info: 2: + IC(0.942 ns) + CELL(0.378 ns) = 2.147 ns; Loc. = LCCOMB_X17_Y3_N12; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|op_1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { datab[6] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.053 ns) 2.704 ns inst4 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.504 ns) + CELL(0.053 ns) = 2.704 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 4.568 ns inst4~clkctrl 4 COMB CLKCTRL_G1 8 " "Info: 4: + IC(1.864 ns) + CELL(0.000 ns) = 4.568 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 5.858 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 5 REG LCFF_X29_Y1_N21 2 " "Info: 5: + IC(0.672 ns) + CELL(0.618 ns) = 5.858 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.876 ns ( 32.02 % ) " "Info: Total cell delay = 1.876 ns ( 32.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.982 ns ( 67.98 % ) " "Info: Total interconnect delay = 3.982 ns ( 67.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.858 ns" { datab[6] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.858 ns" { datab[6] {} datab[6]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 0.942ns 0.504ns 1.864ns 0.672ns } { 0.000ns 0.827ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.842 ns" { datab[6] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.842 ns" { datab[6] {} datab[6]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 0.886ns 0.549ns 1.864ns 0.672ns } { 0.000ns 0.827ns 0.154ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.858 ns" { datab[6] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.858 ns" { datab[6] {} datab[6]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 0.942ns 0.504ns 1.864ns 0.672ns } { 0.000ns 0.827ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.842 ns" { datab[6] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.842 ns" { datab[6] {} datab[6]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 0.886ns 0.549ns 1.864ns 0.672ns } { 0.000ns 0.827ns 0.154ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.858 ns" { datab[6] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.858 ns" { datab[6] {} datab[6]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 0.942ns 0.504ns 1.864ns 0.672ns } { 0.000ns 0.827ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "datab\[3\] register register lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 500.0 MHz Internal " "Info: Clock \"datab\[3\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]\" and destination register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.430 ns + Longest register register " "Info: + Longest register to register delay is 0.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 1 REG LCFF_X29_Y1_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 0.275 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0 2 COMB LCCOMB_X29_Y1_N2 1 " "Info: 2: + IC(0.222 ns) + CELL(0.053 ns) = 0.275 ns; Loc. = LCCOMB_X29_Y1_N2; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "lpm_shiftreg0.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/lpm_shiftreg0.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.430 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 3 REG LCFF_X29_Y1_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.430 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 48.37 % ) " "Info: Total cell delay = 0.208 ns ( 48.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.222 ns ( 51.63 % ) " "Info: Total interconnect delay = 0.222 ns ( 51.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[3\] destination 6.083 ns + Shortest register " "Info: + Shortest clock path from clock \"datab\[3\]\" to destination register is 6.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns datab\[3\] 1 CLK PIN_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 1; CLK Node = 'datab\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[3] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.154 ns) 2.263 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1 2 COMB LCCOMB_X17_Y3_N8 2 " "Info: 2: + IC(1.252 ns) + CELL(0.154 ns) = 2.263 ns; Loc. = LCCOMB_X17_Y3_N8; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { datab[3] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.154 ns) 2.929 ns inst4 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.512 ns) + CELL(0.154 ns) = 2.929 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 4.793 ns inst4~clkctrl 4 COMB CLKCTRL_G1 8 " "Info: 4: + IC(1.864 ns) + CELL(0.000 ns) = 4.793 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 6.083 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 5 REG LCFF_X29_Y1_N3 1 " "Info: 5: + IC(0.672 ns) + CELL(0.618 ns) = 6.083 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.783 ns ( 29.31 % ) " "Info: Total cell delay = 1.783 ns ( 29.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 70.69 % ) " "Info: Total interconnect delay = 4.300 ns ( 70.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { datab[3] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { datab[3] {} datab[3]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.252ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.857ns 0.154ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[3\] source 6.083 ns - Longest register " "Info: - Longest clock path from clock \"datab\[3\]\" to source register is 6.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns datab\[3\] 1 CLK PIN_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 1; CLK Node = 'datab\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[3] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.154 ns) 2.263 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1 2 COMB LCCOMB_X17_Y3_N8 2 " "Info: 2: + IC(1.252 ns) + CELL(0.154 ns) = 2.263 ns; Loc. = LCCOMB_X17_Y3_N8; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { datab[3] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.154 ns) 2.929 ns inst4 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.512 ns) + CELL(0.154 ns) = 2.929 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 4.793 ns inst4~clkctrl 4 COMB CLKCTRL_G1 8 " "Info: 4: + IC(1.864 ns) + CELL(0.000 ns) = 4.793 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 6.083 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 5 REG LCFF_X29_Y1_N21 2 " "Info: 5: + IC(0.672 ns) + CELL(0.618 ns) = 6.083 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.783 ns ( 29.31 % ) " "Info: Total cell delay = 1.783 ns ( 29.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 70.69 % ) " "Info: Total interconnect delay = 4.300 ns ( 70.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { datab[3] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { datab[3] {} datab[3]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.252ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.857ns 0.154ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { datab[3] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { datab[3] {} datab[3]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.252ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.857ns 0.154ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { datab[3] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { datab[3] {} datab[3]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.252ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.857ns 0.154ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { datab[3] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { datab[3] {} datab[3]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.252ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.857ns 0.154ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { datab[3] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { datab[3] {} datab[3]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.252ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.857ns 0.154ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "datab\[1\] register register lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 500.0 MHz Internal " "Info: Clock \"datab\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]\" and destination register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.430 ns + Longest register register " "Info: + Longest register to register delay is 0.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 1 REG LCFF_X29_Y1_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 0.275 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0 2 COMB LCCOMB_X29_Y1_N2 1 " "Info: 2: + IC(0.222 ns) + CELL(0.053 ns) = 0.275 ns; Loc. = LCCOMB_X29_Y1_N2; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "lpm_shiftreg0.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/lpm_shiftreg0.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.430 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 3 REG LCFF_X29_Y1_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.430 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 48.37 % ) " "Info: Total cell delay = 0.208 ns ( 48.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.222 ns ( 51.63 % ) " "Info: Total interconnect delay = 0.222 ns ( 51.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[1\] destination 6.417 ns + Shortest register " "Info: + Shortest clock path from clock \"datab\[1\]\" to destination register is 6.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns datab\[1\] 1 CLK PIN_R8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R8; Fanout = 1; CLK Node = 'datab\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[1] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.154 ns) 2.092 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0 2 COMB LCCOMB_X17_Y3_N4 1 " "Info: 2: + IC(1.158 ns) + CELL(0.154 ns) = 2.092 ns; Loc. = LCCOMB_X17_Y3_N4; Fanout = 1; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { datab[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.272 ns) 2.597 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1 3 COMB LCCOMB_X17_Y3_N8 2 " "Info: 3: + IC(0.233 ns) + CELL(0.272 ns) = 2.597 ns; Loc. = LCCOMB_X17_Y3_N8; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.154 ns) 3.263 ns inst4 4 COMB LCCOMB_X17_Y2_N0 1 " "Info: 4: + IC(0.512 ns) + CELL(0.154 ns) = 3.263 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 5.127 ns inst4~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(1.864 ns) + CELL(0.000 ns) = 5.127 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 6.417 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 6 REG LCFF_X29_Y1_N3 1 " "Info: 6: + IC(0.672 ns) + CELL(0.618 ns) = 6.417 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.978 ns ( 30.82 % ) " "Info: Total cell delay = 1.978 ns ( 30.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.439 ns ( 69.18 % ) " "Info: Total interconnect delay = 4.439 ns ( 69.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { datab[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { datab[1] {} datab[1]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.158ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.780ns 0.154ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[1\] source 6.417 ns - Longest register " "Info: - Longest clock path from clock \"datab\[1\]\" to source register is 6.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns datab\[1\] 1 CLK PIN_R8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R8; Fanout = 1; CLK Node = 'datab\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[1] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.154 ns) 2.092 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0 2 COMB LCCOMB_X17_Y3_N4 1 " "Info: 2: + IC(1.158 ns) + CELL(0.154 ns) = 2.092 ns; Loc. = LCCOMB_X17_Y3_N4; Fanout = 1; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { datab[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.272 ns) 2.597 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1 3 COMB LCCOMB_X17_Y3_N8 2 " "Info: 3: + IC(0.233 ns) + CELL(0.272 ns) = 2.597 ns; Loc. = LCCOMB_X17_Y3_N8; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.154 ns) 3.263 ns inst4 4 COMB LCCOMB_X17_Y2_N0 1 " "Info: 4: + IC(0.512 ns) + CELL(0.154 ns) = 3.263 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 5.127 ns inst4~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(1.864 ns) + CELL(0.000 ns) = 5.127 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 6.417 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 6 REG LCFF_X29_Y1_N21 2 " "Info: 6: + IC(0.672 ns) + CELL(0.618 ns) = 6.417 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.978 ns ( 30.82 % ) " "Info: Total cell delay = 1.978 ns ( 30.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.439 ns ( 69.18 % ) " "Info: Total interconnect delay = 4.439 ns ( 69.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { datab[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { datab[1] {} datab[1]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.158ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.780ns 0.154ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { datab[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { datab[1] {} datab[1]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.158ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.780ns 0.154ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { datab[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { datab[1] {} datab[1]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.158ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.780ns 0.154ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { datab[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { datab[1] {} datab[1]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.158ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.780ns 0.154ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { datab[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { datab[1] {} datab[1]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.158ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.780ns 0.154ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "datab\[0\] register register lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 500.0 MHz Internal " "Info: Clock \"datab\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]\" and destination register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.430 ns + Longest register register " "Info: + Longest register to register delay is 0.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 1 REG LCFF_X29_Y1_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 0.275 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0 2 COMB LCCOMB_X29_Y1_N2 1 " "Info: 2: + IC(0.222 ns) + CELL(0.053 ns) = 0.275 ns; Loc. = LCCOMB_X29_Y1_N2; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "lpm_shiftreg0.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/lpm_shiftreg0.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.430 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 3 REG LCFF_X29_Y1_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.430 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 48.37 % ) " "Info: Total cell delay = 0.208 ns ( 48.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.222 ns ( 51.63 % ) " "Info: Total interconnect delay = 0.222 ns ( 51.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[0\] destination 6.345 ns + Shortest register " "Info: + Shortest clock path from clock \"datab\[0\]\" to destination register is 6.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns datab\[0\] 1 CLK PIN_W11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 1; CLK Node = 'datab\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[0] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.272 ns) 2.020 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0 2 COMB LCCOMB_X17_Y3_N4 1 " "Info: 2: + IC(0.911 ns) + CELL(0.272 ns) = 2.020 ns; Loc. = LCCOMB_X17_Y3_N4; Fanout = 1; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { datab[0] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.272 ns) 2.525 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1 3 COMB LCCOMB_X17_Y3_N8 2 " "Info: 3: + IC(0.233 ns) + CELL(0.272 ns) = 2.525 ns; Loc. = LCCOMB_X17_Y3_N8; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.154 ns) 3.191 ns inst4 4 COMB LCCOMB_X17_Y2_N0 1 " "Info: 4: + IC(0.512 ns) + CELL(0.154 ns) = 3.191 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 5.055 ns inst4~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(1.864 ns) + CELL(0.000 ns) = 5.055 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 6.345 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 6 REG LCFF_X29_Y1_N3 1 " "Info: 6: + IC(0.672 ns) + CELL(0.618 ns) = 6.345 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.153 ns ( 33.93 % ) " "Info: Total cell delay = 2.153 ns ( 33.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.192 ns ( 66.07 % ) " "Info: Total interconnect delay = 4.192 ns ( 66.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { datab[0] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.345 ns" { datab[0] {} datab[0]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 0.911ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.272ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[0\] source 6.345 ns - Longest register " "Info: - Longest clock path from clock \"datab\[0\]\" to source register is 6.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns datab\[0\] 1 CLK PIN_W11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 1; CLK Node = 'datab\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[0] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.272 ns) 2.020 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0 2 COMB LCCOMB_X17_Y3_N4 1 " "Info: 2: + IC(0.911 ns) + CELL(0.272 ns) = 2.020 ns; Loc. = LCCOMB_X17_Y3_N4; Fanout = 1; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { datab[0] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.272 ns) 2.525 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1 3 COMB LCCOMB_X17_Y3_N8 2 " "Info: 3: + IC(0.233 ns) + CELL(0.272 ns) = 2.525 ns; Loc. = LCCOMB_X17_Y3_N8; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.154 ns) 3.191 ns inst4 4 COMB LCCOMB_X17_Y2_N0 1 " "Info: 4: + IC(0.512 ns) + CELL(0.154 ns) = 3.191 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 5.055 ns inst4~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(1.864 ns) + CELL(0.000 ns) = 5.055 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 6.345 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 6 REG LCFF_X29_Y1_N21 2 " "Info: 6: + IC(0.672 ns) + CELL(0.618 ns) = 6.345 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.153 ns ( 33.93 % ) " "Info: Total cell delay = 2.153 ns ( 33.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.192 ns ( 66.07 % ) " "Info: Total interconnect delay = 4.192 ns ( 66.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { datab[0] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.345 ns" { datab[0] {} datab[0]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 0.911ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.272ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { datab[0] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.345 ns" { datab[0] {} datab[0]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 0.911ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.272ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { datab[0] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.345 ns" { datab[0] {} datab[0]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 0.911ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.272ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { datab[0] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.345 ns" { datab[0] {} datab[0]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 0.911ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.272ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { datab[0] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.345 ns" { datab[0] {} datab[0]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 0.911ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.272ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "datab\[2\] register register lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 500.0 MHz Internal " "Info: Clock \"datab\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]\" and destination register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.430 ns + Longest register register " "Info: + Longest register to register delay is 0.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 1 REG LCFF_X29_Y1_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 0.275 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0 2 COMB LCCOMB_X29_Y1_N2 1 " "Info: 2: + IC(0.222 ns) + CELL(0.053 ns) = 0.275 ns; Loc. = LCCOMB_X29_Y1_N2; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "lpm_shiftreg0.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/lpm_shiftreg0.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.430 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 3 REG LCFF_X29_Y1_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.430 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 48.37 % ) " "Info: Total cell delay = 0.208 ns ( 48.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.222 ns ( 51.63 % ) " "Info: Total interconnect delay = 0.222 ns ( 51.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[2\] destination 6.099 ns + Shortest register " "Info: + Shortest clock path from clock \"datab\[2\]\" to destination register is 6.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns datab\[2\] 1 CLK PIN_T20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T20; Fanout = 1; CLK Node = 'datab\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[2] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.272 ns) 2.279 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1 2 COMB LCCOMB_X17_Y3_N8 2 " "Info: 2: + IC(1.197 ns) + CELL(0.272 ns) = 2.279 ns; Loc. = LCCOMB_X17_Y3_N8; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { datab[2] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.154 ns) 2.945 ns inst4 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.512 ns) + CELL(0.154 ns) = 2.945 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 4.809 ns inst4~clkctrl 4 COMB CLKCTRL_G1 8 " "Info: 4: + IC(1.864 ns) + CELL(0.000 ns) = 4.809 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 6.099 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 5 REG LCFF_X29_Y1_N3 1 " "Info: 5: + IC(0.672 ns) + CELL(0.618 ns) = 6.099 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.854 ns ( 30.40 % ) " "Info: Total cell delay = 1.854 ns ( 30.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.245 ns ( 69.60 % ) " "Info: Total interconnect delay = 4.245 ns ( 69.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { datab[2] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.099 ns" { datab[2] {} datab[2]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.197ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.810ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[2\] source 6.099 ns - Longest register " "Info: - Longest clock path from clock \"datab\[2\]\" to source register is 6.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns datab\[2\] 1 CLK PIN_T20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T20; Fanout = 1; CLK Node = 'datab\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[2] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.272 ns) 2.279 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1 2 COMB LCCOMB_X17_Y3_N8 2 " "Info: 2: + IC(1.197 ns) + CELL(0.272 ns) = 2.279 ns; Loc. = LCCOMB_X17_Y3_N8; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { datab[2] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.154 ns) 2.945 ns inst4 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.512 ns) + CELL(0.154 ns) = 2.945 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 4.809 ns inst4~clkctrl 4 COMB CLKCTRL_G1 8 " "Info: 4: + IC(1.864 ns) + CELL(0.000 ns) = 4.809 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 6.099 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 5 REG LCFF_X29_Y1_N21 2 " "Info: 5: + IC(0.672 ns) + CELL(0.618 ns) = 6.099 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.854 ns ( 30.40 % ) " "Info: Total cell delay = 1.854 ns ( 30.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.245 ns ( 69.60 % ) " "Info: Total interconnect delay = 4.245 ns ( 69.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { datab[2] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.099 ns" { datab[2] {} datab[2]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.197ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.810ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { datab[2] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.099 ns" { datab[2] {} datab[2]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.197ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.810ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { datab[2] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.099 ns" { datab[2] {} datab[2]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.197ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.810ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { datab[2] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.099 ns" { datab[2] {} datab[2]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.197ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.810ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { datab[2] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.099 ns" { datab[2] {} datab[2]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.197ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.810ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "datab\[4\] register register lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 500.0 MHz Internal " "Info: Clock \"datab\[4\]\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]\" and destination register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.430 ns + Longest register register " "Info: + Longest register to register delay is 0.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 1 REG LCFF_X29_Y1_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 0.275 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0 2 COMB LCCOMB_X29_Y1_N2 1 " "Info: 2: + IC(0.222 ns) + CELL(0.053 ns) = 0.275 ns; Loc. = LCCOMB_X29_Y1_N2; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "lpm_shiftreg0.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/lpm_shiftreg0.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.430 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 3 REG LCFF_X29_Y1_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.430 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 48.37 % ) " "Info: Total cell delay = 0.208 ns ( 48.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.222 ns ( 51.63 % ) " "Info: Total interconnect delay = 0.222 ns ( 51.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[4\] destination 5.246 ns + Shortest register " "Info: + Shortest clock path from clock \"datab\[4\]\" to destination register is 5.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns datab\[4\] 1 CLK PIN_V12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 2; CLK Node = 'datab\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[4] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.357 ns) 2.092 ns inst4 2 COMB LCCOMB_X17_Y2_N0 1 " "Info: 2: + IC(0.908 ns) + CELL(0.357 ns) = 2.092 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { datab[4] inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 3.956 ns inst4~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(1.864 ns) + CELL(0.000 ns) = 3.956 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 5.246 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 4 REG LCFF_X29_Y1_N3 1 " "Info: 4: + IC(0.672 ns) + CELL(0.618 ns) = 5.246 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.802 ns ( 34.35 % ) " "Info: Total cell delay = 1.802 ns ( 34.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.444 ns ( 65.65 % ) " "Info: Total interconnect delay = 3.444 ns ( 65.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { datab[4] inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.246 ns" { datab[4] {} datab[4]~combout {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 0.908ns 1.864ns 0.672ns } { 0.000ns 0.827ns 0.357ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[4\] source 5.246 ns - Longest register " "Info: - Longest clock path from clock \"datab\[4\]\" to source register is 5.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns datab\[4\] 1 CLK PIN_V12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 2; CLK Node = 'datab\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[4] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.357 ns) 2.092 ns inst4 2 COMB LCCOMB_X17_Y2_N0 1 " "Info: 2: + IC(0.908 ns) + CELL(0.357 ns) = 2.092 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { datab[4] inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 3.956 ns inst4~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(1.864 ns) + CELL(0.000 ns) = 3.956 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 5.246 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 4 REG LCFF_X29_Y1_N21 2 " "Info: 4: + IC(0.672 ns) + CELL(0.618 ns) = 5.246 ns; Loc. = LCFF_X29_Y1_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.802 ns ( 34.35 % ) " "Info: Total cell delay = 1.802 ns ( 34.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.444 ns ( 65.65 % ) " "Info: Total interconnect delay = 3.444 ns ( 65.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { datab[4] inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.246 ns" { datab[4] {} datab[4]~combout {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 0.908ns 1.864ns 0.672ns } { 0.000ns 0.827ns 0.357ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { datab[4] inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.246 ns" { datab[4] {} datab[4]~combout {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 0.908ns 1.864ns 0.672ns } { 0.000ns 0.827ns 0.357ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { datab[4] inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.246 ns" { datab[4] {} datab[4]~combout {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 0.908ns 1.864ns 0.672ns } { 0.000ns 0.827ns 0.357ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.430 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.222ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { datab[4] inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.246 ns" { datab[4] {} datab[4]~combout {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 0.908ns 1.864ns 0.672ns } { 0.000ns 0.827ns 0.357ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { datab[4] inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.246 ns" { datab[4] {} datab[4]~combout {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 0.908ns 1.864ns 0.672ns } { 0.000ns 0.827ns 0.357ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] clk 1.606 ns " "Info: Found hold time violation between source  pin or register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" and destination pin or register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" for clock \"clk\" (Hold time is 1.606 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.969 ns + Largest " "Info: + Largest clock skew is 1.969 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.549 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns clk 1 CLK PIN_U19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 392 120 288 408 "clk" "" } { 368 672 736 378 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.712 ns) 2.712 ns lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[1\] 2 REG LCFF_X17_Y3_N19 3 " "Info: 2: + IC(1.180 ns) + CELL(0.712 ns) = 2.712 ns; Loc. = LCFF_X17_Y3_N19; Fanout = 3; REG Node = 'lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { clk lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_ulh.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cntr_ulh.tdf" 90 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.272 ns) 3.224 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0 3 COMB LCCOMB_X17_Y3_N4 1 " "Info: 3: + IC(0.240 ns) + CELL(0.272 ns) = 3.224 ns; Loc. = LCCOMB_X17_Y3_N4; Fanout = 1; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.272 ns) 3.729 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1 4 COMB LCCOMB_X17_Y3_N8 2 " "Info: 4: + IC(0.233 ns) + CELL(0.272 ns) = 3.729 ns; Loc. = LCCOMB_X17_Y3_N8; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.154 ns) 4.395 ns inst4 5 COMB LCCOMB_X17_Y2_N0 1 " "Info: 5: + IC(0.512 ns) + CELL(0.154 ns) = 4.395 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 6.259 ns inst4~clkctrl 6 COMB CLKCTRL_G1 8 " "Info: 6: + IC(1.864 ns) + CELL(0.000 ns) = 6.259 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 7.549 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 7 REG LCFF_X29_Y1_N31 2 " "Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 7.549 ns; Loc. = LCFF_X29_Y1_N31; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.848 ns ( 37.73 % ) " "Info: Total cell delay = 2.848 ns ( 37.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.701 ns ( 62.27 % ) " "Info: Total interconnect delay = 4.701 ns ( 62.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { clk lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { clk {} clk~combout {} lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 1.180ns 0.240ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.712ns 0.272ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.580 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns clk 1 CLK PIN_U19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 392 120 288 408 "clk" "" } { 368 672 736 378 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.378 ns) 2.426 ns inst4 2 COMB LCCOMB_X17_Y2_N0 1 " "Info: 2: + IC(1.228 ns) + CELL(0.378 ns) = 2.426 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { clk inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 4.290 ns inst4~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(1.864 ns) + CELL(0.000 ns) = 4.290 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 5.580 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 4 REG LCFF_X29_Y1_N17 2 " "Info: 4: + IC(0.672 ns) + CELL(0.618 ns) = 5.580 ns; Loc. = LCFF_X29_Y1_N17; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 32.54 % ) " "Info: Total cell delay = 1.816 ns ( 32.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.764 ns ( 67.46 % ) " "Info: Total interconnect delay = 3.764 ns ( 67.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.580 ns" { clk inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.580 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 1.228ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { clk lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { clk {} clk~combout {} lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 1.180ns 0.240ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.712ns 0.272ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.580 ns" { clk inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.580 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 1.228ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.418 ns - Shortest register register " "Info: - Shortest register to register delay is 0.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 1 REG LCFF_X29_Y1_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y1_N17; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 0.263 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~4 2 COMB LCCOMB_X29_Y1_N30 1 " "Info: 2: + IC(0.210 ns) + CELL(0.053 ns) = 0.263 ns; Loc. = LCCOMB_X29_Y1_N30; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 } "NODE_NAME" } } { "lpm_shiftreg0.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/lpm_shiftreg0.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.418 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG LCFF_X29_Y1_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.418 ns; Loc. = LCFF_X29_Y1_N31; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 49.76 % ) " "Info: Total cell delay = 0.208 ns ( 49.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.210 ns ( 50.24 % ) " "Info: Total interconnect delay = 0.210 ns ( 50.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.418 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.210ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { clk lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { clk {} clk~combout {} lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 1.180ns 0.240ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.712ns 0.272ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.580 ns" { clk inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.580 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 1.228ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.378ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.418 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.210ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "datab\[7\] 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"datab\[7\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] datab\[7\] 172 ps " "Info: Found hold time violation between source  pin or register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" and destination pin or register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" for clock \"datab\[7\]\" (Hold time is 172 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.535 ns + Largest " "Info: + Largest clock skew is 0.535 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[7\] destination 6.312 ns + Longest register " "Info: + Longest clock path from clock \"datab\[7\]\" to destination register is 6.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns datab\[7\] 1 CLK PIN_Y13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y13; Fanout = 2; CLK Node = 'datab\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[7] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.378 ns) 2.337 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~2 2 COMB LCCOMB_X17_Y3_N0 2 " "Info: 2: + IC(1.122 ns) + CELL(0.378 ns) = 2.337 ns; Loc. = LCCOMB_X17_Y3_N0; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { datab[7] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.272 ns) 3.158 ns inst4 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.549 ns) + CELL(0.272 ns) = 3.158 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 5.022 ns inst4~clkctrl 4 COMB CLKCTRL_G1 8 " "Info: 4: + IC(1.864 ns) + CELL(0.000 ns) = 5.022 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 6.312 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 5 REG LCFF_X29_Y1_N31 2 " "Info: 5: + IC(0.672 ns) + CELL(0.618 ns) = 6.312 ns; Loc. = LCFF_X29_Y1_N31; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.105 ns ( 33.35 % ) " "Info: Total cell delay = 2.105 ns ( 33.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.207 ns ( 66.65 % ) " "Info: Total interconnect delay = 4.207 ns ( 66.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.312 ns" { datab[7] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.312 ns" { datab[7] {} datab[7]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 1.122ns 0.549ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.378ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[7\] source 5.777 ns - Shortest register " "Info: - Shortest clock path from clock \"datab\[7\]\" to source register is 5.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns datab\[7\] 1 CLK PIN_Y13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y13; Fanout = 2; CLK Node = 'datab\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[7] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.154 ns) 2.066 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|op_1~0 2 COMB LCCOMB_X17_Y3_N12 2 " "Info: 2: + IC(1.075 ns) + CELL(0.154 ns) = 2.066 ns; Loc. = LCCOMB_X17_Y3_N12; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|op_1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { datab[7] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.053 ns) 2.623 ns inst4 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.504 ns) + CELL(0.053 ns) = 2.623 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 4.487 ns inst4~clkctrl 4 COMB CLKCTRL_G1 8 " "Info: 4: + IC(1.864 ns) + CELL(0.000 ns) = 4.487 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 5.777 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 5 REG LCFF_X29_Y1_N17 2 " "Info: 5: + IC(0.672 ns) + CELL(0.618 ns) = 5.777 ns; Loc. = LCFF_X29_Y1_N17; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.662 ns ( 28.77 % ) " "Info: Total cell delay = 1.662 ns ( 28.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.115 ns ( 71.23 % ) " "Info: Total interconnect delay = 4.115 ns ( 71.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.777 ns" { datab[7] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.777 ns" { datab[7] {} datab[7]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 1.075ns 0.504ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.154ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.312 ns" { datab[7] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.312 ns" { datab[7] {} datab[7]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 1.122ns 0.549ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.378ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.777 ns" { datab[7] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.777 ns" { datab[7] {} datab[7]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 1.075ns 0.504ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.154ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.418 ns - Shortest register register " "Info: - Shortest register to register delay is 0.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 1 REG LCFF_X29_Y1_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y1_N17; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 0.263 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~4 2 COMB LCCOMB_X29_Y1_N30 1 " "Info: 2: + IC(0.210 ns) + CELL(0.053 ns) = 0.263 ns; Loc. = LCCOMB_X29_Y1_N30; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 } "NODE_NAME" } } { "lpm_shiftreg0.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/lpm_shiftreg0.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.418 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG LCFF_X29_Y1_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.418 ns; Loc. = LCFF_X29_Y1_N31; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 49.76 % ) " "Info: Total cell delay = 0.208 ns ( 49.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.210 ns ( 50.24 % ) " "Info: Total interconnect delay = 0.210 ns ( 50.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.418 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.210ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.312 ns" { datab[7] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.312 ns" { datab[7] {} datab[7]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~2 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 1.122ns 0.549ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.378ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.777 ns" { datab[7] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.777 ns" { datab[7] {} datab[7]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|op_1~0 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 1.075ns 0.504ns 1.864ns 0.672ns } { 0.000ns 0.837ns 0.154ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.418 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.210ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] dataa\[7\] datab\[4\] 1.618 ns register " "Info: tsu for register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]\" (data pin = \"dataa\[7\]\", clock pin = \"datab\[4\]\") is 1.618 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.774 ns + Longest pin register " "Info: + Longest pin to register delay is 6.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns dataa\[7\] 1 PIN PIN_E21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E21; Fanout = 1; PIN Node = 'dataa\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataa[7] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 328 416 584 344 "dataa\[7..0\]" "" } { 424 664 712 434 "dataa\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.564 ns) + CELL(0.225 ns) 6.619 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0 2 COMB LCCOMB_X29_Y1_N2 1 " "Info: 2: + IC(5.564 ns) + CELL(0.225 ns) = 6.619 ns; Loc. = LCCOMB_X29_Y1_N2; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.789 ns" { dataa[7] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "lpm_shiftreg0.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/lpm_shiftreg0.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.774 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 3 REG LCFF_X29_Y1_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.774 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 17.86 % ) " "Info: Total cell delay = 1.210 ns ( 17.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.564 ns ( 82.14 % ) " "Info: Total interconnect delay = 5.564 ns ( 82.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { dataa[7] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.774 ns" { dataa[7] {} dataa[7]~combout {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 5.564ns 0.000ns } { 0.000ns 0.830ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datab\[4\] destination 5.246 ns - Shortest register " "Info: - Shortest clock path from clock \"datab\[4\]\" to destination register is 5.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns datab\[4\] 1 CLK PIN_V12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 2; CLK Node = 'datab\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[4] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.357 ns) 2.092 ns inst4 2 COMB LCCOMB_X17_Y2_N0 1 " "Info: 2: + IC(0.908 ns) + CELL(0.357 ns) = 2.092 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { datab[4] inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 3.956 ns inst4~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(1.864 ns) + CELL(0.000 ns) = 3.956 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 5.246 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 4 REG LCFF_X29_Y1_N3 1 " "Info: 4: + IC(0.672 ns) + CELL(0.618 ns) = 5.246 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.802 ns ( 34.35 % ) " "Info: Total cell delay = 1.802 ns ( 34.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.444 ns ( 65.65 % ) " "Info: Total interconnect delay = 3.444 ns ( 65.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { datab[4] inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.246 ns" { datab[4] {} datab[4]~combout {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 0.908ns 1.864ns 0.672ns } { 0.000ns 0.827ns 0.357ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { dataa[7] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.774 ns" { dataa[7] {} dataa[7]~combout {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 5.564ns 0.000ns } { 0.000ns 0.830ns 0.225ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { datab[4] inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.246 ns" { datab[4] {} datab[4]~combout {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 0.908ns 1.864ns 0.672ns } { 0.000ns 0.827ns 0.357ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk result\[7\] lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 12.116 ns register " "Info: tco from clock \"clk\" to destination pin \"result\[7\]\" through register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]\" is 12.116 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.549 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns clk 1 CLK PIN_U19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 392 120 288 408 "clk" "" } { 368 672 736 378 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.712 ns) 2.712 ns lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[1\] 2 REG LCFF_X17_Y3_N19 3 " "Info: 2: + IC(1.180 ns) + CELL(0.712 ns) = 2.712 ns; Loc. = LCFF_X17_Y3_N19; Fanout = 3; REG Node = 'lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { clk lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_ulh.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cntr_ulh.tdf" 90 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.272 ns) 3.224 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0 3 COMB LCCOMB_X17_Y3_N4 1 " "Info: 3: + IC(0.240 ns) + CELL(0.272 ns) = 3.224 ns; Loc. = LCCOMB_X17_Y3_N4; Fanout = 1; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.272 ns) 3.729 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1 4 COMB LCCOMB_X17_Y3_N8 2 " "Info: 4: + IC(0.233 ns) + CELL(0.272 ns) = 3.729 ns; Loc. = LCCOMB_X17_Y3_N8; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.154 ns) 4.395 ns inst4 5 COMB LCCOMB_X17_Y2_N0 1 " "Info: 5: + IC(0.512 ns) + CELL(0.154 ns) = 4.395 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 6.259 ns inst4~clkctrl 6 COMB CLKCTRL_G1 8 " "Info: 6: + IC(1.864 ns) + CELL(0.000 ns) = 6.259 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 7.549 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 7 REG LCFF_X29_Y1_N3 1 " "Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 7.549 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.848 ns ( 37.73 % ) " "Info: Total cell delay = 2.848 ns ( 37.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.701 ns ( 62.27 % ) " "Info: Total interconnect delay = 4.701 ns ( 62.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { clk lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { clk {} clk~combout {} lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.180ns 0.240ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.712ns 0.272ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.473 ns + Longest register pin " "Info: + Longest register to pin delay is 4.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\] 1 REG LCFF_X29_Y1_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y1_N3; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.339 ns) + CELL(2.134 ns) 4.473 ns result\[7\] 2 PIN PIN_K3 0 " "Info: 2: + IC(2.339 ns) + CELL(2.134 ns) = 4.473 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'result\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.473 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] result[7] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 352 1168 1344 368 "result\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 47.71 % ) " "Info: Total cell delay = 2.134 ns ( 47.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.339 ns ( 52.29 % ) " "Info: Total interconnect delay = 2.339 ns ( 52.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.473 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] result[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.473 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} result[7] {} } { 0.000ns 2.339ns } { 0.000ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { clk lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { clk {} clk~combout {} lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} } { 0.000ns 0.000ns 1.180ns 0.240ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.712ns 0.272ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.473 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] result[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.473 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] {} result[7] {} } { 0.000ns 2.339ns } { 0.000ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "datab\[4\] result\[7\] 9.795 ns Longest " "Info: Longest tpd from source pin \"datab\[4\]\" to destination pin \"result\[7\]\" is 9.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns datab\[4\] 1 CLK PIN_V12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 2; CLK Node = 'datab\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { datab[4] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 440 120 288 456 "datab\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.774 ns) + CELL(0.272 ns) 4.873 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~3 2 COMB LCCOMB_X17_Y2_N20 8 " "Info: 2: + IC(3.774 ns) + CELL(0.272 ns) = 4.873 ns; Loc. = LCCOMB_X17_Y2_N20; Fanout = 8; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.046 ns" { datab[4] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~3 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.792 ns) + CELL(2.130 ns) 9.795 ns result\[7\] 3 PIN PIN_K3 0 " "Info: 3: + IC(2.792 ns) + CELL(2.130 ns) = 9.795 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'result\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.922 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~3 result[7] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 352 1168 1344 368 "result\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.229 ns ( 32.97 % ) " "Info: Total cell delay = 3.229 ns ( 32.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.566 ns ( 67.03 % ) " "Info: Total interconnect delay = 6.566 ns ( 67.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.795 ns" { datab[4] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~3 result[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.795 ns" { datab[4] {} datab[4]~combout {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~3 {} result[7] {} } { 0.000ns 0.000ns 3.774ns 2.792ns } { 0.000ns 0.827ns 0.272ns 2.130ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] dataa\[3\] clk 2.818 ns register " "Info: th for register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" (data pin = \"dataa\[3\]\", clock pin = \"clk\") is 2.818 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.549 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns clk 1 CLK PIN_U19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 392 120 288 408 "clk" "" } { 368 672 736 378 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.712 ns) 2.712 ns lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[1\] 2 REG LCFF_X17_Y3_N19 3 " "Info: 2: + IC(1.180 ns) + CELL(0.712 ns) = 2.712 ns; Loc. = LCFF_X17_Y3_N19; Fanout = 3; REG Node = 'lpm_counter2:inst2\|lpm_counter:lpm_counter_component\|cntr_ulh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { clk lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_ulh.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cntr_ulh.tdf" 90 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.272 ns) 3.224 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0 3 COMB LCCOMB_X17_Y3_N4 1 " "Info: 3: + IC(0.240 ns) + CELL(0.272 ns) = 3.224 ns; Loc. = LCCOMB_X17_Y3_N4; Fanout = 1; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.272 ns) 3.729 ns lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1 4 COMB LCCOMB_X17_Y3_N8 2 " "Info: 4: + IC(0.233 ns) + CELL(0.272 ns) = 3.729 ns; Loc. = LCCOMB_X17_Y3_N8; Fanout = 2; COMB Node = 'lpm_compare2:inst3\|lpm_compare:lpm_compare_component\|cmpr_rlg:auto_generated\|aleb~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 } "NODE_NAME" } } { "db/cmpr_rlg.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_rlg.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.154 ns) 4.395 ns inst4 5 COMB LCCOMB_X17_Y2_N0 1 " "Info: 5: + IC(0.512 ns) + CELL(0.154 ns) = 4.395 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.000 ns) 6.259 ns inst4~clkctrl 6 COMB CLKCTRL_G1 8 " "Info: 6: + IC(1.864 ns) + CELL(0.000 ns) = 6.259 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 344 736 800 392 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 7.549 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 7 REG LCFF_X29_Y1_N31 2 " "Info: 7: + IC(0.672 ns) + CELL(0.618 ns) = 7.549 ns; Loc. = LCFF_X29_Y1_N31; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.848 ns ( 37.73 % ) " "Info: Total cell delay = 2.848 ns ( 37.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.701 ns ( 62.27 % ) " "Info: Total interconnect delay = 4.701 ns ( 62.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { clk lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { clk {} clk~combout {} lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 1.180ns 0.240ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.712ns 0.272ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.880 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns dataa\[3\] 1 PIN PIN_Y7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 1; PIN Node = 'dataa\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataa[3] } "NODE_NAME" } } { "WN_left_shift.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_left_shift.bdf" { { 328 416 584 344 "dataa\[7..0\]" "" } { 424 664 712 434 "dataa\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.724 ns) + CELL(0.154 ns) 4.725 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~4 2 COMB LCCOMB_X29_Y1_N30 1 " "Info: 2: + IC(3.724 ns) + CELL(0.154 ns) = 4.725 ns; Loc. = LCCOMB_X29_Y1_N30; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.878 ns" { dataa[3] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 } "NODE_NAME" } } { "lpm_shiftreg0.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/lpm_shiftreg0.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.880 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG LCFF_X29_Y1_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.880 ns; Loc. = LCFF_X29_Y1_N31; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.156 ns ( 23.69 % ) " "Info: Total cell delay = 1.156 ns ( 23.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.724 ns ( 76.31 % ) " "Info: Total interconnect delay = 3.724 ns ( 76.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.880 ns" { dataa[3] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.880 ns" { dataa[3] {} dataa[3]~combout {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 3.724ns 0.000ns } { 0.000ns 0.847ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { clk lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 inst4 inst4~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { clk {} clk~combout {} lpm_counter2:inst2|lpm_counter:lpm_counter_component|cntr_ulh:auto_generated|safe_q[1] {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~0 {} lpm_compare2:inst3|lpm_compare:lpm_compare_component|cmpr_rlg:auto_generated|aleb~1 {} inst4 {} inst4~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 1.180ns 0.240ns 0.233ns 0.512ns 1.864ns 0.672ns } { 0.000ns 0.820ns 0.712ns 0.272ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.880 ns" { dataa[3] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.880 ns" { dataa[3] {} dataa[3]~combout {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~4 {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 3.724ns 0.000ns } { 0.000ns 0.847ns 0.154ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 05:13:54 2020 " "Info: Processing ended: Mon Jan 27 05:13:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
