{"cve": {"data_type": "CVE", "data_format": "MITRE", "data_version": "4.0", "CVE_data_meta": {"ID": "CVE-2024-42279", "ASSIGNER": "cve@kernel.org"}, "problemtype": {"problemtype_data": [{"description": []}]}, "references": {"reference_data": [{"url": "https://git.kernel.org/stable/c/3feda3677e8bbe833c3a62a4091377a08f015b80", "name": "https://git.kernel.org/stable/c/3feda3677e8bbe833c3a62a4091377a08f015b80", "refsource": "", "tags": []}, {"url": "https://git.kernel.org/stable/c/45e03d35229b680b79dfea1103a1f2f07d0b5d75", "name": "https://git.kernel.org/stable/c/45e03d35229b680b79dfea1103a1f2f07d0b5d75", "refsource": "", "tags": []}, {"url": "https://git.kernel.org/stable/c/9cf71eb0faef4bff01df4264841b8465382d7927", "name": "https://git.kernel.org/stable/c/9cf71eb0faef4bff01df4264841b8465382d7927", "refsource": "", "tags": []}]}, "description": {"description_data": [{"lang": "en", "value": "In the Linux kernel, the following vulnerability has been resolved:\n\nspi: microchip-core: ensure TX and RX FIFOs are empty at start of a transfer\n\nWhile transmitting with rx_len == 0, the RX FIFO is not going to be\nemptied in the interrupt handler. A subsequent transfer could then\nread crap from the previous transfer out of the RX FIFO into the\nstart RX buffer. The core provides a register that will empty the RX and\nTX FIFOs, so do that before each transfer."}]}}, "configurations": {"CVE_data_version": "4.0", "nodes": []}, "impact": {}, "publishedDate": "2024-08-17T09:15Z", "lastModifiedDate": "2024-08-19T12:59Z"}