#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0xaaaaf4150770 .scope module, "top_tb" "top_tb" 2 2;
 .timescale -12 -12;
P_0xaaaaf415a130 .param/l "BANKS" 0 2 19, +C4<00000000000000000000000000001001>;
P_0xaaaaf415a170 .param/l "BANK_WIDTH" 1 2 44, +C4<00000000000000000000000000000100>;
P_0xaaaaf415a1b0 .param/l "DELIMITER" 0 2 31, +C4<00000000000000000000000000000011>;
P_0xaaaaf415a1f0 .param/l "EL_GATES" 0 2 25, +C4<00000000000000000000000000000001>;
P_0xaaaaf415a230 .param/l "HI_THRESHOLD" 0 2 22, +C4<00000000000000000000000001001011>;
P_0xaaaaf415a270 .param/l "LO_THRESHOLD" 0 2 23, +C4<00000000000000000000000001000110>;
P_0xaaaaf415a2b0 .param/l "NUM_DATA" 0 2 39, +C4<00000000000000000000101011110000>;
P_0xaaaaf415a2f0 .param/l "NUM_JUNK" 0 2 37, +C4<00000000000000000000000011001000>;
P_0xaaaaf415a330 .param/l "NUM_PREA" 0 2 38, +C4<00000000000000000000000001010000>;
P_0xaaaaf415a370 .param/l "NUM_ZERO" 0 2 40, +C4<000000000000000000000000000101001>;
P_0xaaaaf415a3b0 .param/l "ONE_IN_X_FLIPPED" 0 2 34, +C4<00000000000000000000000000000000>;
P_0xaaaaf415a3f0 .param/l "ONE_PERIOD" 0 2 27, +C4<00000000000000000000000000001010>;
P_0xaaaaf415a430 .param/l "PREAMBLE" 0 2 35, C4<00000000000000001111111111110000011111000000000011111100000000000000001111111111>;
P_0xaaaaf415a470 .param/l "PREAMBLE_MAX_LENGTH" 0 2 20, +C4<00000000000000000000000001010000>;
P_0xaaaaf415a4b0 .param/l "PRE_CORR_WIDTH" 1 2 46, +C4<00000000000000000000000000000111>;
P_0xaaaaf415a4f0 .param/l "PW" 0 2 26, +C4<00000000000000000000000000000010>;
P_0xaaaaf415a530 .param/l "RTCAL" 0 2 29, +C4<00000000000000000000000000010000>;
P_0xaaaaf415a570 .param/l "SAMPLING_N" 0 2 18, +C4<00000000000000000000000000000010>;
P_0xaaaaf415a5b0 .param/l "SCALING_BITS" 0 2 24, +C4<00000000000000000000000000000101>;
P_0xaaaaf415a5f0 .param/l "SEED" 0 2 41, +C4<00000000000000000000000000001010>;
P_0xaaaaf415a630 .param/l "SEND_DATA" 1 2 56, C4<10>;
P_0xaaaaf415a670 .param/l "SEND_JUNK" 1 2 56, C4<00>;
P_0xaaaaf415a6b0 .param/l "SEND_PREA" 1 2 56, C4<01>;
P_0xaaaaf415a6f0 .param/l "SEND_ZERO" 1 2 56, C4<11>;
P_0xaaaaf415a730 .param/l "SYMBOL_MAX_LENGTH" 0 2 21, +C4<00000000000000000000000000001101>;
P_0xaaaaf415a770 .param/l "SYM_CORR_WIDTH" 1 2 45, +C4<00000000000000000000000000000100>;
P_0xaaaaf415a7b0 .param/l "SYM_PERIOD" 0 2 36, C4<1011>;
P_0xaaaaf415a7f0 .param/l "TRCAL" 0 2 30, +C4<00000000000000000000000000100000>;
P_0xaaaaf415a830 .param/l "ZERO_PERIOD" 0 2 28, +C4<00000000000000000000000000000110>;
L_0xaaaaf41962a0 .functor AND 1, v0xaaaaf404add0_0, L_0xaaaaf4196180, C4<1>, C4<1>;
L_0xaaaaf4196630 .functor AND 1, L_0xaaaaf4196400, L_0xaaaaf41964f0, C4<1>, C4<1>;
L_0xaaaaf4196740 .functor AND 1, L_0xaaaaf4196630, v0xaaaaf404add0_0, C4<1>, C4<1>;
L_0xaaaaf4196a50 .functor AND 1, L_0xaaaaf4196850, L_0xaaaaf4196920, C4<1>, C4<1>;
L_0xaaaaf4196b90 .functor AND 1, L_0xaaaaf4196a50, v0xaaaaf404add0_0, C4<1>, C4<1>;
v0xaaaaf4179ab0_0 .net *"_s12", 0 0, L_0xaaaaf4196400;  1 drivers
L_0xffff9e4c8530 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaf4179b90_0 .net/2u *"_s14", 1 0, L_0xffff9e4c8530;  1 drivers
v0xaaaaf4179c70_0 .net *"_s16", 0 0, L_0xaaaaf41964f0;  1 drivers
v0xaaaaf4179d40_0 .net *"_s18", 0 0, L_0xaaaaf4196630;  1 drivers
v0xaaaaf4179e00_0 .net *"_s22", 0 0, L_0xaaaaf4196850;  1 drivers
L_0xffff9e4c8578 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0xaaaaf4179f10_0 .net/2u *"_s24", 1 0, L_0xffff9e4c8578;  1 drivers
v0xaaaaf4179ff0_0 .net *"_s26", 0 0, L_0xaaaaf4196920;  1 drivers
v0xaaaaf417a0b0_0 .net *"_s28", 0 0, L_0xaaaaf4196a50;  1 drivers
L_0xffff9e4c84e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaf417a170_0 .net/2u *"_s6", 1 0, L_0xffff9e4c84e8;  1 drivers
v0xaaaaf417a250_0 .net *"_s8", 0 0, L_0xaaaaf4196180;  1 drivers
v0xaaaaf417a310_0 .var "clk", 0 0;
v0xaaaaf417a3b0_0 .net "encoder_rst", 0 0, L_0xaaaaf4196740;  1 drivers
v0xaaaaf417a450_0 .net "fm0", 0 0, v0xaaaaf4036530_0;  1 drivers
v0xaaaaf417a520_0 .var "in_dat", 0 0;
v0xaaaaf417a5f0_0 .var "next_state", 1 0;
v0xaaaaf417a690_0 .net "out_dat", 0 0, L_0xaaaaf3fb3aa0;  1 drivers
v0xaaaaf417a760_0 .net "out_vld", 0 0, L_0xaaaaf3fb41c0;  1 drivers
v0xaaaaf417a830_0 .var "preamble", 79 0;
v0xaaaaf417a8d0_0 .var "prev_state", 1 0;
v0xaaaaf417a990_0 .var/queue "queue";
v0xaaaaf417aa50_0 .net "queue_rst", 0 0, L_0xaaaaf4196b90;  1 drivers
v0xaaaaf417ab10_0 .var/i "seed", 31 0;
v0xaaaaf417abf0_0 .var "send_bit", 0 0;
v0xaaaaf417acc0_0 .var/i "send_count", 31 0;
v0xaaaaf417ad80_0 .net "send_rdy", 0 0, L_0xaaaaf4195ee0;  1 drivers
v0xaaaaf417ae50_0 .var "send_state", 1 0;
v0xaaaaf417af10_0 .net "send_strobe", 0 0, v0xaaaaf404add0_0;  1 drivers
E_0xaaaaf3fb7a20 .event edge, v0xaaaaf417ae50_0, v0xaaaaf417acc0_0;
L_0xaaaaf4196180 .cmp/eq 2, v0xaaaaf417ae50_0, L_0xffff9e4c84e8;
L_0xaaaaf4196400 .cmp/ne 2, v0xaaaaf417a5f0_0, v0xaaaaf417ae50_0;
L_0xaaaaf41964f0 .cmp/eq 2, v0xaaaaf417a5f0_0, L_0xffff9e4c8530;
L_0xaaaaf4196850 .cmp/ne 2, v0xaaaaf417a5f0_0, v0xaaaaf417ae50_0;
L_0xaaaaf4196920 .cmp/eq 2, v0xaaaaf417a5f0_0, L_0xffff9e4c8578;
S_0xaaaaf40fdd70 .scope module, "fm0_encoder_u1" "fm0_encoder" 2 108, 3 1 0, S_0xaaaaf4150770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "sym_period"
    .port_info 3 /INPUT 1 "in_bit"
    .port_info 4 /OUTPUT 1 "in_rdy"
    .port_info 5 /OUTPUT 1 "out_fm0"
    .port_info 6 /INPUT 1 "out_rdy"
P_0xaaaaf4159670 .param/l "S1" 1 3 11, C4<00>;
P_0xaaaaf41596b0 .param/l "S2" 1 3 12, C4<01>;
P_0xaaaaf41596f0 .param/l "S3" 1 3 13, C4<10>;
P_0xaaaaf4159730 .param/l "S4" 1 3 14, C4<11>;
L_0xaaaaf4195ee0 .functor AND 1, L_0xaaaaf4195fa0, L_0xaaaaf41962a0, C4<1>, C4<1>;
v0xaaaaf40f9150_0 .net *"_s0", 31 0, L_0xaaaaf4195d50;  1 drivers
v0xaaaaf40f6100_0 .net *"_s10", 31 0, L_0xaaaaf4195e40;  1 drivers
v0xaaaaf413fad0_0 .net *"_s12", 0 0, L_0xaaaaf4195fa0;  1 drivers
L_0xffff9e4c8410 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf4142180_0 .net *"_s3", 27 0, L_0xffff9e4c8410;  1 drivers
L_0xffff9e4c85c0 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf411dc50_0 .net *"_s4", 31 0, L_0xffff9e4c85c0;  1 drivers
L_0xffff9e4c8458 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf4118c10_0 .net/2u *"_s8", 31 0, L_0xffff9e4c8458;  1 drivers
v0xaaaaf414bb90_0 .net "clk", 0 0, v0xaaaaf417a310_0;  1 drivers
v0xaaaaf4099220_0 .var "curr_symbol", 1 0;
v0xaaaaf40362d0_0 .net "in_bit", 0 0, v0xaaaaf417abf0_0;  1 drivers
v0xaaaaf4036390_0 .net "in_rdy", 0 0, L_0xaaaaf4195ee0;  alias, 1 drivers
v0xaaaaf4036450_0 .var "next_symbol", 1 0;
v0xaaaaf4036530_0 .var "out_fm0", 0 0;
v0xaaaaf40365f0_0 .net "out_rdy", 0 0, L_0xaaaaf41962a0;  1 drivers
v0xaaaaf3f3e550_0 .net "rst", 0 0, L_0xaaaaf4196740;  alias, 1 drivers
v0xaaaaf3f3e610_0 .var "sample_count", 3 0;
L_0xffff9e4c84a0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f3e6f0_0 .net "sym_period", 3 0, L_0xffff9e4c84a0;  1 drivers
E_0xaaaaf3fba2e0 .event posedge, v0xaaaaf3f3e550_0, v0xaaaaf414bb90_0;
E_0xaaaaf3fbac60 .event edge, v0xaaaaf4099220_0, v0xaaaaf40362d0_0, v0xaaaaf3f3e610_0, v0xaaaaf3f3e6f0_0;
L_0xaaaaf4195d50 .concat [ 4 28 0 0], v0xaaaaf3f3e610_0, L_0xffff9e4c8410;
L_0xaaaaf4195e40 .arith/sub 32, L_0xffff9e4c85c0, L_0xffff9e4c8458;
L_0xaaaaf4195fa0 .cmp/eq 32, L_0xaaaaf4195d50, L_0xaaaaf4195e40;
S_0xaaaaf40fec10 .scope module, "strb_gen_u1" "strb_gen" 2 101, 4 2 0, S_0xaaaaf4150770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "strobe"
P_0xaaaaf404c2f0 .param/l "N" 0 4 3, +C4<00000000000000000000000000000010>;
v0xaaaaf404abb0_0 .net "clk", 0 0, v0xaaaaf417a310_0;  alias, 1 drivers
v0xaaaaf404ac70_0 .var "counter", 0 0;
L_0xffff9e4c83c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaf404ad30_0 .net "rst", 0 0, L_0xffff9e4c83c8;  1 drivers
v0xaaaaf404add0_0 .var "strobe", 0 0;
E_0xaaaaf3fb6c20 .event posedge, v0xaaaaf414bb90_0;
S_0xaaaaf40e8a90 .scope module, "top_u1" "top" 2 89, 5 5 0, S_0xaaaaf4150770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sys_clk"
    .port_info 1 /INPUT 1 "sys_rst"
    .port_info 2 /INPUT 1 "pmod1"
    .port_info 3 /OUTPUT 1 "pmod2"
    .port_info 4 /OUTPUT 1 "pmod3"
    .port_info 5 /OUTPUT 1 "pmod4"
    .port_info 6 /OUTPUT 1 "pmod7"
    .port_info 7 /OUTPUT 1 "pmod8"
    .port_info 8 /OUTPUT 1 "pmod9"
    .port_info 9 /OUTPUT 1 "pmod10"
P_0xaaaaf4047100 .param/l "BANKS" 0 5 7, +C4<00000000000000000000000000001001>;
P_0xaaaaf4047140 .param/l "BANK_WIDTH" 1 5 33, +C4<00000000000000000000000000000100>;
P_0xaaaaf4047180 .param/l "DELIMITER" 0 5 19, +C4<00000000000000000000000000000011>;
P_0xaaaaf40471c0 .param/l "EL_GATES" 0 5 13, +C4<00000000000000000000000000000001>;
P_0xaaaaf4047200 .param/l "HI_THRESHOLD" 0 5 10, +C4<00000000000000000000000001001011>;
P_0xaaaaf4047240 .param/l "LO_THRESHOLD" 0 5 11, +C4<00000000000000000000000001000110>;
P_0xaaaaf4047280 .param/l "ONE_PERIOD" 0 5 15, +C4<00000000000000000000000000001010>;
P_0xaaaaf40472c0 .param/l "PREAMBLE_MAX_LENGTH" 0 5 8, +C4<00000000000000000000000001010000>;
P_0xaaaaf4047300 .param/l "PW" 0 5 14, +C4<00000000000000000000000000000010>;
P_0xaaaaf4047340 .param/l "RTCAL" 0 5 17, +C4<00000000000000000000000000010000>;
P_0xaaaaf4047380 .param/l "SAMPLING_N" 0 5 6, +C4<00000000000000000000000000000010>;
P_0xaaaaf40473c0 .param/l "SCALING_BITS" 0 5 12, +C4<00000000000000000000000000000101>;
P_0xaaaaf4047400 .param/l "SYMBOL_MAX_LENGTH" 0 5 9, +C4<00000000000000000000000000001101>;
P_0xaaaaf4047440 .param/l "TRCAL" 0 5 18, +C4<00000000000000000000000000100000>;
P_0xaaaaf4047480 .param/l "ZERO_PERIOD" 0 5 16, +C4<00000000000000000000000000000110>;
L_0xaaaaf3fb48e0 .functor BUFZ 1, v0xaaaaf417a520_0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf3fb3f60 .functor BUFZ 1, v0xaaaaf416d500_0, C4<0>, C4<0>, C4<0>;
L_0xffff9e4c8380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaaaaf3fb3840 .functor BUFZ 1, L_0xffff9e4c8380, C4<0>, C4<0>, C4<0>;
L_0xaaaaf3fb3aa0 .functor BUFZ 1, L_0xaaaaf418fb50, C4<0>, C4<0>, C4<0>;
L_0xaaaaf3fb41c0 .functor BUFZ 1, v0xaaaaf3fd2e10_0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf41568d0 .functor BUFZ 1, L_0xaaaaf417b3d0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf4156940 .functor BUFZ 1, L_0xaaaaf418bfe0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf417b280 .functor BUFZ 1, v0xaaaaf417a310_0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf418fd50 .functor OR 1, L_0xaaaaf418bfe0, L_0xaaaaf3fb3840, C4<0>, C4<0>;
L_0xaaaaf41900f0 .functor OR 1, L_0xaaaaf418bfe0, L_0xaaaaf3fb3840, C4<0>, C4<0>;
L_0xaaaaf41956c0 .functor OR 1, L_0xaaaaf4195620, L_0xaaaaf3fb3840, C4<0>, C4<0>;
L_0xaaaaf4195c20 .functor OR 1, L_0xaaaaf4195b80, L_0xaaaaf3fb3840, C4<0>, C4<0>;
v0xaaaaf4177fd0_0 .net *"_s21", 0 0, L_0xaaaaf4195620;  1 drivers
v0xaaaaf41780b0_0 .net *"_s25", 0 0, L_0xaaaaf4195b80;  1 drivers
v0xaaaaf4178170_0 .net "bits_detector_out_dat", 0 0, L_0xaaaaf418fb50;  1 drivers
v0xaaaaf4178210_0 .net "bits_detector_out_vld", 0 0, v0xaaaaf3fd2e10_0;  1 drivers
v0xaaaaf41782b0_0 .net "clk", 0 0, L_0xaaaaf417b280;  1 drivers
v0xaaaaf4178350_0 .net "crc16_chk", 0 0, L_0xaaaaf4190000;  1 drivers
v0xaaaaf4178440_0 .net "crc16_val", 15 0, v0xaaaaf3fe8000_0;  1 drivers
v0xaaaaf41784e0_0 .net "crc5_chk", 0 0, L_0xaaaaf41954a0;  1 drivers
v0xaaaaf4178580_0 .net "crc5_val", 4 0, v0xaaaaf3fdea50_0;  1 drivers
v0xaaaaf4178620_0 .net "ctrl_fsm_out_dat", 0 0, v0xaaaaf415b1b0_0;  1 drivers
v0xaaaaf41786c0_0 .net "ctrl_fsm_out_rdy", 0 0, L_0xaaaaf4195ac0;  1 drivers
v0xaaaaf4178760_0 .net "frequency_bank", 3 0, L_0xaaaaf418c0f0;  1 drivers
v0xaaaaf4178850_0 .net "output_pie_preamble", 0 0, L_0xaaaaf4195150;  1 drivers
v0xaaaaf4178940_0 .net "pmod1", 0 0, v0xaaaaf417a520_0;  1 drivers
o0xffff9e5159b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf4178a00_0 .net "pmod10", 0 0, o0xffff9e5159b8;  0 drivers
v0xaaaaf4178ac0_0 .net "pmod2", 0 0, L_0xaaaaf3fb3f60;  1 drivers
v0xaaaaf4178b80_0 .net "pmod3", 0 0, L_0xaaaaf3fb3aa0;  alias, 1 drivers
v0xaaaaf4178c40_0 .net "pmod4", 0 0, L_0xaaaaf3fb41c0;  alias, 1 drivers
v0xaaaaf4178d00_0 .net "pmod7", 0 0, L_0xaaaaf41568d0;  1 drivers
v0xaaaaf4178dc0_0 .net "pmod8", 0 0, L_0xaaaaf4156940;  1 drivers
o0xffff9e515ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf4178e80_0 .net "pmod9", 0 0, o0xffff9e515ad8;  0 drivers
v0xaaaaf4178f40_0 .net "preamble_detected", 0 0, L_0xaaaaf418bfe0;  1 drivers
v0xaaaaf4179000_0 .net "preamble_detector_out_dat", 0 0, v0xaaaaf4171660_0;  1 drivers
v0xaaaaf41790a0_0 .net "preamble_detector_out_vld", 0 0, v0xaaaaf41763f0_0;  1 drivers
v0xaaaaf4179140_0 .net "receiving", 0 0, L_0xaaaaf41904b0;  1 drivers
v0xaaaaf41791e0_0 .net "rst", 0 0, L_0xaaaaf3fb3840;  1 drivers
v0xaaaaf4179280_0 .net "rx_in", 0 0, L_0xaaaaf3fb48e0;  1 drivers
v0xaaaaf4179320_0 .net "sample_strobe", 0 0, L_0xaaaaf417b3d0;  1 drivers
v0xaaaaf41793c0_0 .net "sampler_out_dat", 0 0, L_0xaaaaf418b5a0;  1 drivers
v0xaaaaf4179460_0 .net "sampler_out_vld", 0 0, L_0xaaaaf418b720;  1 drivers
v0xaaaaf4179500_0 .net "sending", 0 0, L_0xaaaaf4190db0;  1 drivers
v0xaaaaf41795d0_0 .net "sys_clk", 0 0, v0xaaaaf417a310_0;  alias, 1 drivers
v0xaaaaf41796c0_0 .net "sys_rst", 0 0, L_0xffff9e4c8380;  1 drivers
v0xaaaaf4179970_0 .net "tx_out", 0 0, v0xaaaaf416d500_0;  1 drivers
L_0xaaaaf4195620 .reduce/nor L_0xaaaaf4190db0;
L_0xaaaaf4195b80 .reduce/nor L_0xaaaaf4190db0;
S_0xaaaaf40fff20 .scope module, "bits_detector_u1" "bits_detector" 5 127, 6 3 0, S_0xaaaaf40e8a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /INPUT 4 "frequency_bank"
    .port_info 5 /OUTPUT 1 "out_dat"
    .port_info 6 /OUTPUT 1 "out_vld"
P_0xaaaaf3f4a5d0 .param/l "BANKS" 0 6 5, +C4<00000000000000000000000000001001>;
P_0xaaaaf3f4a610 .param/l "BANK_WIDTH" 1 6 17, +C4<00000000000000000000000000000100>;
P_0xaaaaf3f4a650 .param/l "CORR_WIDTH" 1 6 18, +C4<00000000000000000000000000000100>;
P_0xaaaaf3f4a690 .param/l "EL_GATES" 0 6 6, +C4<00000000000000000000000000000001>;
P_0xaaaaf3f4a6d0 .param/l "ERLY" 1 6 58, C4<11>;
P_0xaaaaf3f4a710 .param/l "LATE" 1 6 57, C4<01>;
P_0xaaaaf3f4a750 .param/l "LENGTH" 0 6 4, +C4<00000000000000000000000000001101>;
P_0xaaaaf3f4a790 .param/l "ONTIME" 1 6 56, C4<00>;
P_0xaaaaf3f4a7d0 .param/l "S1" 1 6 50, C4<00>;
P_0xaaaaf3f4a810 .param/l "S2" 1 6 51, C4<01>;
P_0xaaaaf3f4a850 .param/l "S3" 1 6 52, C4<10>;
P_0xaaaaf3f4a890 .param/l "S4" 1 6 53, C4<11>;
L_0xaaaaf418ec50 .functor AND 1, L_0xaaaaf418ed60, v0xaaaaf3fb1fe0_0, C4<1>, C4<1>;
L_0xaaaaf418f200 .functor AND 1, L_0xaaaaf418f080, v0xaaaaf3fb1fe0_0, C4<1>, C4<1>;
L_0xaaaaf418f5e0 .functor AND 1, L_0xaaaaf418f6f0, v0xaaaaf3fb1fe0_0, C4<1>, C4<1>;
L_0xaaaaf418fb50 .functor OR 1, L_0xaaaaf418f900, L_0xaaaaf418f9a0, C4<0>, C4<0>;
v0xaaaaf3fbe960_0 .net *"_s0", 31 0, L_0xaaaaf418e8c0;  1 drivers
v0xaaaaf3fbea60_0 .net *"_s10", 31 0, L_0xaaaaf418ebb0;  1 drivers
v0xaaaaf3fbeb40_0 .net *"_s12", 0 0, L_0xaaaaf418ed60;  1 drivers
v0xaaaaf3fbebe0_0 .net *"_s16", 31 0, L_0xaaaaf418ef40;  1 drivers
L_0xffff9e4c7570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3fbecc0_0 .net *"_s19", 25 0, L_0xffff9e4c7570;  1 drivers
L_0xffff9e4c75b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3fbbbb0_0 .net/2u *"_s20", 31 0, L_0xffff9e4c75b8;  1 drivers
v0xaaaaf3fbbc90_0 .net *"_s22", 0 0, L_0xaaaaf418f080;  1 drivers
v0xaaaaf3fbbd50_0 .net *"_s26", 31 0, L_0xaaaaf418f2c0;  1 drivers
L_0xffff9e4c7600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3fbbe30_0 .net *"_s29", 25 0, L_0xffff9e4c7600;  1 drivers
L_0xffff9e4c7498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3fbbf10_0 .net *"_s3", 25 0, L_0xffff9e4c7498;  1 drivers
v0xaaaaf3fc1680_0 .net *"_s30", 31 0, L_0xaaaaf418f3b0;  1 drivers
L_0xffff9e4c7648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3fc1760_0 .net *"_s33", 25 0, L_0xffff9e4c7648;  1 drivers
L_0xffff9e4c7690 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3fc1840_0 .net/2u *"_s34", 31 0, L_0xffff9e4c7690;  1 drivers
v0xaaaaf3fc1920_0 .net *"_s36", 31 0, L_0xaaaaf418f540;  1 drivers
v0xaaaaf3fc1a00_0 .net *"_s38", 0 0, L_0xaaaaf418f6f0;  1 drivers
v0xaaaaf3fc7c50_0 .net *"_s4", 31 0, L_0xaaaaf418eac0;  1 drivers
L_0xffff9e4c76d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3fc7d30_0 .net/2u *"_s44", 1 0, L_0xffff9e4c76d8;  1 drivers
v0xaaaaf3fc7f20_0 .net *"_s46", 0 0, L_0xaaaaf418f900;  1 drivers
L_0xffff9e4c7720 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3fc7fe0_0 .net/2u *"_s48", 1 0, L_0xffff9e4c7720;  1 drivers
v0xaaaaf3fc4900_0 .net *"_s50", 0 0, L_0xaaaaf418f9a0;  1 drivers
L_0xffff9e4c74e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3fc49c0_0 .net *"_s7", 25 0, L_0xffff9e4c74e0;  1 drivers
L_0xffff9e4c7528 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3fc4aa0_0 .net/2u *"_s8", 31 0, L_0xffff9e4c7528;  1 drivers
v0xaaaaf3fc4b80_0 .var "bit_period", 5 0;
v0xaaaaf3fc4c60_0 .var "bit_symbol", 1 0;
v0xaaaaf3fd4f70_0 .net "clk", 0 0, L_0xaaaaf417b280;  alias, 1 drivers
v0xaaaaf3fd5010_0 .net "corr_dat", 15 0, L_0xaaaaf418fc60;  1 drivers
v0xaaaaf3fd50e0_0 .net "corr_vld", 0 0, v0xaaaaf3fb1fe0_0;  1 drivers
v0xaaaaf3fd51b0 .array "correlator_lengths", 0 8, 3 0;
v0xaaaaf3fd5250_0 .var "count", 5 0;
v0xaaaaf3fd5310_0 .var "erly_corr", 15 0;
v0xaaaaf3fd7300_0 .net "erly_strobe", 0 0, L_0xaaaaf418f5e0;  1 drivers
v0xaaaaf3fd73c0_0 .net "frequency_bank", 3 0, L_0xaaaaf418c0f0;  alias, 1 drivers
v0xaaaaf3fd74a0_0 .var "frequency_bank_reg", 3 0;
v0xaaaaf3fd7590_0 .net "in_dat", 0 0, v0xaaaaf4171660_0;  alias, 1 drivers
v0xaaaaf3fd7660_0 .net "in_vld", 0 0, v0xaaaaf41763f0_0;  alias, 1 drivers
v0xaaaaf3fe4e40_0 .var "late_corr", 15 0;
v0xaaaaf3fe4ee0_0 .net "late_strobe", 0 0, L_0xaaaaf418f200;  1 drivers
v0xaaaaf3fe4f80_0 .var "max_sample", 1 0;
v0xaaaaf3fe5060_0 .var "max_symbol", 1 0;
v0xaaaaf3fe5140_0 .var "ontime_corr", 15 0;
v0xaaaaf3fd9450_0 .net "ontime_strobe", 0 0, L_0xaaaaf418ec50;  1 drivers
v0xaaaaf3fd9510_0 .net "out_dat", 0 0, L_0xaaaaf418fb50;  alias, 1 drivers
v0xaaaaf3fd95d0_0 .net "out_vld", 0 0, v0xaaaaf3fd2e10_0;  alias, 1 drivers
v0xaaaaf3fd9690_0 .net "rst", 0 0, L_0xaaaaf418fd50;  1 drivers
v0xaaaaf3fd9760_0 .var "update_bit_period", 0 0;
v0xaaaaf3fd9800_0 .var "update_bit_symbol", 0 0;
v0xaaaaf3fd2e10_0 .var "valid", 0 0;
E_0xaaaaf405e160 .event edge, v0xaaaaf3fc4c60_0, v0xaaaaf3fe5140_0, v0xaaaaf3fd5310_0, v0xaaaaf3fe4e40_0;
E_0xaaaaf405e1d0 .event edge, v0xaaaaf3fe5140_0;
L_0xaaaaf418e8c0 .concat [ 6 26 0 0], v0xaaaaf3fd5250_0, L_0xffff9e4c7498;
L_0xaaaaf418eac0 .concat [ 6 26 0 0], v0xaaaaf3fc4b80_0, L_0xffff9e4c74e0;
L_0xaaaaf418ebb0 .arith/sub 32, L_0xaaaaf418eac0, L_0xffff9e4c7528;
L_0xaaaaf418ed60 .cmp/eq 32, L_0xaaaaf418e8c0, L_0xaaaaf418ebb0;
L_0xaaaaf418ef40 .concat [ 6 26 0 0], v0xaaaaf3fd5250_0, L_0xffff9e4c7570;
L_0xaaaaf418f080 .cmp/eq 32, L_0xaaaaf418ef40, L_0xffff9e4c75b8;
L_0xaaaaf418f2c0 .concat [ 6 26 0 0], v0xaaaaf3fd5250_0, L_0xffff9e4c7600;
L_0xaaaaf418f3b0 .concat [ 6 26 0 0], v0xaaaaf3fc4b80_0, L_0xffff9e4c7648;
L_0xaaaaf418f540 .arith/sub 32, L_0xaaaaf418f3b0, L_0xffff9e4c7690;
L_0xaaaaf418f6f0 .cmp/eq 32, L_0xaaaaf418f2c0, L_0xaaaaf418f540;
L_0xaaaaf418f900 .cmp/eq 2, v0xaaaaf3fc4c60_0, L_0xffff9e4c76d8;
L_0xaaaaf418f9a0 .cmp/eq 2, v0xaaaaf3fc4c60_0, L_0xffff9e4c7720;
S_0xaaaaf4101230 .scope module, "bits_correlator_u1" "bits_correlator" 6 78, 7 3 0, S_0xaaaaf40fff20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /INPUT 4 "frequency_bank"
    .port_info 5 /OUTPUT 16 "corr_dat"
    .port_info 6 /OUTPUT 1 "corr_vld"
P_0xaaaaf4159220 .param/l "BANKS" 0 7 5, +C4<00000000000000000000000000001001>;
P_0xaaaaf4159260 .param/l "BANK_WIDTH" 1 7 15, +C4<00000000000000000000000000000100>;
P_0xaaaaf41592a0 .param/l "CORR_WIDTH" 1 7 16, +C4<00000000000000000000000000000100>;
P_0xaaaaf41592e0 .param/l "LENGTH" 0 7 4, +C4<00000000000000000000000000001101>;
v0xaaaaf3fb1e20_0 .net "clk", 0 0, L_0xaaaaf417b280;  alias, 1 drivers
v0xaaaaf3fb1f00_0 .net "corr_dat", 15 0, L_0xaaaaf418fc60;  alias, 1 drivers
v0xaaaaf3fb1fe0_0 .var "corr_vld", 0 0;
v0xaaaaf3f3f060 .array "correlator_coeffs", 0 8, 12 0;
v0xaaaaf3f3f290 .array "correlator_lengths", 0 8, 3 0;
v0xaaaaf3fd7bc0_0 .net "frequency_bank", 3 0, v0xaaaaf3fd74a0_0;  1 drivers
v0xaaaaf3fd7ca0_0 .net "in_dat", 0 0, v0xaaaaf4171660_0;  alias, 1 drivers
v0xaaaaf3fd7d60_0 .net "in_vld", 0 0, v0xaaaaf41763f0_0;  alias, 1 drivers
v0xaaaaf3fd7e20_0 .var/i "j", 31 0;
v0xaaaaf3fd7f00_0 .net "rst", 0 0, L_0xaaaaf418fd50;  alias, 1 drivers
v0xaaaaf3fd5a50_0 .var "s1_correlation", 3 0;
v0xaaaaf3fd5b30_0 .var "s2_correlation", 3 0;
v0xaaaaf3fd5c10_0 .var "s3_correlation", 3 0;
v0xaaaaf3fd5cf0_0 .var "s4_correlation", 3 0;
v0xaaaaf3fd5dd0_0 .var "shift_register", 12 0;
v0xaaaaf3f3f290_0 .array/port v0xaaaaf3f3f290, 0;
v0xaaaaf3f3f290_1 .array/port v0xaaaaf3f3f290, 1;
E_0xaaaaf4024f80/0 .event edge, v0xaaaaf3fd7e20_0, v0xaaaaf3fd7bc0_0, v0xaaaaf3f3f290_0, v0xaaaaf3f3f290_1;
v0xaaaaf3f3f290_2 .array/port v0xaaaaf3f3f290, 2;
v0xaaaaf3f3f290_3 .array/port v0xaaaaf3f3f290, 3;
v0xaaaaf3f3f290_4 .array/port v0xaaaaf3f3f290, 4;
v0xaaaaf3f3f290_5 .array/port v0xaaaaf3f3f290, 5;
E_0xaaaaf4024f80/1 .event edge, v0xaaaaf3f3f290_2, v0xaaaaf3f3f290_3, v0xaaaaf3f3f290_4, v0xaaaaf3f3f290_5;
v0xaaaaf3f3f290_6 .array/port v0xaaaaf3f3f290, 6;
v0xaaaaf3f3f290_7 .array/port v0xaaaaf3f3f290, 7;
v0xaaaaf3f3f290_8 .array/port v0xaaaaf3f3f290, 8;
E_0xaaaaf4024f80/2 .event edge, v0xaaaaf3f3f290_6, v0xaaaaf3f3f290_7, v0xaaaaf3f3f290_8, v0xaaaaf3fd5a50_0;
v0xaaaaf3f3f060_0 .array/port v0xaaaaf3f3f060, 0;
v0xaaaaf3f3f060_1 .array/port v0xaaaaf3f3f060, 1;
E_0xaaaaf4024f80/3 .event edge, v0xaaaaf3fd5dd0_0, v0xaaaaf3fd5b30_0, v0xaaaaf3f3f060_0, v0xaaaaf3f3f060_1;
v0xaaaaf3f3f060_2 .array/port v0xaaaaf3f3f060, 2;
v0xaaaaf3f3f060_3 .array/port v0xaaaaf3f3f060, 3;
v0xaaaaf3f3f060_4 .array/port v0xaaaaf3f3f060, 4;
v0xaaaaf3f3f060_5 .array/port v0xaaaaf3f3f060, 5;
E_0xaaaaf4024f80/4 .event edge, v0xaaaaf3f3f060_2, v0xaaaaf3f3f060_3, v0xaaaaf3f3f060_4, v0xaaaaf3f3f060_5;
v0xaaaaf3f3f060_6 .array/port v0xaaaaf3f3f060, 6;
v0xaaaaf3f3f060_7 .array/port v0xaaaaf3f3f060, 7;
v0xaaaaf3f3f060_8 .array/port v0xaaaaf3f3f060, 8;
E_0xaaaaf4024f80/5 .event edge, v0xaaaaf3f3f060_6, v0xaaaaf3f3f060_7, v0xaaaaf3f3f060_8, v0xaaaaf3fd5c10_0;
E_0xaaaaf4024f80/6 .event edge, v0xaaaaf3fd5cf0_0;
E_0xaaaaf4024f80 .event/or E_0xaaaaf4024f80/0, E_0xaaaaf4024f80/1, E_0xaaaaf4024f80/2, E_0xaaaaf4024f80/3, E_0xaaaaf4024f80/4, E_0xaaaaf4024f80/5, E_0xaaaaf4024f80/6;
E_0xaaaaf3fb1dc0 .event posedge, v0xaaaaf3fb1e20_0;
L_0xaaaaf418fc60 .concat [ 4 4 4 4], v0xaaaaf3fd5a50_0, v0xaaaaf3fd5b30_0, v0xaaaaf3fd5c10_0, v0xaaaaf3fd5cf0_0;
S_0xaaaaf4142650 .scope module, "crc16_u1" "crc16" 5 137, 8 5 0, S_0xaaaaf40e8a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 16 "crc"
    .port_info 5 /OUTPUT 1 "chk"
P_0xaaaaf41578b0 .param/l "PRESET" 0 8 6, C4<1111111111111111>;
P_0xaaaaf41578f0 .param/l "RESIDUE" 0 8 7, C4<0001110100001111>;
L_0xaaaaf418ff40 .functor XOR 1, L_0xaaaaf418fb50, L_0xaaaaf418fea0, C4<0>, C4<0>;
v0xaaaaf3fd3180_0 .net *"_s1", 0 0, L_0xaaaaf418fea0;  1 drivers
L_0xffff9e4c7768 .functor BUFT 1, C4<0001110100001111>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3fe7db0_0 .net/2u *"_s4", 15 0, L_0xffff9e4c7768;  1 drivers
v0xaaaaf3fe7e90_0 .net "chk", 0 0, L_0xaaaaf4190000;  alias, 1 drivers
v0xaaaaf3fe7f60_0 .net "clk", 0 0, L_0xaaaaf417b280;  alias, 1 drivers
v0xaaaaf3fe8000_0 .var "crc", 15 0;
v0xaaaaf3fe8130_0 .net "in_dat", 0 0, L_0xaaaaf418fb50;  alias, 1 drivers
v0xaaaaf3f4dcb0_0 .net "in_vld", 0 0, v0xaaaaf3fd2e10_0;  alias, 1 drivers
v0xaaaaf3f4dd50_0 .net "inv", 0 0, L_0xaaaaf418ff40;  1 drivers
v0xaaaaf3f4ddf0_0 .net "rst", 0 0, L_0xaaaaf41900f0;  1 drivers
L_0xaaaaf418fea0 .part v0xaaaaf3fe8000_0, 15, 1;
L_0xaaaaf4190000 .cmp/eq 16, v0xaaaaf3fe8000_0, L_0xffff9e4c7768;
S_0xaaaaf4149670 .scope module, "crc5_u1" "crc5" 5 164, 9 5 0, S_0xaaaaf40e8a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 5 "crc"
    .port_info 5 /OUTPUT 1 "chk"
P_0xaaaaf4158c00 .param/l "PRESET" 0 9 6, C4<01001>;
P_0xaaaaf4158c40 .param/l "RESIDUE" 0 9 7, C4<00000>;
L_0xaaaaf4195430 .functor XOR 1, v0xaaaaf415b1b0_0, L_0xaaaaf4195390, C4<0>, C4<0>;
v0xaaaaf3fde720_0 .net *"_s1", 0 0, L_0xaaaaf4195390;  1 drivers
L_0xffff9e4c82a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3fde800_0 .net/2u *"_s4", 4 0, L_0xffff9e4c82a8;  1 drivers
v0xaaaaf3fde8e0_0 .net "chk", 0 0, L_0xaaaaf41954a0;  alias, 1 drivers
v0xaaaaf3fde9b0_0 .net "clk", 0 0, L_0xaaaaf417b280;  alias, 1 drivers
v0xaaaaf3fdea50_0 .var "crc", 4 0;
v0xaaaaf3f15380_0 .net "in_dat", 0 0, v0xaaaaf415b1b0_0;  alias, 1 drivers
v0xaaaaf3f15440_0 .net "in_vld", 0 0, L_0xaaaaf4195ac0;  alias, 1 drivers
v0xaaaaf3f15500_0 .net "inv", 0 0, L_0xaaaaf4195430;  1 drivers
v0xaaaaf3f155c0_0 .net "rst", 0 0, L_0xaaaaf41956c0;  1 drivers
L_0xaaaaf4195390 .part v0xaaaaf3fdea50_0, 4, 1;
L_0xaaaaf41954a0 .cmp/eq 5, v0xaaaaf3fdea50_0, L_0xffff9e4c82a8;
S_0xaaaaf3f53930 .scope module, "ctrl_fsm_u1" "ctrl_fsm" 5 150, 10 1 0, S_0xaaaaf40e8a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /INPUT 1 "crc16_chk"
    .port_info 5 /INPUT 5 "crc5_val"
    .port_info 6 /OUTPUT 1 "out_dat"
    .port_info 7 /INPUT 1 "out_rdy"
    .port_info 8 /OUTPUT 1 "sending"
    .port_info 9 /OUTPUT 1 "receiving"
    .port_info 10 /OUTPUT 1 "output_pie_preamble"
P_0xaaaaf415a880 .param/l "ACK_BITS" 0 10 4, +C4<00000000000000000000000000010010>;
P_0xaaaaf415a8c0 .param/l "ACK_CMD" 1 10 56, C4<01>;
P_0xaaaaf415a900 .param/l "CMD_CRC" 1 10 66, C4<10000>;
P_0xaaaaf415a940 .param/l "CMD_DR" 1 10 59, C4<0>;
P_0xaaaaf415a980 .param/l "CMD_M" 1 10 60, C4<00>;
P_0xaaaaf415a9c0 .param/l "CMD_Q" 1 10 65, C4<0000>;
P_0xaaaaf415aa00 .param/l "CMD_SELECT" 1 10 62, C4<00>;
P_0xaaaaf415aa40 .param/l "CMD_SESSION" 1 10 63, C4<00>;
P_0xaaaaf415aa80 .param/l "CMD_TARGET" 1 10 64, C4<0>;
P_0xaaaaf415aac0 .param/l "CMD_TREXT" 1 10 61, C4<0>;
P_0xaaaaf415ab00 .param/l "EPC_BITS" 0 10 5, +C4<00000000000000000000000000010000>;
P_0xaaaaf415ab40 .param/l "EPC_TIMEOUT" 0 10 9, +C4<00000000010011000100101101000000>;
P_0xaaaaf415ab80 .param/l "IDLE" 1 10 31, C4<110>;
P_0xaaaaf415abc0 .param/l "IDLE_TIMEOUT" 0 10 10, +C4<00000000010011000100101101000000>;
P_0xaaaaf415ac00 .param/l "NAK_BITS" 0 10 7, +C4<00000000000000000000000000001000>;
P_0xaaaaf415ac40 .param/l "NAK_CMD" 1 10 58, C4<11000000>;
P_0xaaaaf415ac80 .param/l "QRY_BITS" 0 10 2, +C4<00000000000000000000000000010001>;
P_0xaaaaf415acc0 .param/l "QRY_CMD" 1 10 55, C4<1000>;
P_0xaaaaf415ad00 .param/l "RCV_EPC" 1 10 28, C4<011>;
P_0xaaaaf415ad40 .param/l "RCV_RN16" 1 10 26, C4<001>;
P_0xaaaaf415ad80 .param/l "REP_BITS" 0 10 6, +C4<00000000000000000000000000000100>;
P_0xaaaaf415adc0 .param/l "REP_CMD" 1 10 57, C4<00>;
P_0xaaaaf415ae00 .param/l "RN16_BITS" 0 10 3, +C4<00000000000000000000000000010000>;
P_0xaaaaf415ae40 .param/l "RN16_TIMEOUT" 0 10 8, +C4<00000000000001111010000100100000>;
P_0xaaaaf415ae80 .param/l "SND_ACK" 1 10 27, C4<010>;
P_0xaaaaf415aec0 .param/l "SND_NAK" 1 10 30, C4<101>;
P_0xaaaaf415af00 .param/l "SND_QRY" 1 10 25, C4<000>;
P_0xaaaaf415af40 .param/l "SND_REP" 1 10 29, C4<100>;
P_0xaaaaf415af80 .param/l "TIME_COUNT_WIDTH" 1 10 35, +C4<00000000000000000000000000010111>;
L_0xaaaaf41904b0 .functor OR 1, L_0xaaaaf41902d0, L_0xaaaaf4190370, C4<0>, C4<0>;
L_0xaaaaf41907a0 .functor OR 1, L_0xaaaaf4190610, L_0xaaaaf4190700, C4<0>, C4<0>;
L_0xaaaaf41909a0 .functor OR 1, L_0xaaaaf41907a0, L_0xaaaaf41908b0, C4<0>, C4<0>;
L_0xaaaaf4190db0 .functor OR 1, L_0xaaaaf41909a0, L_0xaaaaf4190cc0, C4<0>, C4<0>;
L_0xaaaaf4191280 .functor AND 1, L_0xaaaaf4191000, L_0xaaaaf4191190, C4<1>, C4<1>;
L_0xaaaaf4191780 .functor AND 1, L_0xaaaaf41914e0, L_0xaaaaf4191620, C4<1>, C4<1>;
L_0xaaaaf41918d0 .functor OR 1, L_0xaaaaf4191280, L_0xaaaaf4191780, C4<0>, C4<0>;
L_0xaaaaf4191710 .functor AND 1, L_0xaaaaf4191ad0, L_0xaaaaf4191c90, C4<1>, C4<1>;
L_0xaaaaf4191e70 .functor OR 1, L_0xaaaaf41918d0, L_0xaaaaf4191710, C4<0>, C4<0>;
L_0xaaaaf41926b0 .functor AND 1, L_0xaaaaf4192240, L_0xaaaaf41924c0, C4<1>, C4<1>;
L_0xaaaaf4192820 .functor AND 1, L_0xaaaaf41926b0, L_0xaaaaf4195ac0, C4<1>, C4<1>;
L_0xaaaaf4192bd0 .functor AND 1, L_0xaaaaf4192330, L_0xaaaaf4192a90, C4<1>, C4<1>;
L_0xaaaaf4193220 .functor AND 1, L_0xaaaaf4192d50, L_0xaaaaf4193000, C4<1>, C4<1>;
L_0xaaaaf4193330 .functor AND 1, L_0xaaaaf4193220, L_0xaaaaf4195ac0, C4<1>, C4<1>;
L_0xaaaaf4192ce0 .functor AND 1, L_0xaaaaf4193470, L_0xaaaaf4193e70, C4<1>, C4<1>;
L_0xaaaaf4194140 .functor AND 1, L_0xaaaaf4194050, L_0xaaaaf4194350, C4<1>, C4<1>;
L_0xaaaaf4194650 .functor AND 1, L_0xaaaaf4194140, L_0xaaaaf4195ac0, C4<1>, C4<1>;
L_0xaaaaf4194ee0 .functor AND 1, L_0xaaaaf4194710, L_0xaaaaf4194e40, C4<1>, C4<1>;
L_0xaaaaf4195090 .functor AND 1, L_0xaaaaf4194ee0, L_0xaaaaf4195ac0, C4<1>, C4<1>;
L_0xffff9e4c77b0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f525e0_0 .net/2u *"_s0", 2 0, L_0xffff9e4c77b0;  1 drivers
L_0xffff9e4c7840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f526e0_0 .net/2u *"_s10", 2 0, L_0xffff9e4c7840;  1 drivers
L_0xffff9e4c7d50 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f527c0_0 .net/2u *"_s102", 2 0, L_0xffff9e4c7d50;  1 drivers
v0xaaaaf3f60e20_0 .net *"_s104", 0 0, L_0xaaaaf4192330;  1 drivers
v0xaaaaf3f60ee0_0 .net *"_s106", 31 0, L_0xaaaaf4192890;  1 drivers
L_0xffff9e4c7d98 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f60fc0_0 .net *"_s109", 21 0, L_0xffff9e4c7d98;  1 drivers
L_0xffff9e4c7de0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f610a0_0 .net/2u *"_s110", 31 0, L_0xffff9e4c7de0;  1 drivers
v0xaaaaf3f61180_0 .net *"_s112", 0 0, L_0xaaaaf4192a90;  1 drivers
L_0xffff9e4c7e28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f5e580_0 .net/2u *"_s116", 2 0, L_0xffff9e4c7e28;  1 drivers
v0xaaaaf3f5e660_0 .net *"_s118", 0 0, L_0xaaaaf4192d50;  1 drivers
v0xaaaaf3f5e720_0 .net *"_s12", 0 0, L_0xaaaaf4190610;  1 drivers
v0xaaaaf3f5e7e0_0 .net *"_s120", 31 0, L_0xaaaaf4192f10;  1 drivers
L_0xffff9e4c7e70 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f5e8c0_0 .net *"_s123", 21 0, L_0xffff9e4c7e70;  1 drivers
L_0xffff9e4c7eb8 .functor BUFT 1, C4<00000000000000000000000000010010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f621d0_0 .net/2u *"_s124", 31 0, L_0xffff9e4c7eb8;  1 drivers
v0xaaaaf3f622b0_0 .net *"_s126", 0 0, L_0xaaaaf4193000;  1 drivers
v0xaaaaf3f62370_0 .net *"_s128", 0 0, L_0xaaaaf4193220;  1 drivers
L_0xffff9e4c7f00 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f62430_0 .net/2u *"_s132", 2 0, L_0xffff9e4c7f00;  1 drivers
v0xaaaaf3f5f950_0 .net *"_s134", 0 0, L_0xaaaaf4193470;  1 drivers
v0xaaaaf3f5fa10_0 .net *"_s136", 31 0, L_0xaaaaf4193560;  1 drivers
L_0xffff9e4c7f48 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f5faf0_0 .net *"_s139", 21 0, L_0xffff9e4c7f48;  1 drivers
L_0xffff9e4c7888 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f5fbd0_0 .net/2u *"_s14", 2 0, L_0xffff9e4c7888;  1 drivers
L_0xffff9e4c7f90 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f5fcb0_0 .net/2u *"_s140", 31 0, L_0xffff9e4c7f90;  1 drivers
v0xaaaaf3f667d0_0 .net *"_s142", 31 0, L_0xaaaaf41936f0;  1 drivers
L_0xffff9e4c7fd8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f668b0_0 .net *"_s145", 26 0, L_0xffff9e4c7fd8;  1 drivers
L_0xffff9e4c8020 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f66990_0 .net/2u *"_s146", 31 0, L_0xffff9e4c8020;  1 drivers
v0xaaaaf3f66a70_0 .net *"_s149", 31 0, L_0xaaaaf4193870;  1 drivers
v0xaaaaf3f66b50_0 .net *"_s150", 31 0, L_0xaaaaf4193ae0;  1 drivers
L_0xffff9e4c8068 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f636a0_0 .net/2u *"_s152", 31 0, L_0xffff9e4c8068;  1 drivers
v0xaaaaf3f63780_0 .net *"_s154", 31 0, L_0xaaaaf4193c20;  1 drivers
v0xaaaaf3f63860_0 .net *"_s156", 0 0, L_0xaaaaf4193e70;  1 drivers
v0xaaaaf3f63920_0 .net *"_s16", 0 0, L_0xaaaaf4190700;  1 drivers
L_0xffff9e4c80b0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f639e0_0 .net/2u *"_s160", 2 0, L_0xffff9e4c80b0;  1 drivers
v0xaaaaf3f68120_0 .net *"_s162", 0 0, L_0xaaaaf4194050;  1 drivers
v0xaaaaf3f683f0_0 .net *"_s164", 31 0, L_0xaaaaf4194260;  1 drivers
L_0xffff9e4c80f8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f684d0_0 .net *"_s167", 21 0, L_0xffff9e4c80f8;  1 drivers
L_0xffff9e4c8140 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f64ff0_0 .net/2u *"_s168", 31 0, L_0xffff9e4c8140;  1 drivers
v0xaaaaf3f650d0_0 .net *"_s170", 0 0, L_0xaaaaf4194350;  1 drivers
v0xaaaaf3f65190_0 .net *"_s172", 0 0, L_0xaaaaf4194140;  1 drivers
L_0xffff9e4c8188 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f65250_0 .net/2u *"_s176", 2 0, L_0xffff9e4c8188;  1 drivers
v0xaaaaf3f65330_0 .net *"_s178", 0 0, L_0xaaaaf4194710;  1 drivers
v0xaaaaf3f653f0_0 .net *"_s18", 0 0, L_0xaaaaf41907a0;  1 drivers
v0xaaaaf3f5d350_0 .net *"_s180", 31 0, L_0xaaaaf4194800;  1 drivers
L_0xffff9e4c81d0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f5d410_0 .net *"_s183", 21 0, L_0xffff9e4c81d0;  1 drivers
L_0xffff9e4c8218 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f5d4f0_0 .net/2u *"_s184", 31 0, L_0xffff9e4c8218;  1 drivers
v0xaaaaf3f5d5d0_0 .net *"_s186", 0 0, L_0xaaaaf4194e40;  1 drivers
v0xaaaaf3f5d690_0 .net *"_s188", 0 0, L_0xaaaaf4194ee0;  1 drivers
L_0xffff9e4c8260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f5d750_0 .net/2u *"_s192", 2 0, L_0xffff9e4c8260;  1 drivers
v0xaaaaf3f5c460_0 .net *"_s2", 0 0, L_0xaaaaf41902d0;  1 drivers
L_0xffff9e4c78d0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f5c520_0 .net/2u *"_s20", 2 0, L_0xffff9e4c78d0;  1 drivers
v0xaaaaf3f5c600_0 .net *"_s22", 0 0, L_0xaaaaf41908b0;  1 drivers
v0xaaaaf3f5c6c0_0 .net *"_s24", 0 0, L_0xaaaaf41909a0;  1 drivers
L_0xffff9e4c7918 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f5c780_0 .net/2u *"_s26", 2 0, L_0xffff9e4c7918;  1 drivers
v0xaaaaf3f5c860_0 .net *"_s28", 0 0, L_0xaaaaf4190cc0;  1 drivers
v0xaaaaf3f59330_0 .net *"_s32", 31 0, L_0xaaaaf4190f10;  1 drivers
L_0xffff9e4c7960 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f59410_0 .net *"_s35", 8 0, L_0xffff9e4c7960;  1 drivers
L_0xffff9e4c79a8 .functor BUFT 1, C4<00000000010011000100101101000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f594f0_0 .net/2u *"_s36", 31 0, L_0xffff9e4c79a8;  1 drivers
v0xaaaaf3f595d0_0 .net *"_s38", 0 0, L_0xaaaaf4191000;  1 drivers
L_0xffff9e4c77f8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f59690_0 .net/2u *"_s4", 2 0, L_0xffff9e4c77f8;  1 drivers
L_0xffff9e4c79f0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f561b0_0 .net/2u *"_s40", 2 0, L_0xffff9e4c79f0;  1 drivers
v0xaaaaf3f56290_0 .net *"_s42", 0 0, L_0xaaaaf4191190;  1 drivers
v0xaaaaf3f56350_0 .net *"_s44", 0 0, L_0xaaaaf4191280;  1 drivers
v0xaaaaf3f56410_0 .net *"_s46", 31 0, L_0xaaaaf4191390;  1 drivers
L_0xffff9e4c7a38 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f564f0_0 .net *"_s49", 8 0, L_0xffff9e4c7a38;  1 drivers
L_0xffff9e4c7a80 .functor BUFT 1, C4<00000000010011000100101101000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f5ac80_0 .net/2u *"_s50", 31 0, L_0xffff9e4c7a80;  1 drivers
v0xaaaaf3f5ad60_0 .net *"_s52", 0 0, L_0xaaaaf41914e0;  1 drivers
L_0xffff9e4c7ac8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f5ae20_0 .net/2u *"_s54", 2 0, L_0xffff9e4c7ac8;  1 drivers
v0xaaaaf3f5af00_0 .net *"_s56", 0 0, L_0xaaaaf4191620;  1 drivers
v0xaaaaf3f5afc0_0 .net *"_s58", 0 0, L_0xaaaaf4191780;  1 drivers
v0xaaaaf3f5b080_0 .net *"_s6", 0 0, L_0xaaaaf4190370;  1 drivers
v0xaaaaf3f57b50_0 .net *"_s60", 0 0, L_0xaaaaf41918d0;  1 drivers
v0xaaaaf3f57bf0_0 .net *"_s62", 31 0, L_0xaaaaf41919e0;  1 drivers
L_0xffff9e4c7b10 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f57cd0_0 .net *"_s65", 8 0, L_0xffff9e4c7b10;  1 drivers
L_0xffff9e4c7b58 .functor BUFT 1, C4<00000000000001111010000100100000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f57db0_0 .net/2u *"_s66", 31 0, L_0xffff9e4c7b58;  1 drivers
v0xaaaaf3f57e90_0 .net *"_s68", 0 0, L_0xaaaaf4191ad0;  1 drivers
L_0xffff9e4c7ba0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f57f50_0 .net/2u *"_s70", 2 0, L_0xffff9e4c7ba0;  1 drivers
v0xaaaaf3f4fe60_0 .net *"_s72", 0 0, L_0xaaaaf4191c90;  1 drivers
v0xaaaaf3f4ff00_0 .net *"_s74", 0 0, L_0xaaaaf4191710;  1 drivers
v0xaaaaf3f4ffc0_0 .net *"_s78", 31 0, L_0xaaaaf4191f80;  1 drivers
L_0xffff9e4c7be8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f500a0_0 .net *"_s81", 24 0, L_0xffff9e4c7be8;  1 drivers
L_0xffff9e4c7c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f50180_0 .net/2u *"_s82", 31 0, L_0xffff9e4c7c30;  1 drivers
L_0xffff9e4c7c78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f50260_0 .net/2u *"_s86", 2 0, L_0xffff9e4c7c78;  1 drivers
v0xaaaaf3f4ef70_0 .net *"_s88", 0 0, L_0xaaaaf4192240;  1 drivers
v0xaaaaf3f4f030_0 .net *"_s90", 31 0, L_0xaaaaf41923d0;  1 drivers
L_0xffff9e4c7cc0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f4f110_0 .net *"_s93", 21 0, L_0xffff9e4c7cc0;  1 drivers
L_0xffff9e4c7d08 .functor BUFT 1, C4<00000000000000000000000000010110>, C4<0>, C4<0>, C4<0>;
v0xaaaaf3f4f1f0_0 .net/2u *"_s94", 31 0, L_0xffff9e4c7d08;  1 drivers
v0xaaaaf3f4f2d0_0 .net *"_s96", 0 0, L_0xaaaaf41924c0;  1 drivers
v0xaaaaf3fcaff0_0 .net *"_s98", 0 0, L_0xaaaaf41926b0;  1 drivers
v0xaaaaf3fcb0b0_0 .var "ack_command", 0 17;
v0xaaaaf3fcb190_0 .net "ack_sent", 0 0, L_0xaaaaf4193330;  1 drivers
v0xaaaaf3fcb250_0 .var "bits_counter", 9 0;
v0xaaaaf3fcb330_0 .net "clk", 0 0, L_0xaaaaf417b280;  alias, 1 drivers
v0xaaaaf3fcb3d0_0 .net "crc16_chk", 0 0, L_0xaaaaf4190000;  alias, 1 drivers
v0xaaaaf3f18160_0 .net "crc5_val", 4 0, v0xaaaaf3fdea50_0;  alias, 1 drivers
v0xaaaaf3f18230_0 .var "epc_len", 4 0;
v0xaaaaf3f182d0_0 .net "epc_rcvd", 0 0, L_0xaaaaf4192ce0;  1 drivers
v0xaaaaf3f18390_0 .var "epc_val", 511 0;
v0xaaaaf3f18470_0 .net "in_dat", 0 0, L_0xaaaaf418fb50;  alias, 1 drivers
v0xaaaaf3f18510_0 .net "in_vld", 0 0, v0xaaaaf3fd2e10_0;  alias, 1 drivers
v0xaaaaf415afd0_0 .var "nak_command", 0 7;
v0xaaaaf415b070_0 .net "nak_sent", 0 0, L_0xaaaaf4195090;  1 drivers
v0xaaaaf415b110_0 .var "next_state", 2 0;
v0xaaaaf415b1b0_0 .var "out_dat", 0 0;
v0xaaaaf415b250_0 .net "out_rdy", 0 0, L_0xaaaaf4195ac0;  alias, 1 drivers
v0xaaaaf415b2f0_0 .net "output_pie_preamble", 0 0, L_0xaaaaf4195150;  alias, 1 drivers
v0xaaaaf415b390_0 .var "qry_command", 0 21;
v0xaaaaf415b430_0 .net "qry_sent", 0 0, L_0xaaaaf4192820;  1 drivers
v0xaaaaf415b4d0_0 .net "receiving", 0 0, L_0xaaaaf41904b0;  alias, 1 drivers
v0xaaaaf415b570_0 .var "rep_command", 0 3;
v0xaaaaf415b610_0 .net "rep_sent", 0 0, L_0xaaaaf4194650;  1 drivers
v0xaaaaf415b6b0_0 .net "rn16_rcvd", 0 0, L_0xaaaaf4192bd0;  1 drivers
v0xaaaaf415b750_0 .net "rst", 0 0, L_0xaaaaf3fb3840;  alias, 1 drivers
v0xaaaaf415b7f0_0 .net "sending", 0 0, L_0xaaaaf4190db0;  alias, 1 drivers
v0xaaaaf415b890_0 .var "slot_counter", 6 0;
v0xaaaaf415b930_0 .var "state", 2 0;
v0xaaaaf416ba70_0 .net "still_querying", 0 0, L_0xaaaaf4192100;  1 drivers
v0xaaaaf416bb10_0 .var "time_counter", 22 0;
v0xaaaaf416bbd0_0 .net "timeout", 0 0, L_0xaaaaf4191e70;  1 drivers
E_0xaaaaf41597c0/0 .event edge, v0xaaaaf415b930_0, v0xaaaaf415b390_0, v0xaaaaf3fcb0b0_0, v0xaaaaf415b570_0;
E_0xaaaaf41597c0/1 .event edge, v0xaaaaf415afd0_0;
E_0xaaaaf41597c0 .event/or E_0xaaaaf41597c0/0, E_0xaaaaf41597c0/1;
E_0xaaaaf3f55140/0 .event edge, v0xaaaaf415b930_0, v0xaaaaf415b430_0, v0xaaaaf3fcb190_0, v0xaaaaf415b610_0;
E_0xaaaaf3f55140/1 .event edge, v0xaaaaf415b070_0, v0xaaaaf416bbd0_0, v0xaaaaf415b6b0_0, v0xaaaaf415b890_0;
E_0xaaaaf3f55140/2 .event edge, v0xaaaaf3f182d0_0, v0xaaaaf3fe7e90_0;
E_0xaaaaf3f55140 .event/or E_0xaaaaf3f55140/0, E_0xaaaaf3f55140/1, E_0xaaaaf3f55140/2;
L_0xaaaaf41902d0 .cmp/eq 3, v0xaaaaf415b930_0, L_0xffff9e4c77b0;
L_0xaaaaf4190370 .cmp/eq 3, v0xaaaaf415b930_0, L_0xffff9e4c77f8;
L_0xaaaaf4190610 .cmp/eq 3, v0xaaaaf415b930_0, L_0xffff9e4c7840;
L_0xaaaaf4190700 .cmp/eq 3, v0xaaaaf415b930_0, L_0xffff9e4c7888;
L_0xaaaaf41908b0 .cmp/eq 3, v0xaaaaf415b930_0, L_0xffff9e4c78d0;
L_0xaaaaf4190cc0 .cmp/eq 3, v0xaaaaf415b930_0, L_0xffff9e4c7918;
L_0xaaaaf4190f10 .concat [ 23 9 0 0], v0xaaaaf416bb10_0, L_0xffff9e4c7960;
L_0xaaaaf4191000 .cmp/eq 32, L_0xaaaaf4190f10, L_0xffff9e4c79a8;
L_0xaaaaf4191190 .cmp/eq 3, v0xaaaaf415b930_0, L_0xffff9e4c79f0;
L_0xaaaaf4191390 .concat [ 23 9 0 0], v0xaaaaf416bb10_0, L_0xffff9e4c7a38;
L_0xaaaaf41914e0 .cmp/eq 32, L_0xaaaaf4191390, L_0xffff9e4c7a80;
L_0xaaaaf4191620 .cmp/eq 3, v0xaaaaf415b930_0, L_0xffff9e4c7ac8;
L_0xaaaaf41919e0 .concat [ 23 9 0 0], v0xaaaaf416bb10_0, L_0xffff9e4c7b10;
L_0xaaaaf4191ad0 .cmp/eq 32, L_0xaaaaf41919e0, L_0xffff9e4c7b58;
L_0xaaaaf4191c90 .cmp/eq 3, v0xaaaaf415b930_0, L_0xffff9e4c7ba0;
L_0xaaaaf4191f80 .concat [ 7 25 0 0], v0xaaaaf415b890_0, L_0xffff9e4c7be8;
L_0xaaaaf4192100 .cmp/ne 32, L_0xaaaaf4191f80, L_0xffff9e4c7c30;
L_0xaaaaf4192240 .cmp/eq 3, v0xaaaaf415b930_0, L_0xffff9e4c7c78;
L_0xaaaaf41923d0 .concat [ 10 22 0 0], v0xaaaaf3fcb250_0, L_0xffff9e4c7cc0;
L_0xaaaaf41924c0 .cmp/eq 32, L_0xaaaaf41923d0, L_0xffff9e4c7d08;
L_0xaaaaf4192330 .cmp/eq 3, v0xaaaaf415b930_0, L_0xffff9e4c7d50;
L_0xaaaaf4192890 .concat [ 10 22 0 0], v0xaaaaf3fcb250_0, L_0xffff9e4c7d98;
L_0xaaaaf4192a90 .cmp/eq 32, L_0xaaaaf4192890, L_0xffff9e4c7de0;
L_0xaaaaf4192d50 .cmp/eq 3, v0xaaaaf415b930_0, L_0xffff9e4c7e28;
L_0xaaaaf4192f10 .concat [ 10 22 0 0], v0xaaaaf3fcb250_0, L_0xffff9e4c7e70;
L_0xaaaaf4193000 .cmp/eq 32, L_0xaaaaf4192f10, L_0xffff9e4c7eb8;
L_0xaaaaf4193470 .cmp/eq 3, v0xaaaaf415b930_0, L_0xffff9e4c7f00;
L_0xaaaaf4193560 .concat [ 10 22 0 0], v0xaaaaf3fcb250_0, L_0xffff9e4c7f48;
L_0xaaaaf41936f0 .concat [ 5 27 0 0], v0xaaaaf3f18230_0, L_0xffff9e4c7fd8;
L_0xaaaaf4193870 .arith/mult 32, L_0xaaaaf41936f0, L_0xffff9e4c8020;
L_0xaaaaf4193ae0 .arith/sum 32, L_0xffff9e4c7f90, L_0xaaaaf4193870;
L_0xaaaaf4193c20 .arith/sum 32, L_0xaaaaf4193ae0, L_0xffff9e4c8068;
L_0xaaaaf4193e70 .cmp/eq 32, L_0xaaaaf4193560, L_0xaaaaf4193c20;
L_0xaaaaf4194050 .cmp/eq 3, v0xaaaaf415b930_0, L_0xffff9e4c80b0;
L_0xaaaaf4194260 .concat [ 10 22 0 0], v0xaaaaf3fcb250_0, L_0xffff9e4c80f8;
L_0xaaaaf4194350 .cmp/eq 32, L_0xaaaaf4194260, L_0xffff9e4c8140;
L_0xaaaaf4194710 .cmp/eq 3, v0xaaaaf415b930_0, L_0xffff9e4c8188;
L_0xaaaaf4194800 .concat [ 10 22 0 0], v0xaaaaf3fcb250_0, L_0xffff9e4c81d0;
L_0xaaaaf4194e40 .cmp/eq 32, L_0xaaaaf4194800, L_0xffff9e4c8218;
L_0xaaaaf4195150 .cmp/eq 3, v0xaaaaf415b930_0, L_0xffff9e4c8260;
S_0xaaaaf416bdf0 .scope module, "pie_encoder_u1" "pie_encoder" 5 181, 11 1 0, S_0xaaaaf40e8a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_bit"
    .port_info 3 /OUTPUT 1 "in_rdy"
    .port_info 4 /OUTPUT 1 "out_pie"
    .port_info 5 /INPUT 1 "output_pie_preamble"
P_0xaaaaf416c010 .param/l "COUNT_WIDTH" 1 11 18, +C4<00000000000000000000000000000101>;
P_0xaaaaf416c050 .param/l "DELIMITER" 0 11 8, +C4<00000000000000000000000000000011>;
P_0xaaaaf416c090 .param/l "ONE_PERIOD" 0 11 4, +C4<00000000000000000000000000001010>;
P_0xaaaaf416c0d0 .param/l "PW" 0 11 3, +C4<00000000000000000000000000000010>;
P_0xaaaaf416c110 .param/l "RTCAL" 0 11 6, +C4<00000000000000000000000000010000>;
P_0xaaaaf416c150 .param/l "STATE_DATA_ONE" 1 11 21, C4<001>;
P_0xaaaaf416c190 .param/l "STATE_DATA_ZERO" 1 11 20, C4<000>;
P_0xaaaaf416c1d0 .param/l "STATE_DELIMITER" 1 11 22, C4<010>;
P_0xaaaaf416c210 .param/l "STATE_IDLE" 1 11 26, C4<110>;
P_0xaaaaf416c250 .param/l "STATE_RTCAL" 1 11 24, C4<100>;
P_0xaaaaf416c290 .param/l "STATE_SYNC_ZERO" 1 11 23, C4<011>;
P_0xaaaaf416c2d0 .param/l "STATE_TRCAL" 1 11 25, C4<101>;
P_0xaaaaf416c310 .param/l "TRCAL" 0 11 7, +C4<00000000000000000000000000100000>;
P_0xaaaaf416c350 .param/l "ZERO_PERIOD" 0 11 5, +C4<00000000000000000000000000000110>;
L_0xaaaaf41959b0 .functor OR 1, L_0xaaaaf4195780, L_0xaaaaf4195870, C4<0>, C4<0>;
L_0xaaaaf4195ac0 .functor AND 1, v0xaaaaf416d050_0, L_0xaaaaf41959b0, C4<1>, C4<1>;
L_0xffff9e4c82f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf416cbd0_0 .net/2u *"_s0", 2 0, L_0xffff9e4c82f0;  1 drivers
v0xaaaaf416ccd0_0 .net *"_s2", 0 0, L_0xaaaaf4195780;  1 drivers
L_0xffff9e4c8338 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf416cd90_0 .net/2u *"_s4", 2 0, L_0xffff9e4c8338;  1 drivers
v0xaaaaf416ce80_0 .net *"_s6", 0 0, L_0xaaaaf4195870;  1 drivers
v0xaaaaf416cf40_0 .net *"_s8", 0 0, L_0xaaaaf41959b0;  1 drivers
v0xaaaaf416d050_0 .var "change_state", 0 0;
v0xaaaaf416d110_0 .net "clk", 0 0, L_0xaaaaf417b280;  alias, 1 drivers
v0xaaaaf416d1b0_0 .var "count", 4 0;
v0xaaaaf416d290_0 .net "in_bit", 0 0, v0xaaaaf415b1b0_0;  alias, 1 drivers
v0xaaaaf416d330_0 .net "in_rdy", 0 0, L_0xaaaaf4195ac0;  alias, 1 drivers
v0xaaaaf416d420_0 .var "next_state", 2 0;
v0xaaaaf416d500_0 .var "out_pie", 0 0;
v0xaaaaf416d5c0_0 .net "output_pie_preamble", 0 0, L_0xaaaaf4195150;  alias, 1 drivers
v0xaaaaf416d660_0 .net "rst", 0 0, L_0xaaaaf4195c20;  1 drivers
v0xaaaaf416d700_0 .var "state", 2 0;
E_0xaaaaf416cb00 .event posedge, v0xaaaaf416d660_0, v0xaaaaf3fb1e20_0;
E_0xaaaaf416cb60/0 .event edge, v0xaaaaf416d700_0, v0xaaaaf416d1b0_0, v0xaaaaf416d050_0, v0xaaaaf3f15380_0;
E_0xaaaaf416cb60/1 .event edge, v0xaaaaf415b2f0_0;
E_0xaaaaf416cb60 .event/or E_0xaaaaf416cb60/0, E_0xaaaaf416cb60/1;
L_0xaaaaf4195780 .cmp/eq 3, v0xaaaaf416d420_0, L_0xffff9e4c82f0;
L_0xaaaaf4195870 .cmp/eq 3, v0xaaaaf416d420_0, L_0xffff9e4c8338;
S_0xaaaaf416d990 .scope module, "preamble_detector_u1" "preamble_detector" 5 112, 12 1 0, S_0xaaaaf40e8a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 1 "out_dat"
    .port_info 5 /OUTPUT 1 "out_vld"
    .port_info 6 /OUTPUT 4 "frequency_bank"
    .port_info 7 /OUTPUT 1 "preamble_detected"
P_0xaaaaf416db60 .param/l "BANKS" 0 12 3, +C4<00000000000000000000000000001001>;
P_0xaaaaf416dba0 .param/l "BANK_WIDTH" 1 12 18, +C4<00000000000000000000000000000100>;
P_0xaaaaf416dbe0 .param/l "CORR_WIDTH" 1 12 19, +C4<00000000000000000000000000000111>;
P_0xaaaaf416dc20 .param/l "COUNT_WIDTH" 1 12 20, +C4<00000000000000000000000000001111>;
P_0xaaaaf416dc60 .param/l "DATA_STATE" 1 12 24, C4<10>;
P_0xaaaaf416dca0 .param/l "FIND_STATE" 1 12 23, C4<01>;
P_0xaaaaf416dce0 .param/l "HI_THRESHOLD" 0 12 4, +C4<00000000000000000000000001001011>;
P_0xaaaaf416dd20 .param/l "IDLE_STATE" 1 12 22, C4<00>;
P_0xaaaaf416dd60 .param/l "LENGTH" 0 12 2, +C4<00000000000000000000000001010000>;
P_0xaaaaf416dda0 .param/l "LO_THRESHOLD" 0 12 5, +C4<00000000000000000000000001000110>;
P_0xaaaaf416dde0 .param/l "SCALING_BITS" 0 12 6, +C4<00000000000000000000000000000101>;
L_0xaaaaf418bfe0 .functor AND 1, L_0xaaaaf418bd60, L_0xaaaaf418be50, C4<1>, C4<1>;
L_0xaaaaf418c0f0 .functor BUFZ 4, v0xaaaaf4175f00_0, C4<0000>, C4<0000>, C4<0000>;
L_0xaaaaf418d970 .functor OR 1, L_0xaaaaf418d690, L_0xaaaaf418d7d0, C4<0>, C4<0>;
L_0xaaaaf418da30 .functor AND 1, L_0xaaaaf418d5a0, L_0xaaaaf418d970, C4<1>, C4<1>;
L_0xaaaaf418dc70 .functor AND 1, L_0xaaaaf418da30, L_0xaaaaf418db40, C4<1>, C4<1>;
L_0xaaaaf418df30 .functor AND 1, L_0xaaaaf418dd30, L_0xaaaaf418de90, C4<1>, C4<1>;
L_0xaaaaf418de20 .functor AND 1, L_0xaaaaf418e0d0, L_0xaaaaf418e280, C4<1>, C4<1>;
L_0xaaaaf418e710 .functor AND 1, L_0xaaaaf418e460, L_0xaaaaf418e5e0, C4<1>, C4<1>;
v0xaaaaf41736e0_0 .net *"_s0", 31 0, L_0xaaaaf418b820;  1 drivers
L_0xffff9e4c7138 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf41737e0_0 .net *"_s11", 24 0, L_0xffff9e4c7138;  1 drivers
L_0xffff9e4c7180 .functor BUFT 1, C4<00000000000000000000000001000110>, C4<0>, C4<0>, C4<0>;
v0xaaaaf41738c0_0 .net/2u *"_s12", 31 0, L_0xffff9e4c7180;  1 drivers
L_0xffff9e4c71c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xaaaaf41739b0_0 .net/2u *"_s16", 1 0, L_0xffff9e4c71c8;  1 drivers
v0xaaaaf4173a90_0 .net *"_s18", 0 0, L_0xaaaaf418bd60;  1 drivers
L_0xffff9e4c7210 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaf4173b50_0 .net/2u *"_s20", 1 0, L_0xffff9e4c7210;  1 drivers
v0xaaaaf4173c30_0 .net *"_s22", 0 0, L_0xaaaaf418be50;  1 drivers
L_0xffff9e4c70a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf4173cf0_0 .net *"_s3", 24 0, L_0xffff9e4c70a8;  1 drivers
v0xaaaaf4173dd0_0 .net *"_s31", 0 0, L_0xaaaaf418d5a0;  1 drivers
L_0xffff9e4c72a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaf4173eb0_0 .net/2u *"_s32", 1 0, L_0xffff9e4c72a0;  1 drivers
v0xaaaaf4173f90_0 .net *"_s34", 0 0, L_0xaaaaf418d690;  1 drivers
L_0xffff9e4c72e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaf4174050_0 .net/2u *"_s36", 1 0, L_0xffff9e4c72e8;  1 drivers
v0xaaaaf4174130_0 .net *"_s38", 0 0, L_0xaaaaf418d7d0;  1 drivers
L_0xffff9e4c70f0 .functor BUFT 1, C4<00000000000000000000000001001011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf41741f0_0 .net/2u *"_s4", 31 0, L_0xffff9e4c70f0;  1 drivers
v0xaaaaf41742d0_0 .net *"_s40", 0 0, L_0xaaaaf418d970;  1 drivers
v0xaaaaf4174390_0 .net *"_s42", 0 0, L_0xaaaaf418da30;  1 drivers
v0xaaaaf4174450_0 .net *"_s45", 0 0, L_0xaaaaf418db40;  1 drivers
L_0xffff9e4c7330 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaf4174620_0 .net/2u *"_s48", 1 0, L_0xffff9e4c7330;  1 drivers
v0xaaaaf4174700_0 .net *"_s50", 0 0, L_0xaaaaf418dd30;  1 drivers
v0xaaaaf41747c0_0 .net *"_s53", 0 0, L_0xaaaaf418de90;  1 drivers
L_0xffff9e4c7378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xaaaaf4174880_0 .net/2u *"_s56", 1 0, L_0xffff9e4c7378;  1 drivers
v0xaaaaf4174960_0 .net *"_s58", 0 0, L_0xaaaaf418e0d0;  1 drivers
L_0xffff9e4c73c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaf4174a20_0 .net/2u *"_s60", 1 0, L_0xffff9e4c73c0;  1 drivers
v0xaaaaf4174b00_0 .net *"_s62", 0 0, L_0xaaaaf418e280;  1 drivers
L_0xffff9e4c7408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaf4174bc0_0 .net/2u *"_s66", 1 0, L_0xffff9e4c7408;  1 drivers
v0xaaaaf4174ca0_0 .net *"_s68", 0 0, L_0xaaaaf418e460;  1 drivers
L_0xffff9e4c7450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaf4174d60_0 .net/2u *"_s70", 1 0, L_0xffff9e4c7450;  1 drivers
v0xaaaaf4174e40_0 .net *"_s72", 0 0, L_0xaaaaf418e5e0;  1 drivers
v0xaaaaf4174f00_0 .net *"_s8", 31 0, L_0xaaaaf418ba60;  1 drivers
v0xaaaaf4174fe0_0 .net "above_thresh", 0 0, L_0xaaaaf418b8f0;  1 drivers
v0xaaaaf41750a0_0 .net "all_zeros", 0 0, L_0xaaaaf418c200;  1 drivers
v0xaaaaf4175140_0 .net "below_thresh", 0 0, L_0xaaaaf418bbf0;  1 drivers
v0xaaaaf41751e0_0 .net "clk", 0 0, L_0xaaaaf417b280;  alias, 1 drivers
v0xaaaaf4175280_0 .net "corr_dat", 62 0, v0xaaaaf416f380_0;  1 drivers
v0xaaaaf4175370_0 .net "corr_vld", 0 0, v0xaaaaf416f460_0;  1 drivers
v0xaaaaf4175440_0 .var "count", 14 0;
v0xaaaaf41754e0_0 .var "cur_bank", 3 0;
v0xaaaaf41755c0_0 .var "cur_corr", 6 0;
v0xaaaaf41756a0_0 .net "fifo_empty", 0 0, L_0xaaaaf418c4d0;  1 drivers
v0xaaaaf4175770_0 .net "fifo_full", 0 0, L_0xaaaaf418c830;  1 drivers
v0xaaaaf4175840_0 .net "fifo_jump", 0 0, L_0xaaaaf418de20;  1 drivers
v0xaaaaf4175910_0 .net "fifo_jump_error", 0 0, L_0xaaaaf418d160;  1 drivers
v0xaaaaf41759e0_0 .net "fifo_rst", 0 0, L_0xaaaaf418e710;  1 drivers
v0xaaaaf4175ab0_0 .net "frequency_bank", 3 0, L_0xaaaaf418c0f0;  alias, 1 drivers
v0xaaaaf4175b80_0 .var/i "i", 31 0;
v0xaaaaf4175c20_0 .net "in_dat", 0 0, L_0xaaaaf418b5a0;  alias, 1 drivers
v0xaaaaf4175cf0_0 .var "in_dat_reg", 2 0;
v0xaaaaf4175d90_0 .net "in_vld", 0 0, L_0xaaaaf418b720;  alias, 1 drivers
v0xaaaaf4175e60_0 .var "in_vld_reg", 2 0;
v0xaaaaf4175f00_0 .var "max_bank", 3 0;
v0xaaaaf4175fc0_0 .var "max_corr", 6 0;
v0xaaaaf41760a0_0 .var "next_count", 14 0;
v0xaaaaf4176180_0 .var "next_state", 1 0;
v0xaaaaf4176260_0 .var "offset", 14 0;
v0xaaaaf4176350_0 .net "out_dat", 0 0, v0xaaaaf4171660_0;  alias, 1 drivers
v0xaaaaf41763f0_0 .var "out_vld", 0 0;
v0xaaaaf4176490_0 .net "pop", 0 0, L_0xaaaaf418df30;  1 drivers
v0xaaaaf4176560_0 .net "preamble_detected", 0 0, L_0xaaaaf418bfe0;  alias, 1 drivers
v0xaaaaf4176600_0 .net "push", 0 0, L_0xaaaaf418dc70;  1 drivers
v0xaaaaf41766d0_0 .net "rst", 0 0, L_0xaaaaf3fb3840;  alias, 1 drivers
v0xaaaaf4176770_0 .var "state", 1 0;
E_0xaaaaf416ca20/0 .event edge, v0xaaaaf4176770_0, v0xaaaaf4174fe0_0, v0xaaaaf4175140_0, v0xaaaaf4175440_0;
E_0xaaaaf416ca20/1 .event edge, v0xaaaaf41730f0_0, v0xaaaaf416f1d0_0;
E_0xaaaaf416ca20 .event/or E_0xaaaaf416ca20/0, E_0xaaaaf416ca20/1;
E_0xaaaaf416e4a0 .event edge, v0xaaaaf4175b80_0, v0xaaaaf416f380_0, v0xaaaaf41755c0_0;
L_0xaaaaf418b820 .concat [ 7 25 0 0], v0xaaaaf41755c0_0, L_0xffff9e4c70a8;
L_0xaaaaf418b8f0 .cmp/ge 32, L_0xaaaaf418b820, L_0xffff9e4c70f0;
L_0xaaaaf418ba60 .concat [ 7 25 0 0], v0xaaaaf41755c0_0, L_0xffff9e4c7138;
L_0xaaaaf418bbf0 .cmp/ge 32, L_0xffff9e4c7180, L_0xaaaaf418ba60;
L_0xaaaaf418bd60 .cmp/eq 2, v0xaaaaf4176770_0, L_0xffff9e4c71c8;
L_0xaaaaf418be50 .cmp/eq 2, v0xaaaaf4176180_0, L_0xffff9e4c7210;
L_0xaaaaf418d4b0 .part v0xaaaaf4175cf0_0, 0, 1;
L_0xaaaaf418d5a0 .part v0xaaaaf4175e60_0, 0, 1;
L_0xaaaaf418d690 .cmp/ne 2, v0xaaaaf4176770_0, L_0xffff9e4c72a0;
L_0xaaaaf418d7d0 .cmp/ne 2, v0xaaaaf4176180_0, L_0xffff9e4c72e8;
L_0xaaaaf418db40 .reduce/nor L_0xaaaaf418c830;
L_0xaaaaf418dd30 .cmp/eq 2, v0xaaaaf4176770_0, L_0xffff9e4c7330;
L_0xaaaaf418de90 .reduce/nor L_0xaaaaf418c4d0;
L_0xaaaaf418e0d0 .cmp/eq 2, v0xaaaaf4176770_0, L_0xffff9e4c7378;
L_0xaaaaf418e280 .cmp/eq 2, v0xaaaaf4176180_0, L_0xffff9e4c73c0;
L_0xaaaaf418e460 .cmp/eq 2, v0xaaaaf4176770_0, L_0xffff9e4c7408;
L_0xaaaaf418e5e0 .cmp/eq 2, v0xaaaaf4176180_0, L_0xffff9e4c7450;
S_0xaaaaf416e500 .scope module, "preamble_correlator_u1" "preamble_correlator" 12 70, 13 3 0, S_0xaaaaf416d990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 63 "corr_dat"
    .port_info 5 /OUTPUT 1 "corr_vld"
    .port_info 6 /OUTPUT 1 "all_zeros"
P_0xaaaaf3f624d0 .param/l "BANKS" 0 13 5, +C4<00000000000000000000000000001001>;
P_0xaaaaf3f62510 .param/l "CORR_WIDTH" 1 13 16, +C4<00000000000000000000000000000111>;
P_0xaaaaf3f62550 .param/l "LENGTH" 0 13 4, +C4<00000000000000000000000001010000>;
P_0xaaaaf3f62590 .param/l "SCALING_BITS" 0 13 6, +C4<00000000000000000000000000000101>;
v0xaaaaf416ec60_0 .net *"_s1", 26 0, L_0xaaaaf418c160;  1 drivers
v0xaaaaf416ed60 .array "added_reg", 0 8, 6 0;
v0xaaaaf416ef90 .array "added_wire", 0 8, 6 0;
v0xaaaaf416f1d0_0 .net "all_zeros", 0 0, L_0xaaaaf418c200;  alias, 1 drivers
v0xaaaaf416f290_0 .net "clk", 0 0, L_0xaaaaf417b280;  alias, 1 drivers
v0xaaaaf416f380_0 .var "corr_dat", 62 0;
v0xaaaaf416f460_0 .var "corr_vld", 0 0;
v0xaaaaf416f520 .array "correlator_coeffs", 0 8, 79 0;
v0xaaaaf416f750 .array "correlator_lengths", 0 8, 6 0;
v0xaaaaf416f930 .array "correlator_scaling", 0 8, 4 0;
v0xaaaaf416fb60_0 .var/i "i", 31 0;
v0xaaaaf416fc40_0 .net "in_dat", 0 0, L_0xaaaaf418b5a0;  alias, 1 drivers
v0xaaaaf416fd00_0 .net "in_vld", 0 0, L_0xaaaaf418b720;  alias, 1 drivers
v0xaaaaf416fdc0_0 .var/i "j", 31 0;
v0xaaaaf416fea0_0 .var/i "k", 31 0;
v0xaaaaf416ff80_0 .net "rst", 0 0, L_0xaaaaf3fb3840;  alias, 1 drivers
v0xaaaaf4170020 .array "scaled_reg", 0 8, 6 0;
v0xaaaaf4170340 .array "scaled_wire", 0 8, 17 0;
v0xaaaaf4170400_0 .var "shift_register", 79 0;
v0xaaaaf41704e0_0 .var "vld_reg", 3 0;
v0xaaaaf41705c0 .array "xnored_reg", 0 8, 79 0;
v0xaaaaf41707f0 .array "xnored_wire", 0 8, 79 0;
v0xaaaaf416f520_0 .array/port v0xaaaaf416f520, 0;
v0xaaaaf416f520_1 .array/port v0xaaaaf416f520, 1;
E_0xaaaaf416e9e0/0 .event edge, v0xaaaaf416fb60_0, v0xaaaaf4170400_0, v0xaaaaf416f520_0, v0xaaaaf416f520_1;
v0xaaaaf416f520_2 .array/port v0xaaaaf416f520, 2;
v0xaaaaf416f520_3 .array/port v0xaaaaf416f520, 3;
v0xaaaaf416f520_4 .array/port v0xaaaaf416f520, 4;
v0xaaaaf416f520_5 .array/port v0xaaaaf416f520, 5;
E_0xaaaaf416e9e0/1 .event edge, v0xaaaaf416f520_2, v0xaaaaf416f520_3, v0xaaaaf416f520_4, v0xaaaaf416f520_5;
v0xaaaaf416f520_6 .array/port v0xaaaaf416f520, 6;
v0xaaaaf416f520_7 .array/port v0xaaaaf416f520, 7;
v0xaaaaf416f520_8 .array/port v0xaaaaf416f520, 8;
E_0xaaaaf416e9e0/2 .event edge, v0xaaaaf416f520_6, v0xaaaaf416f520_7, v0xaaaaf416f520_8, v0xaaaaf416fdc0_0;
v0xaaaaf416f750_0 .array/port v0xaaaaf416f750, 0;
v0xaaaaf416f750_1 .array/port v0xaaaaf416f750, 1;
v0xaaaaf416f750_2 .array/port v0xaaaaf416f750, 2;
v0xaaaaf416f750_3 .array/port v0xaaaaf416f750, 3;
E_0xaaaaf416e9e0/3 .event edge, v0xaaaaf416f750_0, v0xaaaaf416f750_1, v0xaaaaf416f750_2, v0xaaaaf416f750_3;
v0xaaaaf416f750_4 .array/port v0xaaaaf416f750, 4;
v0xaaaaf416f750_5 .array/port v0xaaaaf416f750, 5;
v0xaaaaf416f750_6 .array/port v0xaaaaf416f750, 6;
v0xaaaaf416f750_7 .array/port v0xaaaaf416f750, 7;
E_0xaaaaf416e9e0/4 .event edge, v0xaaaaf416f750_4, v0xaaaaf416f750_5, v0xaaaaf416f750_6, v0xaaaaf416f750_7;
v0xaaaaf416f750_8 .array/port v0xaaaaf416f750, 8;
v0xaaaaf416ef90_0 .array/port v0xaaaaf416ef90, 0;
v0xaaaaf416ef90_1 .array/port v0xaaaaf416ef90, 1;
v0xaaaaf416ef90_2 .array/port v0xaaaaf416ef90, 2;
E_0xaaaaf416e9e0/5 .event edge, v0xaaaaf416f750_8, v0xaaaaf416ef90_0, v0xaaaaf416ef90_1, v0xaaaaf416ef90_2;
v0xaaaaf416ef90_3 .array/port v0xaaaaf416ef90, 3;
v0xaaaaf416ef90_4 .array/port v0xaaaaf416ef90, 4;
v0xaaaaf416ef90_5 .array/port v0xaaaaf416ef90, 5;
v0xaaaaf416ef90_6 .array/port v0xaaaaf416ef90, 6;
E_0xaaaaf416e9e0/6 .event edge, v0xaaaaf416ef90_3, v0xaaaaf416ef90_4, v0xaaaaf416ef90_5, v0xaaaaf416ef90_6;
v0xaaaaf416ef90_7 .array/port v0xaaaaf416ef90, 7;
v0xaaaaf416ef90_8 .array/port v0xaaaaf416ef90, 8;
v0xaaaaf41705c0_0 .array/port v0xaaaaf41705c0, 0;
v0xaaaaf41705c0_1 .array/port v0xaaaaf41705c0, 1;
E_0xaaaaf416e9e0/7 .event edge, v0xaaaaf416ef90_7, v0xaaaaf416ef90_8, v0xaaaaf41705c0_0, v0xaaaaf41705c0_1;
v0xaaaaf41705c0_2 .array/port v0xaaaaf41705c0, 2;
v0xaaaaf41705c0_3 .array/port v0xaaaaf41705c0, 3;
v0xaaaaf41705c0_4 .array/port v0xaaaaf41705c0, 4;
v0xaaaaf41705c0_5 .array/port v0xaaaaf41705c0, 5;
E_0xaaaaf416e9e0/8 .event edge, v0xaaaaf41705c0_2, v0xaaaaf41705c0_3, v0xaaaaf41705c0_4, v0xaaaaf41705c0_5;
v0xaaaaf41705c0_6 .array/port v0xaaaaf41705c0, 6;
v0xaaaaf41705c0_7 .array/port v0xaaaaf41705c0, 7;
v0xaaaaf41705c0_8 .array/port v0xaaaaf41705c0, 8;
v0xaaaaf416ed60_0 .array/port v0xaaaaf416ed60, 0;
E_0xaaaaf416e9e0/9 .event edge, v0xaaaaf41705c0_6, v0xaaaaf41705c0_7, v0xaaaaf41705c0_8, v0xaaaaf416ed60_0;
v0xaaaaf416ed60_1 .array/port v0xaaaaf416ed60, 1;
v0xaaaaf416ed60_2 .array/port v0xaaaaf416ed60, 2;
v0xaaaaf416ed60_3 .array/port v0xaaaaf416ed60, 3;
v0xaaaaf416ed60_4 .array/port v0xaaaaf416ed60, 4;
E_0xaaaaf416e9e0/10 .event edge, v0xaaaaf416ed60_1, v0xaaaaf416ed60_2, v0xaaaaf416ed60_3, v0xaaaaf416ed60_4;
v0xaaaaf416ed60_5 .array/port v0xaaaaf416ed60, 5;
v0xaaaaf416ed60_6 .array/port v0xaaaaf416ed60, 6;
v0xaaaaf416ed60_7 .array/port v0xaaaaf416ed60, 7;
v0xaaaaf416ed60_8 .array/port v0xaaaaf416ed60, 8;
E_0xaaaaf416e9e0/11 .event edge, v0xaaaaf416ed60_5, v0xaaaaf416ed60_6, v0xaaaaf416ed60_7, v0xaaaaf416ed60_8;
v0xaaaaf416f930_0 .array/port v0xaaaaf416f930, 0;
v0xaaaaf416f930_1 .array/port v0xaaaaf416f930, 1;
v0xaaaaf416f930_2 .array/port v0xaaaaf416f930, 2;
v0xaaaaf416f930_3 .array/port v0xaaaaf416f930, 3;
E_0xaaaaf416e9e0/12 .event edge, v0xaaaaf416f930_0, v0xaaaaf416f930_1, v0xaaaaf416f930_2, v0xaaaaf416f930_3;
v0xaaaaf416f930_4 .array/port v0xaaaaf416f930, 4;
v0xaaaaf416f930_5 .array/port v0xaaaaf416f930, 5;
v0xaaaaf416f930_6 .array/port v0xaaaaf416f930, 6;
v0xaaaaf416f930_7 .array/port v0xaaaaf416f930, 7;
E_0xaaaaf416e9e0/13 .event edge, v0xaaaaf416f930_4, v0xaaaaf416f930_5, v0xaaaaf416f930_6, v0xaaaaf416f930_7;
v0xaaaaf416f930_8 .array/port v0xaaaaf416f930, 8;
v0xaaaaf4170020_0 .array/port v0xaaaaf4170020, 0;
v0xaaaaf4170020_1 .array/port v0xaaaaf4170020, 1;
v0xaaaaf4170020_2 .array/port v0xaaaaf4170020, 2;
E_0xaaaaf416e9e0/14 .event edge, v0xaaaaf416f930_8, v0xaaaaf4170020_0, v0xaaaaf4170020_1, v0xaaaaf4170020_2;
v0xaaaaf4170020_3 .array/port v0xaaaaf4170020, 3;
v0xaaaaf4170020_4 .array/port v0xaaaaf4170020, 4;
v0xaaaaf4170020_5 .array/port v0xaaaaf4170020, 5;
v0xaaaaf4170020_6 .array/port v0xaaaaf4170020, 6;
E_0xaaaaf416e9e0/15 .event edge, v0xaaaaf4170020_3, v0xaaaaf4170020_4, v0xaaaaf4170020_5, v0xaaaaf4170020_6;
v0xaaaaf4170020_7 .array/port v0xaaaaf4170020, 7;
v0xaaaaf4170020_8 .array/port v0xaaaaf4170020, 8;
E_0xaaaaf416e9e0/16 .event edge, v0xaaaaf4170020_7, v0xaaaaf4170020_8, v0xaaaaf41704e0_0;
E_0xaaaaf416e9e0 .event/or E_0xaaaaf416e9e0/0, E_0xaaaaf416e9e0/1, E_0xaaaaf416e9e0/2, E_0xaaaaf416e9e0/3, E_0xaaaaf416e9e0/4, E_0xaaaaf416e9e0/5, E_0xaaaaf416e9e0/6, E_0xaaaaf416e9e0/7, E_0xaaaaf416e9e0/8, E_0xaaaaf416e9e0/9, E_0xaaaaf416e9e0/10, E_0xaaaaf416e9e0/11, E_0xaaaaf416e9e0/12, E_0xaaaaf416e9e0/13, E_0xaaaaf416e9e0/14, E_0xaaaaf416e9e0/15, E_0xaaaaf416e9e0/16;
L_0xaaaaf418c160 .part v0xaaaaf4170400_0, 0, 27;
L_0xaaaaf418c200 .reduce/nor L_0xaaaaf418c160;
S_0xaaaaf41709d0 .scope module, "sync_fifo_u1" "sync_fifo" 12 114, 14 1 0, S_0xaaaaf416d990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 1 "rd_en"
    .port_info 4 /INPUT 1 "wr_data"
    .port_info 5 /OUTPUT 1 "rd_data"
    .port_info 6 /OUTPUT 1 "empty"
    .port_info 7 /OUTPUT 1 "full"
    .port_info 8 /INPUT 1 "jump"
    .port_info 9 /INPUT 15 "jump_value"
    .port_info 10 /OUTPUT 1 "jump_error"
P_0xaaaaf416d7e0 .param/l "ADDR_WIDTH" 0 14 2, +C4<00000000000000000000000000001111>;
P_0xaaaaf416d820 .param/l "DATA_WIDTH" 0 14 3, +C4<00000000000000000000000000000001>;
L_0xaaaaf418c340 .functor XNOR 1, v0xaaaaf4172ed0_0, v0xaaaaf41734c0_0, C4<0>, C4<0>;
L_0xaaaaf418c4d0 .functor AND 1, L_0xaaaaf418c340, L_0xaaaaf418c3b0, C4<1>, C4<1>;
L_0xaaaaf418c630 .functor XOR 1, v0xaaaaf4172ed0_0, v0xaaaaf41734c0_0, C4<0>, C4<0>;
L_0xaaaaf418c830 .functor AND 1, L_0xaaaaf418c630, L_0xaaaaf418c740, C4<1>, C4<1>;
L_0xaaaaf418cec0 .functor XNOR 1, L_0xaaaaf418c9c0, v0xaaaaf41734c0_0, C4<0>, C4<0>;
L_0xaaaaf418d160 .functor AND 1, L_0xaaaaf418cec0, L_0xaaaaf418d020, C4<1>, C4<1>;
L_0xaaaaf418d3a0 .functor AND 1, L_0xaaaaf418dc70, L_0xaaaaf418d300, C4<1>, C4<1>;
v0xaaaaf4171b40_0 .net *"_s0", 0 0, L_0xaaaaf418c340;  1 drivers
v0xaaaaf4171c20_0 .net *"_s15", 15 0, L_0xaaaaf418cb80;  1 drivers
L_0xffff9e4c7258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaf4171d00_0 .net/2u *"_s17", 0 0, L_0xffff9e4c7258;  1 drivers
v0xaaaaf4171dc0_0 .net *"_s19", 15 0, L_0xaaaaf418cd40;  1 drivers
v0xaaaaf4171ea0_0 .net *"_s2", 0 0, L_0xaaaaf418c3b0;  1 drivers
v0xaaaaf4171fb0_0 .net *"_s21", 15 0, L_0xaaaaf418ce20;  1 drivers
v0xaaaaf4172090_0 .net *"_s23", 0 0, L_0xaaaaf418cec0;  1 drivers
v0xaaaaf4172150_0 .net *"_s25", 0 0, L_0xaaaaf418d020;  1 drivers
v0xaaaaf4172210_0 .net *"_s30", 0 0, L_0xaaaaf418d300;  1 drivers
v0xaaaaf41722d0_0 .net *"_s6", 0 0, L_0xaaaaf418c630;  1 drivers
v0xaaaaf4172390_0 .net *"_s8", 0 0, L_0xaaaaf418c740;  1 drivers
v0xaaaaf4172450_0 .net "clk", 0 0, L_0xaaaaf417b280;  alias, 1 drivers
v0xaaaaf4172600_0 .net "empty", 0 0, L_0xaaaaf418c4d0;  alias, 1 drivers
v0xaaaaf41726c0_0 .net "full", 0 0, L_0xaaaaf418c830;  alias, 1 drivers
v0xaaaaf4172780_0 .net "jump", 0 0, L_0xaaaaf418de20;  alias, 1 drivers
v0xaaaaf4172840_0 .net "jump_error", 0 0, L_0xaaaaf418d160;  alias, 1 drivers
v0xaaaaf4172900_0 .net "jump_ptr", 14 0, L_0xaaaaf418ca60;  1 drivers
v0xaaaaf4172af0_0 .net "jump_value", 14 0, v0xaaaaf4176260_0;  1 drivers
v0xaaaaf4172bd0_0 .net "jump_wrap", 0 0, L_0xaaaaf418c9c0;  1 drivers
v0xaaaaf4172c90_0 .net "rd_data", 0 0, v0xaaaaf4171660_0;  alias, 1 drivers
v0xaaaaf4172d50_0 .net "rd_en", 0 0, L_0xaaaaf418df30;  alias, 1 drivers
v0xaaaaf4172e10_0 .var "rd_ptr", 14 0;
v0xaaaaf4172ed0_0 .var "rd_wrap", 0 0;
v0xaaaaf4172f70_0 .net "rst", 0 0, L_0xaaaaf418e710;  alias, 1 drivers
v0xaaaaf4173030_0 .net "wr_data", 0 0, L_0xaaaaf418d4b0;  1 drivers
v0xaaaaf41730f0_0 .net "wr_en", 0 0, L_0xaaaaf418dc70;  alias, 1 drivers
v0xaaaaf4173190_0 .var "wr_en_reg", 0 0;
v0xaaaaf4173250_0 .var "wr_ptr", 14 0;
v0xaaaaf4173340_0 .var "wr_ptr_reg", 14 0;
v0xaaaaf4173400_0 .var "wr_wrap", 0 0;
v0xaaaaf41734c0_0 .var "wr_wrap_reg", 0 0;
L_0xaaaaf418c3b0 .cmp/eq 15, v0xaaaaf4172e10_0, v0xaaaaf4173340_0;
L_0xaaaaf418c740 .cmp/eq 15, v0xaaaaf4172e10_0, v0xaaaaf4173340_0;
L_0xaaaaf418c9c0 .part L_0xaaaaf418ce20, 15, 1;
L_0xaaaaf418ca60 .part L_0xaaaaf418ce20, 0, 15;
L_0xaaaaf418cb80 .concat [ 15 1 0 0], v0xaaaaf4172e10_0, v0xaaaaf4172ed0_0;
L_0xaaaaf418cd40 .concat [ 15 1 0 0], v0xaaaaf4176260_0, L_0xffff9e4c7258;
L_0xaaaaf418ce20 .arith/sum 16, L_0xaaaaf418cb80, L_0xaaaaf418cd40;
L_0xaaaaf418d020 .cmp/ge 15, L_0xaaaaf418ca60, v0xaaaaf4173340_0;
L_0xaaaaf418d300 .reduce/nor L_0xaaaaf418c830;
S_0xaaaaf4170e60 .scope module, "sdp_1clk_bram_u1" "sdp_1clk_bram" 14 57, 15 1 0, S_0xaaaaf41709d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 15 "rd_addr"
    .port_info 2 /INPUT 15 "wr_addr"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 1 "wr_data"
    .port_info 5 /OUTPUT 1 "rd_data"
P_0xaaaaf4171030 .param/l "ADDR_WIDTH" 0 15 2, +C4<00000000000000000000000000001111>;
P_0xaaaaf4171070 .param/l "DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000000001>;
P_0xaaaaf41710b0 .param/l "RAM_DEPTH" 1 15 12, +C4<00000000000000001000000000000000>;
v0xaaaaf4171320_0 .net "clk", 0 0, L_0xaaaaf417b280;  alias, 1 drivers
v0xaaaaf41713e0 .array "ram", 0 32767, 0 0;
v0xaaaaf4171570_0 .net "rd_addr", 14 0, v0xaaaaf4172e10_0;  1 drivers
v0xaaaaf4171660_0 .var "rd_data", 0 0;
v0xaaaaf4171770_0 .net "wr_addr", 14 0, v0xaaaaf4173250_0;  1 drivers
v0xaaaaf41718a0_0 .net "wr_data", 0 0, L_0xaaaaf418d4b0;  alias, 1 drivers
v0xaaaaf4171980_0 .net "wr_en", 0 0, L_0xaaaaf418d3a0;  1 drivers
S_0xaaaaf4176960 .scope module, "sampler_u1" "sampler" 5 97, 16 1 0, S_0xaaaaf40e8a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rx_in"
    .port_info 3 /OUTPUT 1 "out_dat"
    .port_info 4 /OUTPUT 1 "out_vld"
    .port_info 5 /OUTPUT 1 "sample_strb"
P_0xaaaaf3f15790 .param/l "COUNT_WIDTH" 1 16 11, +C4<00000000000000000000000000000010>;
P_0xaaaaf3f157d0 .param/l "N" 0 16 2, +C4<00000000000000000000000000000010>;
L_0xaaaaf417b3d0 .functor BUFZ 1, v0xaaaaf4177280_0, C4<0>, C4<0>, C4<0>;
L_0xaaaaf418b720 .functor BUFZ 1, v0xaaaaf4177280_0, C4<0>, C4<0>, C4<0>;
v0xaaaaf41773a0_0 .net *"_s2", 31 0, L_0xaaaaf417b480;  1 drivers
L_0xffff9e4c7018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf4177480_0 .net *"_s5", 29 0, L_0xffff9e4c7018;  1 drivers
L_0xffff9e4c7060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf4177560_0 .net/2u *"_s6", 31 0, L_0xffff9e4c7060;  1 drivers
v0xaaaaf4177650_0 .net "clk", 0 0, L_0xaaaaf417b280;  alias, 1 drivers
v0xaaaaf41776f0_0 .var "count", 1 0;
v0xaaaaf4177820_0 .var "ff1", 0 0;
v0xaaaaf41778e0_0 .var "ff2", 0 0;
v0xaaaaf41779a0_0 .net "out_dat", 0 0, L_0xaaaaf418b5a0;  alias, 1 drivers
v0xaaaaf4177a90_0 .net "out_vld", 0 0, L_0xaaaaf418b720;  alias, 1 drivers
v0xaaaaf4177b30_0 .net "rst", 0 0, L_0xaaaaf3fb3840;  alias, 1 drivers
v0xaaaaf4177c60_0 .net "rx_in", 0 0, L_0xaaaaf3fb48e0;  alias, 1 drivers
v0xaaaaf4177d20_0 .net "sample_strb", 0 0, L_0xaaaaf417b3d0;  alias, 1 drivers
v0xaaaaf4177de0_0 .net "sample_strobe", 0 0, v0xaaaaf4177280_0;  1 drivers
L_0xaaaaf417b480 .concat [ 2 30 0 0], v0xaaaaf41776f0_0, L_0xffff9e4c7018;
L_0xaaaaf418b5a0 .cmp/gt 32, L_0xaaaaf417b480, L_0xffff9e4c7060;
S_0xaaaaf4176ce0 .scope module, "sample_strb_gen" "strb_gen" 16 23, 4 2 0, S_0xaaaaf4176960;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "strobe"
P_0xaaaaf4176ed0 .param/l "N" 0 4 3, +C4<00000000000000000000000000000010>;
v0xaaaaf4177010_0 .net "clk", 0 0, L_0xaaaaf417b280;  alias, 1 drivers
v0xaaaaf41770d0_0 .var "counter", 0 0;
v0xaaaaf41771b0_0 .net "rst", 0 0, L_0xaaaaf3fb3840;  alias, 1 drivers
v0xaaaaf4177280_0 .var "strobe", 0 0;
    .scope S_0xaaaaf4176ce0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf41770d0_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0xaaaaf4176ce0;
T_1 ;
    %wait E_0xaaaaf3fb1dc0;
    %load/vec4 v0xaaaaf41771b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf41770d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf4177280_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xaaaaf41770d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaf4177280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf41770d0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf4177280_0, 0;
    %load/vec4 v0xaaaaf41770d0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0xaaaaf41770d0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xaaaaf4176960;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf4177820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf41778e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf41776f0_0, 0, 2;
    %end;
    .thread T_2, $init;
    .scope S_0xaaaaf4176960;
T_3 ;
    %wait E_0xaaaaf3fb1dc0;
    %load/vec4 v0xaaaaf4177b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf4177820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf41778e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaf41776f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xaaaaf4177c60_0;
    %assign/vec4 v0xaaaaf4177820_0, 0;
    %load/vec4 v0xaaaaf4177820_0;
    %assign/vec4 v0xaaaaf41778e0_0, 0;
    %load/vec4 v0xaaaaf4177de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0xaaaaf41778e0_0;
    %pad/u 2;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0xaaaaf41776f0_0;
    %load/vec4 v0xaaaaf41778e0_0;
    %pad/u 2;
    %add;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0xaaaaf41776f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaaf416e500;
T_4 ;
    %pushi/vec4 0, 0, 80;
    %store/vec4 v0xaaaaf4170400_0, 0, 80;
    %end;
    .thread T_4, $init;
    .scope S_0xaaaaf416e500;
T_5 ;
    %vpi_call/w 13 37 "$readmemb", "../source/detect_preamble/preamble_correlator_coeffs.mem", v0xaaaaf416f520 {0 0 0};
    %vpi_call/w 13 38 "$readmemb", "../source/detect_preamble/preamble_correlator_lengths.mem", v0xaaaaf416f750 {0 0 0};
    %vpi_call/w 13 39 "$readmemb", "../source/detect_preamble/preamble_correlator_scaling.mem", v0xaaaaf416f930 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xaaaaf416e500;
T_6 ;
    %wait E_0xaaaaf416e9e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf416fb60_0, 0, 32;
T_6.0 ;
    %load/vec4 v0xaaaaf416fb60_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0xaaaaf4170400_0;
    %ix/getv/s 4, v0xaaaaf416fb60_0;
    %load/vec4a v0xaaaaf416f520, 4;
    %xnor;
    %ix/getv/s 4, v0xaaaaf416fb60_0;
    %store/vec4a v0xaaaaf41707f0, 4, 0;
    %load/vec4 v0xaaaaf416fb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf416fb60_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf416fb60_0, 0, 32;
T_6.2 ;
    %load/vec4 v0xaaaaf416fb60_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v0xaaaaf416fb60_0;
    %store/vec4a v0xaaaaf416ef90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf416fdc0_0, 0, 32;
T_6.4 ;
    %load/vec4 v0xaaaaf416fdc0_0;
    %ix/getv/s 4, v0xaaaaf416fb60_0;
    %load/vec4a v0xaaaaf416f750, 4;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.5, 5;
    %ix/getv/s 4, v0xaaaaf416fb60_0;
    %load/vec4a v0xaaaaf416ef90, 4;
    %ix/getv/s 4, v0xaaaaf416fb60_0;
    %load/vec4a v0xaaaaf41705c0, 4;
    %load/vec4 v0xaaaaf416fdc0_0;
    %part/s 1;
    %pad/u 7;
    %add;
    %ix/getv/s 4, v0xaaaaf416fb60_0;
    %store/vec4a v0xaaaaf416ef90, 4, 0;
    %load/vec4 v0xaaaaf416fdc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf416fdc0_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %load/vec4 v0xaaaaf416fb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf416fb60_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf416fb60_0, 0, 32;
T_6.6 ;
    %load/vec4 v0xaaaaf416fb60_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_6.7, 5;
    %ix/getv/s 4, v0xaaaaf416fb60_0;
    %load/vec4a v0xaaaaf416ed60, 4;
    %pad/u 18;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/getv/s 4, v0xaaaaf416fb60_0;
    %load/vec4a v0xaaaaf416f930, 4;
    %pad/u 18;
    %mul;
    %ix/getv/s 4, v0xaaaaf416fb60_0;
    %store/vec4a v0xaaaaf4170340, 4, 0;
    %load/vec4 v0xaaaaf416fb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf416fb60_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf416fb60_0, 0, 32;
T_6.8 ;
    %load/vec4 v0xaaaaf416fb60_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_6.9, 5;
    %ix/getv/s 4, v0xaaaaf416fb60_0;
    %load/vec4a v0xaaaaf4170020, 4;
    %load/vec4 v0xaaaaf416fb60_0;
    %muli 7, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaaf416f380_0, 4, 7;
    %load/vec4 v0xaaaaf416fb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf416fb60_0, 0, 32;
    %jmp T_6.8;
T_6.9 ;
    %load/vec4 v0xaaaaf41704e0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0xaaaaf416f460_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaaaf416e500;
T_7 ;
    %wait E_0xaaaaf3fb1dc0;
    %load/vec4 v0xaaaaf416ff80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 80;
    %assign/vec4 v0xaaaaf4170400_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaf41704e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf416fea0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0xaaaaf416fea0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 80;
    %ix/getv/s 3, v0xaaaaf416fea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf41705c0, 0, 4;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 3, v0xaaaaf416fea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf416ed60, 0, 4;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 3, v0xaaaaf416fea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf4170020, 0, 4;
    %load/vec4 v0xaaaaf416fea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf416fea0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaaf416fd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0xaaaaf4170400_0;
    %parti/s 79, 0, 2;
    %load/vec4 v0xaaaaf416fc40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf4170400_0, 0;
T_7.4 ;
    %load/vec4 v0xaaaaf416fd00_0;
    %load/vec4 v0xaaaaf41704e0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf41704e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf416fea0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0xaaaaf416fea0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_7.7, 5;
    %ix/getv/s 4, v0xaaaaf416fea0_0;
    %load/vec4a v0xaaaaf41707f0, 4;
    %ix/getv/s 3, v0xaaaaf416fea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf41705c0, 0, 4;
    %ix/getv/s 4, v0xaaaaf416fea0_0;
    %load/vec4a v0xaaaaf416ef90, 4;
    %ix/getv/s 3, v0xaaaaf416fea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf416ed60, 0, 4;
    %ix/getv/s 4, v0xaaaaf416fea0_0;
    %load/vec4a v0xaaaaf4170340, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 7;
    %ix/getv/s 3, v0xaaaaf416fea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf4170020, 0, 4;
    %load/vec4 v0xaaaaf416fea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf416fea0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaaf4170e60;
T_8 ;
    %wait E_0xaaaaf3fb1dc0;
    %load/vec4 v0xaaaaf4171570_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0xaaaaf41713e0, 4;
    %assign/vec4 v0xaaaaf4171660_0, 0;
    %load/vec4 v0xaaaaf4171980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xaaaaf41718a0_0;
    %load/vec4 v0xaaaaf4171770_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaf41713e0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaaf41709d0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf4172ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf4173400_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaf4172e10_0, 0, 15;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaf4173250_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf41734c0_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaf4173340_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf4173190_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xaaaaf41709d0;
T_10 ;
    %wait E_0xaaaaf3fb1dc0;
    %load/vec4 v0xaaaaf4172f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaaf4172e10_0, 0;
    %assign/vec4 v0xaaaaf4172ed0_0, 0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaaf4173250_0, 0;
    %assign/vec4 v0xaaaaf4173400_0, 0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaaf4173340_0, 0;
    %assign/vec4 v0xaaaaf41734c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xaaaaf4172780_0;
    %load/vec4 v0xaaaaf4172840_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0xaaaaf4172bd0_0;
    %load/vec4 v0xaaaaf4172900_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 15;
    %assign/vec4 v0xaaaaf4172e10_0, 0;
    %assign/vec4 v0xaaaaf4172ed0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0xaaaaf4172ed0_0;
    %load/vec4 v0xaaaaf4172e10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaaf4172d50_0;
    %load/vec4 v0xaaaaf4172600_0;
    %nor/r;
    %and;
    %pad/u 16;
    %add;
    %split/vec4 15;
    %assign/vec4 v0xaaaaf4172e10_0, 0;
    %assign/vec4 v0xaaaaf4172ed0_0, 0;
T_10.3 ;
    %load/vec4 v0xaaaaf4173400_0;
    %load/vec4 v0xaaaaf4173250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaaf41730f0_0;
    %load/vec4 v0xaaaaf41726c0_0;
    %nor/r;
    %and;
    %pad/u 16;
    %add;
    %split/vec4 15;
    %assign/vec4 v0xaaaaf4173250_0, 0;
    %assign/vec4 v0xaaaaf4173400_0, 0;
    %load/vec4 v0xaaaaf4173400_0;
    %load/vec4 v0xaaaaf4173250_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 15;
    %assign/vec4 v0xaaaaf4173340_0, 0;
    %assign/vec4 v0xaaaaf41734c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaaaf416d990;
T_11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf4176770_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaf4175440_0, 0, 15;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaf4176260_0, 0, 15;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaaf4175fc0_0, 0, 7;
    %end;
    .thread T_11, $init;
    .scope S_0xaaaaf416d990;
T_12 ;
    %wait E_0xaaaaf416e4a0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf41754e0_0, 0, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaaf41755c0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf4175b80_0, 0, 32;
T_12.0 ;
    %load/vec4 v0xaaaaf4175b80_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v0xaaaaf41755c0_0;
    %load/vec4 v0xaaaaf4175280_0;
    %load/vec4 v0xaaaaf4175b80_0;
    %muli 7, 0, 32;
    %part/s 7;
    %cmp/u;
    %jmp/0xz  T_12.2, 5;
    %load/vec4 v0xaaaaf4175b80_0;
    %pad/s 4;
    %store/vec4 v0xaaaaf41754e0_0, 0, 4;
    %load/vec4 v0xaaaaf4175280_0;
    %load/vec4 v0xaaaaf4175b80_0;
    %muli 7, 0, 32;
    %part/s 7;
    %store/vec4 v0xaaaaf41755c0_0, 0, 7;
T_12.2 ;
    %load/vec4 v0xaaaaf4175b80_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf4175b80_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xaaaaf416d990;
T_13 ;
    %wait E_0xaaaaf3fb1dc0;
    %load/vec4 v0xaaaaf41766d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaaf4175fc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaf4175f00_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaaf4176260_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xaaaaf4176770_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaaf4176180_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0xaaaaf4175e60_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0xaaaaf4175fc0_0;
    %load/vec4 v0xaaaaf41755c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0xaaaaf41755c0_0;
    %assign/vec4 v0xaaaaf4175fc0_0, 0;
    %load/vec4 v0xaaaaf41754e0_0;
    %assign/vec4 v0xaaaaf4175f00_0, 0;
    %load/vec4 v0xaaaaf4175440_0;
    %assign/vec4 v0xaaaaf4176260_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xaaaaf4176770_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaaf4175fc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaf4175f00_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaaf4176260_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaaaf416d990;
T_14 ;
    %wait E_0xaaaaf416ca20;
    %load/vec4 v0xaaaaf4176770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf4176180_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaf41760a0_0, 0, 15;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0xaaaaf4174fe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.6, 8;
T_14.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.6, 8;
 ; End of false expr.
    %blend;
T_14.6;
    %store/vec4 v0xaaaaf4176180_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaf41760a0_0, 0, 15;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0xaaaaf4175140_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_14.8, 8;
T_14.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.8, 8;
 ; End of false expr.
    %blend;
T_14.8;
    %store/vec4 v0xaaaaf4176180_0, 0, 2;
    %load/vec4 v0xaaaaf4175440_0;
    %load/vec4 v0xaaaaf4176600_0;
    %pad/u 15;
    %add;
    %store/vec4 v0xaaaaf41760a0_0, 0, 15;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0xaaaaf41750a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.10, 8;
T_14.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_14.10, 8;
 ; End of false expr.
    %blend;
T_14.10;
    %store/vec4 v0xaaaaf4176180_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaf41760a0_0, 0, 15;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0xaaaaf416d990;
T_15 ;
    %wait E_0xaaaaf3fb1dc0;
    %load/vec4 v0xaaaaf41766d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaf4176770_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaaf4175440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf41763f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaaf4175cf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaaf4175e60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xaaaaf4176180_0;
    %assign/vec4 v0xaaaaf4176770_0, 0;
    %load/vec4 v0xaaaaf41760a0_0;
    %assign/vec4 v0xaaaaf4175440_0, 0;
    %load/vec4 v0xaaaaf4176490_0;
    %assign/vec4 v0xaaaaf41763f0_0, 0;
    %load/vec4 v0xaaaaf4175c20_0;
    %load/vec4 v0xaaaaf4175cf0_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf4175cf0_0, 0;
    %load/vec4 v0xaaaaf4175d90_0;
    %load/vec4 v0xaaaaf4175e60_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf4175e60_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xaaaaf4101230;
T_16 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0xaaaaf3fd5dd0_0, 0, 13;
    %end;
    .thread T_16, $init;
    .scope S_0xaaaaf4101230;
T_17 ;
    %vpi_call/w 7 35 "$readmemb", "../source/detect_bits/bits_correlator_coeffs.mem", v0xaaaaf3f3f060 {0 0 0};
    %vpi_call/w 7 36 "$readmemb", "../source/detect_bits/bits_correlator_lengths.mem", v0xaaaaf3f3f290 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0xaaaaf4101230;
T_18 ;
    %wait E_0xaaaaf3fb1dc0;
    %load/vec4 v0xaaaaf3fd7f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0xaaaaf3fd5dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf3fb1fe0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xaaaaf3fd7d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0xaaaaf3fd5dd0_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0xaaaaf3fd7ca0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf3fd5dd0_0, 0;
T_18.2 ;
    %load/vec4 v0xaaaaf3fd7d60_0;
    %assign/vec4 v0xaaaaf3fb1fe0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xaaaaf4101230;
T_19 ;
    %wait E_0xaaaaf4024f80;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf3fd5a50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf3fd5b30_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf3fd5c10_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf3fd5cf0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf3fd7e20_0, 0, 32;
T_19.0 ;
    %load/vec4 v0xaaaaf3fd7e20_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0xaaaaf3fd7e20_0;
    %load/vec4 v0xaaaaf3fd7bc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaaf3f3f290, 4;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_19.2, 5;
    %load/vec4 v0xaaaaf3fd5a50_0;
    %load/vec4 v0xaaaaf3fd5dd0_0;
    %load/vec4 v0xaaaaf3fd7e20_0;
    %part/s 1;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaaf3fd5a50_0, 0, 4;
    %load/vec4 v0xaaaaf3fd5b30_0;
    %load/vec4 v0xaaaaf3fd5dd0_0;
    %load/vec4 v0xaaaaf3fd7e20_0;
    %part/s 1;
    %load/vec4 v0xaaaaf3fd7bc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaaf3f3f060, 4;
    %load/vec4 v0xaaaaf3fd7e20_0;
    %part/s 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaaf3fd5b30_0, 0, 4;
    %load/vec4 v0xaaaaf3fd5c10_0;
    %load/vec4 v0xaaaaf3fd5dd0_0;
    %load/vec4 v0xaaaaf3fd7e20_0;
    %part/s 1;
    %load/vec4 v0xaaaaf3fd7bc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaaf3f3f060, 4;
    %load/vec4 v0xaaaaf3fd7e20_0;
    %part/s 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaaf3fd5c10_0, 0, 4;
    %load/vec4 v0xaaaaf3fd5cf0_0;
    %load/vec4 v0xaaaaf3fd5dd0_0;
    %load/vec4 v0xaaaaf3fd7e20_0;
    %part/s 1;
    %nor/r;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaaf3fd5cf0_0, 0, 4;
T_19.2 ;
    %load/vec4 v0xaaaaf3fd7e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf3fd7e20_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0xaaaaf40fff20;
T_20 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xaaaaf3fd5250_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf3fd2e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf3fd9800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf3fd9760_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf3fd74a0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf3fc4c60_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xaaaaf3fc4b80_0, 0, 6;
    %end;
    .thread T_20, $init;
    .scope S_0xaaaaf40fff20;
T_21 ;
    %vpi_call/w 6 28 "$readmemb", "../source/detect_bits/bits_correlator_lengths.mem", v0xaaaaf3fd51b0 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0xaaaaf40fff20;
T_22 ;
    %wait E_0xaaaaf405e1d0;
    %load/vec4 v0xaaaaf3fe5140_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0xaaaaf3fe5140_0;
    %parti/s 4, 0, 2;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf3fe5140_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0xaaaaf3fe5140_0;
    %parti/s 4, 0, 2;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0xaaaaf3fe5140_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0xaaaaf3fe5140_0;
    %parti/s 4, 0, 2;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf3fe5060_0, 0, 2;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0xaaaaf3fe5140_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0xaaaaf3fe5140_0;
    %parti/s 4, 4, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf3fe5140_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0xaaaaf3fe5140_0;
    %parti/s 4, 4, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaf3fe5060_0, 0, 2;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0xaaaaf3fe5140_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0xaaaaf3fe5140_0;
    %parti/s 4, 8, 5;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.4, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaf3fe5060_0, 0, 2;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaaf3fe5060_0, 0, 2;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0xaaaaf40fff20;
T_23 ;
    %wait E_0xaaaaf405e160;
    %load/vec4 v0xaaaaf3fd5310_0;
    %load/vec4 v0xaaaaf3fc4c60_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %load/vec4 v0xaaaaf3fe5140_0;
    %load/vec4 v0xaaaaf3fc4c60_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf3fe4e40_0;
    %load/vec4 v0xaaaaf3fc4c60_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %load/vec4 v0xaaaaf3fe5140_0;
    %load/vec4 v0xaaaaf3fc4c60_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf3fe4f80_0, 0, 2;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0xaaaaf3fd5310_0;
    %load/vec4 v0xaaaaf3fc4c60_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %load/vec4 v0xaaaaf3fe4e40_0;
    %load/vec4 v0xaaaaf3fc4c60_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_23.2, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaf3fe4f80_0, 0, 2;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaaf3fe4f80_0, 0, 2;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0xaaaaf40fff20;
T_24 ;
    %wait E_0xaaaaf3fb1dc0;
    %load/vec4 v0xaaaaf3fd9690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xaaaaf3fd5250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf3fd2e10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaf3fc4c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf3fd9800_0, 0;
    %load/vec4 v0xaaaaf3fd73c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaaf3fd51b0, 4;
    %pad/u 6;
    %assign/vec4 v0xaaaaf3fc4b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf3fd9760_0, 0;
    %load/vec4 v0xaaaaf3fd73c0_0;
    %assign/vec4 v0xaaaaf3fd74a0_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0xaaaaf3fe5140_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xaaaaf3fe4e40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xaaaaf3fd5310_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xaaaaf3fd50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0xaaaaf3fd5250_0;
    %pad/u 32;
    %load/vec4 v0xaaaaf3fc4b80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_24.4, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_24.5, 8;
T_24.4 ; End of true expr.
    %load/vec4 v0xaaaaf3fd5250_0;
    %addi 1, 0, 6;
    %jmp/0 T_24.5, 8;
 ; End of false expr.
    %blend;
T_24.5;
    %assign/vec4 v0xaaaaf3fd5250_0, 0;
T_24.2 ;
    %load/vec4 v0xaaaaf3fd9800_0;
    %assign/vec4 v0xaaaaf3fd2e10_0, 0;
    %load/vec4 v0xaaaaf3fd9450_0;
    %assign/vec4 v0xaaaaf3fd9800_0, 0;
    %load/vec4 v0xaaaaf3fd9800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0xaaaaf3fe5060_0;
    %assign/vec4 v0xaaaaf3fc4c60_0, 0;
T_24.6 ;
    %load/vec4 v0xaaaaf3fe4ee0_0;
    %assign/vec4 v0xaaaaf3fd9760_0, 0;
    %load/vec4 v0xaaaaf3fd9760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0xaaaaf3fe4f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %load/vec4 v0xaaaaf3fc4b80_0;
    %assign/vec4 v0xaaaaf3fc4b80_0, 0;
    %jmp T_24.13;
T_24.10 ;
    %load/vec4 v0xaaaaf3fc4b80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0xaaaaf3fc4b80_0, 0;
    %jmp T_24.13;
T_24.11 ;
    %load/vec4 v0xaaaaf3fc4b80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pad/u 6;
    %assign/vec4 v0xaaaaf3fc4b80_0, 0;
    %jmp T_24.13;
T_24.13 ;
    %pop/vec4 1;
T_24.8 ;
    %load/vec4 v0xaaaaf3fd9450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v0xaaaaf3fd5010_0;
    %assign/vec4 v0xaaaaf3fe5140_0, 0;
T_24.14 ;
    %load/vec4 v0xaaaaf3fe4ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v0xaaaaf3fd5010_0;
    %assign/vec4 v0xaaaaf3fe4e40_0, 0;
T_24.16 ;
    %load/vec4 v0xaaaaf3fd7300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v0xaaaaf3fd5010_0;
    %assign/vec4 v0xaaaaf3fd5310_0, 0;
T_24.18 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xaaaaf4142650;
T_25 ;
    %wait E_0xaaaaf3fb1dc0;
    %load/vec4 v0xaaaaf3f4ddf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0xaaaaf3fe8000_0, 0, 16;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0xaaaaf3f4dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0xaaaaf3fe8000_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fe8000_0, 4, 1;
    %load/vec4 v0xaaaaf3fe8000_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fe8000_0, 4, 1;
    %load/vec4 v0xaaaaf3fe8000_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fe8000_0, 4, 1;
    %load/vec4 v0xaaaaf3fe8000_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0xaaaaf3f4dd50_0;
    %xor;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fe8000_0, 4, 1;
    %load/vec4 v0xaaaaf3fe8000_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fe8000_0, 4, 1;
    %load/vec4 v0xaaaaf3fe8000_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fe8000_0, 4, 1;
    %load/vec4 v0xaaaaf3fe8000_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fe8000_0, 4, 1;
    %load/vec4 v0xaaaaf3fe8000_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fe8000_0, 4, 1;
    %load/vec4 v0xaaaaf3fe8000_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fe8000_0, 4, 1;
    %load/vec4 v0xaaaaf3fe8000_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fe8000_0, 4, 1;
    %load/vec4 v0xaaaaf3fe8000_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xaaaaf3f4dd50_0;
    %xor;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fe8000_0, 4, 1;
    %load/vec4 v0xaaaaf3fe8000_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fe8000_0, 4, 1;
    %load/vec4 v0xaaaaf3fe8000_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fe8000_0, 4, 1;
    %load/vec4 v0xaaaaf3fe8000_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fe8000_0, 4, 1;
    %load/vec4 v0xaaaaf3fe8000_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fe8000_0, 4, 1;
    %load/vec4 v0xaaaaf3f4dd50_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fe8000_0, 4, 1;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xaaaaf3f53930;
T_26 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaaf415b930_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0xaaaaf3fcb250_0, 0, 10;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0xaaaaf416bb10_0, 0, 23;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaaf415b890_0, 0, 7;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0xaaaaf3f18230_0, 0, 5;
    %pushi/vec4 0, 0, 512;
    %store/vec4 v0xaaaaf3f18390_0, 0, 512;
    %pushi/vec4 2097168, 0, 22;
    %store/vec4 v0xaaaaf415b390_0, 0, 22;
    %pushi/vec4 65536, 0, 18;
    %store/vec4 v0xaaaaf3fcb0b0_0, 0, 18;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf415b570_0, 0, 4;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0xaaaaf415afd0_0, 0, 8;
    %end;
    .thread T_26, $init;
    .scope S_0xaaaaf3f53930;
T_27 ;
    %wait E_0xaaaaf3f55140;
    %load/vec4 v0xaaaaf415b930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaaf415b110_0, 0, 3;
    %jmp T_27.8;
T_27.0 ;
    %load/vec4 v0xaaaaf415b430_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_27.10, 8;
T_27.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_27.10, 8;
 ; End of false expr.
    %blend;
T_27.10;
    %store/vec4 v0xaaaaf415b110_0, 0, 3;
    %jmp T_27.8;
T_27.1 ;
    %load/vec4 v0xaaaaf3fcb190_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.11, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_27.12, 8;
T_27.11 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_27.12, 8;
 ; End of false expr.
    %blend;
T_27.12;
    %store/vec4 v0xaaaaf415b110_0, 0, 3;
    %jmp T_27.8;
T_27.2 ;
    %load/vec4 v0xaaaaf415b610_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.13, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_27.14, 8;
T_27.13 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_27.14, 8;
 ; End of false expr.
    %blend;
T_27.14;
    %store/vec4 v0xaaaaf415b110_0, 0, 3;
    %jmp T_27.8;
T_27.3 ;
    %load/vec4 v0xaaaaf415b070_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.15, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_27.16, 8;
T_27.15 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_27.16, 8;
 ; End of false expr.
    %blend;
T_27.16;
    %store/vec4 v0xaaaaf415b110_0, 0, 3;
    %jmp T_27.8;
T_27.4 ;
    %load/vec4 v0xaaaaf416bbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.17, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_27.18, 8;
T_27.17 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_27.18, 8;
 ; End of false expr.
    %blend;
T_27.18;
    %store/vec4 v0xaaaaf415b110_0, 0, 3;
    %jmp T_27.8;
T_27.5 ;
    %load/vec4 v0xaaaaf415b6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.19, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xaaaaf415b110_0, 0, 3;
    %jmp T_27.20;
T_27.19 ;
    %load/vec4 v0xaaaaf416bbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.21, 8;
    %load/vec4 v0xaaaaf415b890_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.23, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_27.24, 8;
T_27.23 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_27.24, 8;
 ; End of false expr.
    %blend;
T_27.24;
    %store/vec4 v0xaaaaf415b110_0, 0, 3;
    %jmp T_27.22;
T_27.21 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xaaaaf415b110_0, 0, 3;
T_27.22 ;
T_27.20 ;
    %jmp T_27.8;
T_27.6 ;
    %load/vec4 v0xaaaaf3f182d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.25, 8;
    %load/vec4 v0xaaaaf3fcb3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.27, 8;
    %load/vec4 v0xaaaaf415b890_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.29, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_27.30, 8;
T_27.29 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_27.30, 8;
 ; End of false expr.
    %blend;
T_27.30;
    %store/vec4 v0xaaaaf415b110_0, 0, 3;
    %jmp T_27.28;
T_27.27 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaaf415b110_0, 0, 3;
T_27.28 ;
    %jmp T_27.26;
T_27.25 ;
    %load/vec4 v0xaaaaf416bbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.31, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaaf415b110_0, 0, 3;
    %jmp T_27.32;
T_27.31 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xaaaaf415b110_0, 0, 3;
T_27.32 ;
T_27.26 ;
    %jmp T_27.8;
T_27.8 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0xaaaaf3f53930;
T_28 ;
    %wait E_0xaaaaf41597c0;
    %load/vec4 v0xaaaaf415b930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf415b1b0_0, 0, 1;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0xaaaaf415b390_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0xaaaaf415b1b0_0, 0, 1;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0xaaaaf3fcb0b0_0;
    %parti/s 1, 17, 6;
    %store/vec4 v0xaaaaf415b1b0_0, 0, 1;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0xaaaaf415b570_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0xaaaaf415b1b0_0, 0, 1;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0xaaaaf415afd0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0xaaaaf415b1b0_0, 0, 1;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0xaaaaf3f53930;
T_29 ;
    %wait E_0xaaaaf3fb1dc0;
    %load/vec4 v0xaaaaf415b750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xaaaaf415b930_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xaaaaf3fcb250_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0xaaaaf416bb10_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaaf415b890_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0xaaaaf3f18230_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0xaaaaf3f18390_0, 0;
    %pushi/vec4 2097168, 0, 22;
    %assign/vec4 v0xaaaaf415b390_0, 0;
    %pushi/vec4 65536, 0, 18;
    %assign/vec4 v0xaaaaf3fcb0b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaf415b570_0, 0;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0xaaaaf415afd0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0xaaaaf415b110_0;
    %assign/vec4 v0xaaaaf415b930_0, 0;
    %load/vec4 v0xaaaaf415b930_0;
    %load/vec4 v0xaaaaf415b110_0;
    %cmp/ne;
    %jmp/0xz  T_29.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xaaaaf3fcb250_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0xaaaaf416bb10_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0xaaaaf3fcb250_0;
    %load/vec4 v0xaaaaf415b4d0_0;
    %load/vec4 v0xaaaaf3f18510_0;
    %and;
    %pad/u 10;
    %add;
    %load/vec4 v0xaaaaf415b7f0_0;
    %load/vec4 v0xaaaaf415b250_0;
    %and;
    %pad/u 10;
    %add;
    %assign/vec4 v0xaaaaf3fcb250_0, 0;
    %load/vec4 v0xaaaaf416bb10_0;
    %addi 1, 0, 23;
    %assign/vec4 v0xaaaaf416bb10_0, 0;
T_29.3 ;
    %load/vec4 v0xaaaaf415b930_0;
    %load/vec4 v0xaaaaf415b110_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0xaaaaf415b930_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xaaaaf415b890_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0xaaaaf415b890_0;
    %subi 1, 0, 7;
    %assign/vec4 v0xaaaaf415b890_0, 0;
T_29.4 ;
    %load/vec4 v0xaaaaf415b4d0_0;
    %load/vec4 v0xaaaaf3f18510_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0xaaaaf415b930_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %jmp T_29.10;
T_29.8 ;
    %load/vec4 v0xaaaaf3f18470_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 17, 0, 34;
    %load/vec4 v0xaaaaf3fcb250_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 34;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaaf3fcb0b0_0, 4, 5;
    %jmp T_29.10;
T_29.9 ;
    %load/vec4 v0xaaaaf3fcb250_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_29.11, 5;
    %load/vec4 v0xaaaaf3f18470_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaaf3fcb250_0;
    %assign/vec4/off/d v0xaaaaf3f18230_0, 4, 5;
T_29.11 ;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0xaaaaf3fcb250_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_29.13, 5;
    %load/vec4 v0xaaaaf3f18470_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaf3fcb250_0;
    %pad/u 32;
    %subi 16, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaf3f18390_0, 4, 5;
T_29.13 ;
    %jmp T_29.10;
T_29.10 ;
    %pop/vec4 1;
T_29.6 ;
    %load/vec4 v0xaaaaf415b7f0_0;
    %load/vec4 v0xaaaaf415b250_0;
    %and;
    %load/vec4 v0xaaaaf415b110_0;
    %load/vec4 v0xaaaaf415b930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.15, 8;
    %load/vec4 v0xaaaaf415b930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.20, 6;
    %jmp T_29.21;
T_29.17 ;
    %load/vec4 v0xaaaaf415b390_0;
    %parti/s 21, 0, 2;
    %load/vec4 v0xaaaaf415b390_0;
    %parti/s 1, 21, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf415b390_0, 0;
    %jmp T_29.21;
T_29.18 ;
    %load/vec4 v0xaaaaf3fcb0b0_0;
    %parti/s 17, 0, 2;
    %load/vec4 v0xaaaaf3fcb0b0_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf3fcb0b0_0, 0;
    %jmp T_29.21;
T_29.19 ;
    %load/vec4 v0xaaaaf415b570_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xaaaaf415b570_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf415b570_0, 0;
    %jmp T_29.21;
T_29.20 ;
    %load/vec4 v0xaaaaf415afd0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0xaaaaf415afd0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaf415afd0_0, 0;
    %jmp T_29.21;
T_29.21 ;
    %pop/vec4 1;
T_29.15 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0xaaaaf4149670;
T_30 ;
    %wait E_0xaaaaf3fb1dc0;
    %load/vec4 v0xaaaaf3f155c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0xaaaaf3fdea50_0, 0, 5;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0xaaaaf3f15440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0xaaaaf3fdea50_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fdea50_0, 4, 1;
    %load/vec4 v0xaaaaf3fdea50_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xaaaaf3f15500_0;
    %xor;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fdea50_0, 4, 1;
    %load/vec4 v0xaaaaf3fdea50_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fdea50_0, 4, 1;
    %load/vec4 v0xaaaaf3fdea50_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fdea50_0, 4, 1;
    %load/vec4 v0xaaaaf3f15500_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaf3fdea50_0, 4, 1;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0xaaaaf416bdf0;
T_31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf416d500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xaaaaf416d700_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xaaaaf416d1b0_0, 0, 5;
    %end;
    .thread T_31, $init;
    .scope S_0xaaaaf416bdf0;
T_32 ;
    %wait E_0xaaaaf416cb60;
    %load/vec4 v0xaaaaf416d700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf416d500_0, 0, 1;
    %jmp T_32.8;
T_32.0 ;
    %load/vec4 v0xaaaaf416d1b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaaf416d500_0, 0, 1;
    %jmp T_32.8;
T_32.1 ;
    %load/vec4 v0xaaaaf416d1b0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaaf416d500_0, 0, 1;
    %jmp T_32.8;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf416d500_0, 0, 1;
    %jmp T_32.8;
T_32.3 ;
    %load/vec4 v0xaaaaf416d1b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaaf416d500_0, 0, 1;
    %jmp T_32.8;
T_32.4 ;
    %load/vec4 v0xaaaaf416d1b0_0;
    %pad/u 32;
    %cmpi/u 14, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaaf416d500_0, 0, 1;
    %jmp T_32.8;
T_32.5 ;
    %load/vec4 v0xaaaaf416d1b0_0;
    %pad/u 32;
    %cmpi/u 30, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaaf416d500_0, 0, 1;
    %jmp T_32.8;
T_32.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf416d500_0, 0, 1;
    %jmp T_32.8;
T_32.8 ;
    %pop/vec4 1;
    %load/vec4 v0xaaaaf416d700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.15, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf416d050_0, 0, 1;
    %jmp T_32.17;
T_32.9 ;
    %load/vec4 v0xaaaaf416d1b0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaaf416d050_0, 0, 1;
    %jmp T_32.17;
T_32.10 ;
    %load/vec4 v0xaaaaf416d1b0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaaf416d050_0, 0, 1;
    %jmp T_32.17;
T_32.11 ;
    %load/vec4 v0xaaaaf416d1b0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaaf416d050_0, 0, 1;
    %jmp T_32.17;
T_32.12 ;
    %load/vec4 v0xaaaaf416d1b0_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaaf416d050_0, 0, 1;
    %jmp T_32.17;
T_32.13 ;
    %load/vec4 v0xaaaaf416d1b0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaaf416d050_0, 0, 1;
    %jmp T_32.17;
T_32.14 ;
    %load/vec4 v0xaaaaf416d1b0_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaaf416d050_0, 0, 1;
    %jmp T_32.17;
T_32.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf416d050_0, 0, 1;
    %jmp T_32.17;
T_32.17 ;
    %pop/vec4 1;
    %load/vec4 v0xaaaaf416d700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.24, 6;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaaf416d420_0, 0, 3;
    %jmp T_32.26;
T_32.18 ;
    %load/vec4 v0xaaaaf416d050_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.27, 8;
    %load/vec4 v0xaaaaf416d290_0;
    %pad/u 3;
    %jmp/1 T_32.28, 8;
T_32.27 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_32.28, 8;
 ; End of false expr.
    %blend;
T_32.28;
    %store/vec4 v0xaaaaf416d420_0, 0, 3;
    %jmp T_32.26;
T_32.19 ;
    %load/vec4 v0xaaaaf416d050_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.29, 8;
    %load/vec4 v0xaaaaf416d290_0;
    %pad/u 3;
    %jmp/1 T_32.30, 8;
T_32.29 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_32.30, 8;
 ; End of false expr.
    %blend;
T_32.30;
    %store/vec4 v0xaaaaf416d420_0, 0, 3;
    %jmp T_32.26;
T_32.20 ;
    %load/vec4 v0xaaaaf416d050_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.31, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_32.32, 8;
T_32.31 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_32.32, 8;
 ; End of false expr.
    %blend;
T_32.32;
    %store/vec4 v0xaaaaf416d420_0, 0, 3;
    %jmp T_32.26;
T_32.21 ;
    %load/vec4 v0xaaaaf416d050_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.33, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_32.34, 8;
T_32.33 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_32.34, 8;
 ; End of false expr.
    %blend;
T_32.34;
    %store/vec4 v0xaaaaf416d420_0, 0, 3;
    %jmp T_32.26;
T_32.22 ;
    %load/vec4 v0xaaaaf416d050_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.35, 8;
    %load/vec4 v0xaaaaf416d5c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_32.37, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_32.38, 9;
T_32.37 ; End of true expr.
    %load/vec4 v0xaaaaf416d290_0;
    %pad/u 3;
    %jmp/0 T_32.38, 9;
 ; End of false expr.
    %blend;
T_32.38;
    %jmp/1 T_32.36, 8;
T_32.35 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_32.36, 8;
 ; End of false expr.
    %blend;
T_32.36;
    %store/vec4 v0xaaaaf416d420_0, 0, 3;
    %jmp T_32.26;
T_32.23 ;
    %load/vec4 v0xaaaaf416d050_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.39, 8;
    %load/vec4 v0xaaaaf416d290_0;
    %pad/u 3;
    %jmp/1 T_32.40, 8;
T_32.39 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_32.40, 8;
 ; End of false expr.
    %blend;
T_32.40;
    %store/vec4 v0xaaaaf416d420_0, 0, 3;
    %jmp T_32.26;
T_32.24 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xaaaaf416d420_0, 0, 3;
    %jmp T_32.26;
T_32.26 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0xaaaaf416bdf0;
T_33 ;
    %wait E_0xaaaaf416cb00;
    %load/vec4 v0xaaaaf416d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0xaaaaf416d700_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xaaaaf416d1b0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0xaaaaf416d420_0;
    %assign/vec4 v0xaaaaf416d700_0, 0;
    %load/vec4 v0xaaaaf416d050_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.2, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_33.3, 8;
T_33.2 ; End of true expr.
    %load/vec4 v0xaaaaf416d1b0_0;
    %addi 1, 0, 5;
    %jmp/0 T_33.3, 8;
 ; End of false expr.
    %blend;
T_33.3;
    %assign/vec4 v0xaaaaf416d1b0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0xaaaaf40fec10;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf404ac70_0, 0, 1;
    %end;
    .thread T_34, $init;
    .scope S_0xaaaaf40fec10;
T_35 ;
    %wait E_0xaaaaf3fb6c20;
    %load/vec4 v0xaaaaf404ad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf404ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf404add0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0xaaaaf404ac70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaf404add0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf404ac70_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf404add0_0, 0;
    %load/vec4 v0xaaaaf404ac70_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0xaaaaf404ac70_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xaaaaf40fdd70;
T_36 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf4099220_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaf3f3e610_0, 0, 4;
    %end;
    .thread T_36, $init;
    .scope S_0xaaaaf40fdd70;
T_37 ;
    %wait E_0xaaaaf3fbac60;
    %load/vec4 v0xaaaaf4099220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0xaaaaf40362d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.5, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_37.6, 8;
T_37.5 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_37.6, 8;
 ; End of false expr.
    %blend;
T_37.6;
    %store/vec4 v0xaaaaf4036450_0, 0, 2;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0xaaaaf40362d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.7, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_37.8, 8;
T_37.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_37.8, 8;
 ; End of false expr.
    %blend;
T_37.8;
    %store/vec4 v0xaaaaf4036450_0, 0, 2;
    %jmp T_37.4;
T_37.2 ;
    %load/vec4 v0xaaaaf40362d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_37.10, 8;
T_37.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_37.10, 8;
 ; End of false expr.
    %blend;
T_37.10;
    %store/vec4 v0xaaaaf4036450_0, 0, 2;
    %jmp T_37.4;
T_37.3 ;
    %load/vec4 v0xaaaaf40362d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_37.12, 8;
T_37.11 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_37.12, 8;
 ; End of false expr.
    %blend;
T_37.12;
    %store/vec4 v0xaaaaf4036450_0, 0, 2;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %load/vec4 v0xaaaaf4099220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.16, 6;
    %jmp T_37.17;
T_37.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf4036530_0, 0, 1;
    %jmp T_37.17;
T_37.14 ;
    %load/vec4 v0xaaaaf3f3e610_0;
    %pad/u 32;
    %load/vec4 v0xaaaaf3f3e6f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0xaaaaf4036530_0, 0, 1;
    %jmp T_37.17;
T_37.15 ;
    %load/vec4 v0xaaaaf3f3e6f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0xaaaaf3f3e610_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0xaaaaf4036530_0, 0, 1;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf4036530_0, 0, 1;
    %jmp T_37.17;
T_37.17 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0xaaaaf40fdd70;
T_38 ;
    %wait E_0xaaaaf3fba2e0;
    %load/vec4 v0xaaaaf3f3e550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaf3f3e610_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaf4099220_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0xaaaaf40365f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0xaaaaf3f3e610_0;
    %pad/u 32;
    %load/vec4 v0xaaaaf3f3e6f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_38.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaf3f3e610_0, 0;
    %load/vec4 v0xaaaaf4036450_0;
    %assign/vec4 v0xaaaaf4099220_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0xaaaaf3f3e610_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaaf3f3e610_0, 0;
    %load/vec4 v0xaaaaf4099220_0;
    %assign/vec4 v0xaaaaf4099220_0, 0;
T_38.5 ;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0xaaaaf4150770;
T_39 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xaaaaf417ab10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf417abf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaf417acc0_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaaf417ae50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf417a5f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaf417a8d0_0, 0, 2;
    %pushi/vec4 4293950464, 0, 48;
    %concati/vec4 4227859455, 0, 32;
    %store/vec4 v0xaaaaf417a830_0, 0, 80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf417a520_0, 0, 1;
    %end;
    .thread T_39, $init;
    .scope S_0xaaaaf4150770;
T_40 ;
    %wait E_0xaaaaf3fb6c20;
    %load/vec4 v0xaaaaf417a3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/qb/v v0xaaaaf417a990_0, 1;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0xaaaaf4150770;
T_41 ;
    %wait E_0xaaaaf3fb6c20;
    %load/vec4 v0xaaaaf417aa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %delete/obj v0xaaaaf417a990_0;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0xaaaaf4150770;
T_42 ;
    %wait E_0xaaaaf3fb6c20;
    %load/vec4 v0xaaaaf417ad80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0xaaaaf417abf0_0;
    %store/qb/v v0xaaaaf417a990_0, 1;
    %vpi_func 2 131 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000000 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0xaaaaf417abf0_0, 0;
T_42.0 ;
    %load/vec4 v0xaaaaf417af10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0xaaaaf417ae50_0;
    %assign/vec4 v0xaaaaf417a8d0_0, 0;
    %load/vec4 v0xaaaaf417a5f0_0;
    %assign/vec4 v0xaaaaf417ae50_0, 0;
    %load/vec4 v0xaaaaf417a5f0_0;
    %load/vec4 v0xaaaaf417ae50_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_42.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_42.5, 8;
T_42.4 ; End of true expr.
    %load/vec4 v0xaaaaf417acc0_0;
    %addi 1, 0, 32;
    %jmp/0 T_42.5, 8;
 ; End of false expr.
    %blend;
T_42.5;
    %assign/vec4 v0xaaaaf417acc0_0, 0;
    %load/vec4 v0xaaaaf417ae50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.9, 6;
    %jmp T_42.10;
T_42.6 ;
    %vpi_func 2 140 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000000 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0xaaaaf417a520_0, 0;
    %jmp T_42.10;
T_42.7 ;
    %load/vec4 v0xaaaaf417a830_0;
    %pushi/vec4 79, 0, 32;
    %load/vec4 v0xaaaaf417acc0_0;
    %sub;
    %part/s 1;
    %assign/vec4 v0xaaaaf417a520_0, 0;
    %jmp T_42.10;
T_42.8 ;
    %vpi_func 2 142 "$urandom_range" 32, P_0xaaaaf415a3b0, 32'sb00000000000000000000000000000000 {0 0 0};
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_42.11, 8;
    %load/vec4 v0xaaaaf417a450_0;
    %nor/r;
    %jmp/1 T_42.12, 8;
T_42.11 ; End of true expr.
    %load/vec4 v0xaaaaf417a450_0;
    %jmp/0 T_42.12, 8;
 ; End of false expr.
    %blend;
T_42.12;
    %assign/vec4 v0xaaaaf417a520_0, 0;
    %jmp T_42.10;
T_42.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaf417a520_0, 0;
    %jmp T_42.10;
T_42.10 ;
    %pop/vec4 1;
T_42.2 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xaaaaf4150770;
T_43 ;
    %wait E_0xaaaaf3fb6c20;
    %load/vec4 v0xaaaaf417a760_0;
    %pushi/vec4 0, 0, 32;
    %vpi_func 2 150 "$size" 32, v0xaaaaf417a990_0 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0xaaaaf417a690_0;
    %qpop/f/v v0xaaaaf417a990_0;
    %cmp/e;
    %jmp/0xz  T_43.2, 4;
    %vpi_func 2 152 "$size" 32, v0xaaaaf417a990_0 {0 0 0};
    %vpi_call/w 2 152 "$display", "Correct data: %b, Queue size: %0d, Sim time: %0d", v0xaaaaf417a690_0, S<0,vec4,u32>, $time {1 0 0};
    %jmp T_43.3;
T_43.2 ;
    %vpi_func 2 154 "$size" 32, v0xaaaaf417a990_0 {0 0 0};
    %vpi_call/w 2 154 "$display", "Incorrect data: %b, Queue size: %0d, Sim time: %0d", v0xaaaaf417a690_0, S<0,vec4,u32>, $time {1 0 0};
T_43.3 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0xaaaaf4150770;
T_44 ;
    %wait E_0xaaaaf3fb7a20;
    %load/vec4 v0xaaaaf417ae50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.0 ;
    %load/vec4 v0xaaaaf417acc0_0;
    %cmpi/e 199, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_44.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_44.6, 8;
T_44.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_44.6, 8;
 ; End of false expr.
    %blend;
T_44.6;
    %store/vec4 v0xaaaaf417a5f0_0, 0, 2;
    %jmp T_44.4;
T_44.1 ;
    %load/vec4 v0xaaaaf417acc0_0;
    %cmpi/e 79, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_44.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_44.8, 8;
T_44.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_44.8, 8;
 ; End of false expr.
    %blend;
T_44.8;
    %store/vec4 v0xaaaaf417a5f0_0, 0, 2;
    %jmp T_44.4;
T_44.2 ;
    %load/vec4 v0xaaaaf417acc0_0;
    %cmpi/e 2799, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_44.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_44.10, 8;
T_44.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_44.10, 8;
 ; End of false expr.
    %blend;
T_44.10;
    %store/vec4 v0xaaaaf417a5f0_0, 0, 2;
    %jmp T_44.4;
T_44.3 ;
    %load/vec4 v0xaaaaf417acc0_0;
    %pad/s 33;
    %cmpi/e 40, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_44.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_44.12, 8;
T_44.11 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_44.12, 8;
 ; End of false expr.
    %blend;
T_44.12;
    %store/vec4 v0xaaaaf417a5f0_0, 0, 2;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0xaaaaf4150770;
T_45 ;
    %vpi_call/w 2 171 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 172 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf417a310_0, 0, 1;
    %pushi/vec4 18000, 0, 32;
T_45.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_45.1, 5;
    %jmp/1 T_45.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0xaaaaf417a310_0;
    %inv;
    %store/vec4 v0xaaaaf417a310_0, 0, 1;
    %jmp T_45.0;
T_45.1 ;
    %pop/vec4 1;
    %vpi_call/w 2 175 "$finish" {0 0 0};
    %end;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "../tests/top_tb.v";
    "../source/encode/fm0_encoder.v";
    "../source/clk/strb_gen.v";
    "../source/top.v";
    "../source/detect_bits/bits_detector.v";
    "../source/detect_bits/bits_correlator.v";
    "../source/crc/crc16.v";
    "../source/crc/crc5.v";
    "../source/ctrl_fsm.v";
    "../source/encode/pie_encoder.v";
    "../source/detect_preamble/preamble_detector.v";
    "../source/detect_preamble/preamble_correlator.v";
    "../source/fifo/sync_fifo.v";
    "../source/ram/sdp_1clk_bram.v";
    "../source/clk/sampler.v";
