
---------- Begin Simulation Statistics ----------
simSeconds                                   0.067853                       # Number of seconds simulated (Second)
simTicks                                  67853157162                       # Number of ticks simulated (Tick)
finalTick                                 67853157162                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     30.23                       # Real time elapsed on the host (Second)
hostTickRate                               2244725460                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     756672                       # Number of bytes of host memory used (Byte)
simInsts                                      6945980                       # Number of instructions simulated (Count)
simOps                                       11051652                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   229787                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     365611                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         95032434                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                              13.681645                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.073091                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        11506451                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    16521                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       12323236                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1388                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               471314                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1170201                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 195                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            55577645                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.221730                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.701261                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  48558739     87.37%     87.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4093808      7.37%     94.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1375443      2.47%     97.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    966770      1.74%     98.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    420362      0.76%     99.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    102099      0.18%     99.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     39147      0.07%     99.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     18809      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      2468      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              55577645                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    4336     13.01%     13.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     13.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     13.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     13.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     13.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     13.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     13.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     13.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     13.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     13.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     13.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     13.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     13.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     95      0.29%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     13.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  18310     54.94%     68.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  6923     20.77%     89.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              3401     10.20%     99.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              262      0.79%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       251429      2.04%      2.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7512239     60.96%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        38065      0.31%     63.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         38983      0.32%     63.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        13265      0.11%     63.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     63.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1232      0.01%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     63.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         5660      0.05%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        12095      0.10%     63.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     63.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        11789      0.10%     63.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        18414      0.15%     64.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1237      0.01%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3180244     25.81%     89.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1179127      9.57%     99.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        39140      0.32%     99.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        20317      0.16%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       12323236                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.129674                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               33327                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002704                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 79995535                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                11875922                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        11185748                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    263297                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   118662                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           105450                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    11971687                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       133447                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      5101                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         1318933                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                        39454789                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        2244046                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1207049                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       405156                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       106369                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          675      0.07%      0.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        237454     25.43%     25.50% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       239292     25.62%     51.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          904      0.10%     51.22% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       423516     45.35%     96.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        20997      2.25%     98.82% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.82% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        11057      1.18%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         933895                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          600      1.09%      1.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          798      1.45%      2.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         3204      5.84%      8.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          331      0.60%      8.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        44830     81.71%     90.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         2270      4.14%     94.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     94.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         2829      5.16%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         54862                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          157      1.05%      1.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           16      0.11%      1.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          801      5.35%      6.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          265      1.77%      8.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        12435     83.13%     91.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          496      3.32%     94.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     94.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          788      5.27%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        14958                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           75      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       236656     26.92%     26.93% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       236088     26.86%     53.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          573      0.07%     53.85% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       378685     43.08%     96.93% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        18727      2.13%     99.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         8228      0.94%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       879032                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           75      0.54%      0.54% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            2      0.01%      0.56% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          609      4.42%      4.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          222      1.61%      6.60% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        11755     85.40%     92.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          331      2.40%     94.41% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.41% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          770      5.59%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        13764                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       184976     19.81%     19.81% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       503356     53.90%     73.71% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       237454     25.43%     99.13% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         8109      0.87%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       933895                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         7189     54.08%     54.08% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         6022     45.30%     99.38% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           16      0.12%     99.50% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           67      0.50%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        13294                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            424191                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       246326                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             14958                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1576                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         8286                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          6672                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               933895                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7060                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  565959                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.606020                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2308                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           11961                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               8109                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             3852                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          675      0.07%      0.07% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       237454     25.43%     25.50% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       239292     25.62%     51.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          904      0.10%     51.22% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       423516     45.35%     96.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        20997      2.25%     98.82% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.82% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        11057      1.18%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       933895                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          208      0.06%      0.06% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       237454     64.54%     64.59% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1095      0.30%     64.89% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          903      0.25%     65.14% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       116555     31.68%     96.81% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          664      0.18%     96.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        11057      3.01%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        367936                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          801     11.35%     11.35% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.35% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         5763     81.63%     92.97% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          496      7.03%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         7060                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          801     11.35%     11.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         5763     81.63%     92.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          496      7.03%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         7060                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  67853157162                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        11961                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         8109                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         3852                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1053                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        13014                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               240994                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 240989                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               4333                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 236656                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              236654                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          471030                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           16326                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             15717                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     55508305                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.199099                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.993601                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        51899219     93.50%     93.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1631885      2.94%     96.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          412283      0.74%     97.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          514172      0.93%     98.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           98647      0.18%     98.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          111927      0.20%     98.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          144074      0.26%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          334766      0.60%     99.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          361332      0.65%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     55508305                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       10422                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                236661                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       242600      2.20%      2.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7299374     66.05%     68.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        38061      0.34%     68.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        36069      0.33%     68.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        12642      0.11%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1232      0.01%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         5660      0.05%     69.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        11392      0.10%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        11728      0.11%     69.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        18252      0.17%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          813      0.01%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2172870     19.66%     89.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1166058     10.55%     99.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        15150      0.14%     99.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        19751      0.18%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     11051652                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        361332                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              6945980                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               11051652                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        6945980                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         11051652                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                 13.681645                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.073091                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            3373829                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             103058                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          10735306                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          2188020                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1185809                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       242600      2.20%      2.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      7299374     66.05%     68.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        38061      0.34%     68.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        36069      0.33%     68.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        12642      0.11%     69.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     69.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1232      0.01%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         5660      0.05%     69.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        11392      0.10%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        11728      0.11%     69.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        18252      0.17%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          813      0.01%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2172870     19.66%     89.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1166058     10.55%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        15150      0.14%     99.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        19751      0.18%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     11051652                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       879032                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       633500                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       245457                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       378685                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       500272                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       236661                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       236656                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 51996691                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1654213                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1756723                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                153559                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  16459                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               496714                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1429                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               11548525                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7124                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            12318135                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           890293                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         3218357                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1199326                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.129620                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        2590434                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       3575562                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         132163                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         77864                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      14848479                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      8578659                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           4417683                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      5997613                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          693                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             748919                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3519259                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   35632                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 3327                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         14285                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         6943                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    927663                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 12279                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           55577645                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.209608                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.192998                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 53604847     96.45%     96.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   135312      0.24%     96.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   213711      0.38%     97.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   112980      0.20%     97.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   191783      0.35%     97.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    30783      0.06%     97.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   218205      0.39%     98.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    42637      0.08%     98.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1027387      1.85%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             55577645                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               7306028                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.076879                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             933895                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.009827                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     52016015                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     16459                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     614184                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   127330                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               11522972                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   25                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2244046                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1207049                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  5973                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      8874                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    99498                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            300                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           6850                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         9197                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                16047                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 11294560                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                11291198                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   7542138                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  11633947                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.118814                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.648287                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          11424                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      627742                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   56026                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    6                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 300                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  21240                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   14                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 736391                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2188020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             74.006426                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            66.093136                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 626878     28.65%     28.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               337245     15.41%     44.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                14466      0.66%     44.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  773      0.04%     44.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   10      0.00%     44.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                37017      1.69%     46.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               141960      6.49%     52.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               256735     11.73%     64.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             109221      4.99%     69.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             215772      9.86%     79.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             113186      5.17%     84.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              99027      4.53%     89.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              49035      2.24%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              32820      1.50%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              31664      1.45%     94.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              16677      0.76%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               6508      0.30%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              15935      0.73%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              13241      0.61%     96.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               9481      0.43%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              10166      0.46%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               9000      0.41%     98.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               4088      0.19%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               2683      0.12%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               3445      0.16%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               3545      0.16%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               3896      0.18%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               3524      0.16%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            20022      0.92%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              722                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2188020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2239253                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1199347                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      2209                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       189                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67853157162                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  929899                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      2570                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67853157162                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  67853157162                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  16459                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 52049962                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  971630                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          72201                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1852189                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                615204                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               11535696                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   632                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 512438                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  18590                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  78347                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents               3                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            18656210                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    37668808                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 14245370                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    142028                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              17576782                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1079419                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     753                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 743                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    955577                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         66663831                       # The number of ROB reads (Count)
system.cpu.rob.writes                        23114792                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  6945980                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   11051652                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    69                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       714                       # Clock period in ticks (Tick)
system.cpu_clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.mem_ctrl.avgPriority_cpu.inst::samples   1855298.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1273031.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000022500                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.057868842168                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1226                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1226                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              5942807                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               18740                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      2536120                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1185819                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    3463944                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1185824                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  355353                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                1166086                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        3.48                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.47                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 159091                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  13801                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                 486013                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                 949741                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                1855298                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                   856                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                  1099                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                112801                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               1071068                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   761594                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   887485                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   777506                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   328348                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   189912                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    71949                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                    49203                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    25436                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    10603                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     2043                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     833                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     490                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     338                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     304                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                     261                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                     250                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                     200                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                     191                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                     231                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                     421                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                     265                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                     233                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                     231                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                     142                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                      76                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                      31                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     836                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1099                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1221                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1278                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1287                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1300                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1288                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1268                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1261                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1282                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1268                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1257                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1258                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1234                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1236                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1234                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1226                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     2535.437194                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   16312.817036                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-8191          1213     98.94%     98.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-16383            1      0.08%     99.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-32767            1      0.08%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::147456-155647            1      0.08%     99.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::163840-172031            4      0.33%     99.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::172032-180223            4      0.33%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::180224-188415            1      0.08%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::196608-204799            1      0.08%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1226                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1226                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.078303                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.071820                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.483594                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1194     97.39%     97.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 3      0.24%     97.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                26      2.12%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 3      0.24%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1226                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 11371296                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 69097895                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               9022785                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1018344582.47872221                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               132975168.39869401                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    67853061486                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       18230.57                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     59369536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      7354884                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       145801                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 874970870.673780560493                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 108394130.908900097013                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 2148772.527295949869                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      1855298                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1608646                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      1185824                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  68815633524                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  69560089270                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 1768959603014                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     37091.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     43241.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1491755.61                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     59369472                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      9728359                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        69097831                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     59369472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     59369472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data      9022785                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      9022785                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        927648                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       1608471                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          2536119                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      1185819                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1185819                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       874969927                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       143373712                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1018343639                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    874969927                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      874969927                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      132975168                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         132975168                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      874969927                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      276348880                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1151318808                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               3108591                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                19712                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        165466                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        350112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        418823                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        363286                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        167732                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        816679                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        101411                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        725082                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1258                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          4590                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          8751                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1572                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           865                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           864                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           891                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           921                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              68432425294                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            23314432500                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        138375722794                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 22013.97                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                7500.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            44513.97                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              2464831                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               16754                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             79.29                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            84.99                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       646710                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   154.790766                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    93.476180                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   162.901724                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-63       216072     33.41%     33.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127       167901     25.96%     59.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191        78269     12.10%     71.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255        42410      6.56%     78.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319        27471      4.25%     82.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383         9832      1.52%     83.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447        13887      2.15%     85.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511         6827      1.06%     87.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575        84041     13.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       646710                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           99474912                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          630784                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1466.032181                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 9.296310                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    34.58                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                34.37                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.22                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                79.33                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  67853157162                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     1967273472.611759                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     692995810.751929                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    5339516389.838385                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   30397323.264000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 485076053.700107                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 2725973026.055788                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 21589226.366404                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   11262821302.588694                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    165.988169                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE      7920262                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2270450000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  65574786900                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  67853157162                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              2530909                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             2530908                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             1180608                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            1180608                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq         5211                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp         5211                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq         5211                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp         5211                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      1855297                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total      1855297                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port      5588580                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total      5588580                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 7443877                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port     59369472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total     59369472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     18751144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total     18751144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 78120616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3721939                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3721939    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3721939                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  67853157162                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          6842884948                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         4698478062                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         4992245692                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
