02:41:39 INFO  : Launching XSDB server: xsdb.bat -interactive C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
02:41:41 INFO  : XSDB server has started successfully.
02:41:44 INFO  : Processing command line option -hwspec C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper.hdf.
23:02:58 INFO  : Launching XSDB server: xsdb.bat -interactive C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
23:03:00 INFO  : XSDB server has started successfully.
23:03:08 INFO  : Processing command line option -hwspec C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper.hdf.
23:03:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:59:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:23 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
22:59:24 INFO  : 'jtag frequency' command is executed.
22:59:24 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
22:59:26 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:59:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
22:59:29 INFO  : 'stop' command is executed.
22:59:58 INFO  : 'ps7_init' command is executed.
22:59:58 INFO  : 'ps7_post_config' command is executed.
22:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:01 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

23:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:03 INFO  : 'con' command is executed.
23:00:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

23:00:03 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
23:01:19 INFO  : Disconnected from the channel tcfchan#1.
23:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:19 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
23:01:19 INFO  : 'jtag frequency' command is executed.
23:01:19 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:01:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
23:01:22 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:01:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
23:01:22 INFO  : 'stop' command is executed.
23:01:54 INFO  : 'ps7_init' command is executed.
23:01:55 INFO  : 'ps7_post_config' command is executed.
23:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:58 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

23:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:59 INFO  : 'con' command is executed.
23:01:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

23:01:59 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
23:26:24 INFO  : Disconnected from the channel tcfchan#2.
23:26:58 INFO  : Launching XSDB server: xsdb.bat -interactive C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
23:27:00 INFO  : XSDB server has started successfully.
23:27:00 INFO  : Processing command line option -hwspec C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper.hdf.
23:27:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:27:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1546468005631,  Project:1546220471989
23:27:03 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper.hdf.
23:27:03 INFO  : Copied contents of C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:27:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:27:13 INFO  : 
23:27:13 INFO  : Updating hardware inferred compiler options for test_uart.
23:27:13 INFO  : Clearing existing target manager status.
23:30:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:36 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
23:30:36 INFO  : 'jtag frequency' command is executed.
23:30:36 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:30:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
23:30:36 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:30:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
23:30:36 INFO  : 'stop' command is executed.
23:30:42 INFO  : 'ps7_init' command is executed.
23:30:42 INFO  : 'ps7_post_config' command is executed.
23:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:43 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

23:30:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:44 INFO  : 'con' command is executed.
23:30:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

23:30:44 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
23:31:10 INFO  : Disconnected from the channel tcfchan#1.
23:31:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:11 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
23:31:11 INFO  : 'jtag frequency' command is executed.
23:31:11 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:31:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
23:31:14 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:31:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
23:31:14 INFO  : 'stop' command is executed.
23:31:31 INFO  : 'ps7_init' command is executed.
23:31:31 INFO  : 'ps7_post_config' command is executed.
23:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:32 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

23:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:33 INFO  : 'con' command is executed.
23:31:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

23:31:33 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
23:32:43 INFO  : Disconnected from the channel tcfchan#2.
23:32:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:43 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
23:32:43 INFO  : 'jtag frequency' command is executed.
23:32:43 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:32:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
23:32:44 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:32:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
23:32:44 INFO  : 'stop' command is executed.
23:32:51 INFO  : 'ps7_init' command is executed.
23:32:51 INFO  : 'ps7_post_config' command is executed.
23:32:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:32:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:53 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

23:32:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:53 INFO  : 'con' command is executed.
23:32:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

23:32:53 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
23:34:29 INFO  : Disconnected from the channel tcfchan#3.
23:34:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:30 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
23:34:30 INFO  : 'jtag frequency' command is executed.
23:34:30 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:34:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
23:34:30 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:34:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
23:34:30 INFO  : 'stop' command is executed.
23:34:32 INFO  : 'ps7_init' command is executed.
23:34:32 INFO  : 'ps7_post_config' command is executed.
23:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:36 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

23:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:37 INFO  : 'con' command is executed.
23:34:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

23:34:37 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
20:18:48 INFO  : Disconnected from the channel tcfchan#4.
20:18:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:20:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:16 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
20:20:16 INFO  : 'jtag frequency' command is executed.
20:20:16 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:20:16 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:20:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:20:16 INFO  : 'stop' command is executed.
20:20:25 INFO  : 'ps7_init' command is executed.
20:20:25 INFO  : 'ps7_post_config' command is executed.
20:20:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:20:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:29 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

20:20:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:29 INFO  : 'con' command is executed.
20:20:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

20:20:29 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
20:22:04 INFO  : Disconnected from the channel tcfchan#5.
20:22:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:05 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
20:22:05 INFO  : 'jtag frequency' command is executed.
20:22:05 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:22:05 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:22:05 INFO  : 'stop' command is executed.
20:22:14 INFO  : 'ps7_init' command is executed.
20:22:14 INFO  : 'ps7_post_config' command is executed.
20:22:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:17 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

20:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:18 INFO  : 'con' command is executed.
20:22:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

20:22:18 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
20:36:04 INFO  : Disconnected from the channel tcfchan#6.
20:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:04 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
20:36:05 INFO  : 'jtag frequency' command is executed.
20:36:05 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:36:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:36:06 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:36:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:36:07 INFO  : 'stop' command is executed.
20:36:25 INFO  : 'ps7_init' command is executed.
20:36:25 INFO  : 'ps7_post_config' command is executed.
20:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:36:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:29 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

20:36:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:30 INFO  : 'con' command is executed.
20:36:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

20:36:30 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
20:38:26 INFO  : Disconnected from the channel tcfchan#7.
20:38:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:27 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
20:38:27 INFO  : 'jtag frequency' command is executed.
20:38:27 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:38:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:38:27 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:38:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:38:27 INFO  : 'stop' command is executed.
20:38:41 INFO  : 'ps7_init' command is executed.
20:38:41 INFO  : 'ps7_post_config' command is executed.
20:38:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:42 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

20:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:43 INFO  : 'con' command is executed.
20:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

20:38:43 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
20:39:56 INFO  : Disconnected from the channel tcfchan#8.
20:39:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:57 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
20:39:57 INFO  : 'jtag frequency' command is executed.
20:39:57 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:39:57 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:39:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:39:57 INFO  : 'stop' command is executed.
20:40:14 INFO  : 'ps7_init' command is executed.
20:40:15 INFO  : 'ps7_post_config' command is executed.
20:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:19 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

20:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:20 INFO  : 'con' command is executed.
20:40:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

20:40:20 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
20:43:41 INFO  : Disconnected from the channel tcfchan#9.
20:43:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:43 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
20:43:43 INFO  : 'jtag frequency' command is executed.
20:43:43 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:43:43 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:43:45 INFO  : 'stop' command is executed.
20:43:57 INFO  : 'ps7_init' command is executed.
20:43:57 INFO  : 'ps7_post_config' command is executed.
20:43:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:59 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

20:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:00 INFO  : 'con' command is executed.
20:44:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

20:44:00 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
20:45:55 INFO  : Disconnected from the channel tcfchan#10.
20:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:55 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
20:45:56 INFO  : 'jtag frequency' command is executed.
20:45:56 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:45:56 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:45:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:45:56 INFO  : 'stop' command is executed.
20:46:06 INFO  : 'ps7_init' command is executed.
20:46:07 INFO  : 'ps7_post_config' command is executed.
20:46:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:46:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:11 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

20:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:12 INFO  : 'con' command is executed.
20:46:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

20:46:12 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
20:47:32 INFO  : Disconnected from the channel tcfchan#11.
20:47:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:34 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
20:47:34 INFO  : 'jtag frequency' command is executed.
20:47:34 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:47:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:47:34 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:47:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:47:34 INFO  : 'stop' command is executed.
20:47:46 INFO  : 'ps7_init' command is executed.
20:47:46 INFO  : 'ps7_post_config' command is executed.
20:47:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:49 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

20:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:50 INFO  : 'con' command is executed.
20:47:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

20:47:50 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
20:48:32 INFO  : Disconnected from the channel tcfchan#12.
20:48:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:33 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
20:48:33 INFO  : 'jtag frequency' command is executed.
20:48:33 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:48:34 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:48:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:48:35 INFO  : 'stop' command is executed.
20:48:49 INFO  : 'ps7_init' command is executed.
20:48:49 INFO  : 'ps7_post_config' command is executed.
20:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:52 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

20:48:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:53 INFO  : 'con' command is executed.
20:48:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

20:48:53 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
20:50:23 INFO  : Disconnected from the channel tcfchan#13.
20:50:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:23 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
20:50:23 INFO  : 'jtag frequency' command is executed.
20:50:23 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:50:24 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:50:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:50:26 INFO  : 'stop' command is executed.
20:50:37 INFO  : 'ps7_init' command is executed.
20:50:37 INFO  : 'ps7_post_config' command is executed.
20:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:40 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

20:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:41 INFO  : 'con' command is executed.
20:50:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

20:50:41 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
20:53:16 INFO  : Disconnected from the channel tcfchan#14.
20:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:16 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
20:53:16 INFO  : 'jtag frequency' command is executed.
20:53:16 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:53:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:53:17 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:53:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:53:17 INFO  : 'stop' command is executed.
20:53:26 INFO  : 'ps7_init' command is executed.
20:53:27 INFO  : 'ps7_post_config' command is executed.
20:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:29 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

20:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:30 INFO  : 'con' command is executed.
20:53:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

20:53:30 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
20:56:27 INFO  : Disconnected from the channel tcfchan#15.
20:56:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:27 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
20:56:28 INFO  : 'jtag frequency' command is executed.
20:56:28 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:56:28 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:56:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:56:28 INFO  : 'stop' command is executed.
20:56:42 INFO  : 'ps7_init' command is executed.
20:56:42 INFO  : 'ps7_post_config' command is executed.
20:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:56:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:44 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

20:56:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:45 INFO  : 'con' command is executed.
20:56:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

20:56:45 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
20:58:24 INFO  : Disconnected from the channel tcfchan#16.
20:58:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:24 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
20:58:24 INFO  : 'jtag frequency' command is executed.
20:58:24 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:58:24 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:58:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
20:58:26 INFO  : 'stop' command is executed.
20:58:40 INFO  : 'ps7_init' command is executed.
20:58:40 INFO  : 'ps7_post_config' command is executed.
20:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:41 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

20:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:41 INFO  : 'con' command is executed.
20:58:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

20:58:41 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
21:00:10 INFO  : Disconnected from the channel tcfchan#17.
21:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:10 INFO  : Jtag cable 'Digilent Zed 210248A49A6B' is selected.
21:00:10 INFO  : 'jtag frequency' command is executed.
21:00:10 INFO  : Sourcing of 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
21:00:11 INFO  : Hardware design information is loaded from 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:00:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0' command is executed.
21:00:11 INFO  : 'stop' command is executed.
21:00:23 INFO  : 'ps7_init' command is executed.
21:00:23 INFO  : 'ps7_post_config' command is executed.
21:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:26 INFO  : The application 'C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
loadhw C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
dow C:/Users/maslam/Desktop/IDLAB/gitHub/documents/Non_PhDworks/FPGAdesign_com/Lec6_EMIO/vivado/project_1/project_1.sdk/test_uart/Debug/test_uart.elf
----------------End of Script----------------

21:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:26 INFO  : 'con' command is executed.
21:00:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248A49A6B"} -index 0
con
----------------End of Script----------------

21:00:26 INFO  : Launch script is exported to file 'C:\Users\maslam\Desktop\IDLAB\gitHub\documents\Non_PhDworks\FPGAdesign_com\Lec6_EMIO\vivado\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_test_uart.elf.tcl'
