{"Source Block": ["serv/rtl/serv_immdec.v@27:37@HdlStmAssign", "   reg [5:0]  imm30_25;\n   reg [4:0]  imm24_20;\n   reg [4:0]  imm11_7;\n\n   assign o_imm = i_cnt_done ? signbit : i_ctrl[0] ? imm11_7[0] : imm24_20[0];\n   assign o_csr_imm = imm19_12_20[4];\n\n   generate\n      if (SHARED_RFADDR_IMM_REGS) begin\n\t assign o_rs1_addr = imm19_12_20[8:4];\n\t assign o_rs2_addr = imm24_20;\n"], "Clone Blocks": [["serv/rtl/serv_immdec.v@24:34", "\n   reg [8:0]  imm19_12_20;\n   reg \t      imm7;\n   reg [5:0]  imm30_25;\n   reg [4:0]  imm24_20;\n   reg [4:0]  imm11_7;\n\n   assign o_imm = i_cnt_done ? signbit : i_ctrl[0] ? imm11_7[0] : imm24_20[0];\n   assign o_csr_imm = imm19_12_20[4];\n\n   generate\n"], ["serv/rtl/serv_immdec.v@22:32", "\n   reg \t      signbit;\n\n   reg [8:0]  imm19_12_20;\n   reg \t      imm7;\n   reg [5:0]  imm30_25;\n   reg [4:0]  imm24_20;\n   reg [4:0]  imm11_7;\n\n   assign o_imm = i_cnt_done ? signbit : i_ctrl[0] ? imm11_7[0] : imm24_20[0];\n   assign o_csr_imm = imm19_12_20[4];\n"], ["serv/rtl/serv_immdec.v@23:33", "   reg \t      signbit;\n\n   reg [8:0]  imm19_12_20;\n   reg \t      imm7;\n   reg [5:0]  imm30_25;\n   reg [4:0]  imm24_20;\n   reg [4:0]  imm11_7;\n\n   assign o_imm = i_cnt_done ? signbit : i_ctrl[0] ? imm11_7[0] : imm24_20[0];\n   assign o_csr_imm = imm19_12_20[4];\n\n"], ["serv/rtl/serv_immdec.v@26:36", "   reg \t      imm7;\n   reg [5:0]  imm30_25;\n   reg [4:0]  imm24_20;\n   reg [4:0]  imm11_7;\n\n   assign o_imm = i_cnt_done ? signbit : i_ctrl[0] ? imm11_7[0] : imm24_20[0];\n   assign o_csr_imm = imm19_12_20[4];\n\n   generate\n      if (SHARED_RFADDR_IMM_REGS) begin\n\t assign o_rs1_addr = imm19_12_20[8:4];\n"]], "Diff Content": {"Delete": [], "Add": [[32, "   wire       signbit = imm31 & !i_csr_imm_en;\n"]]}}