# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Tema2Lab/Tema2Lab.srcs/sources_1/new/divizor_ceas.v" \
"../../../../Bauturi_racoritoare.srcs/sources_1/new/racoritoare.v" \
"../../../../Bauturi_racoritoare.srcs/sources_1/new/Automat.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
