
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.853774                       # Number of seconds simulated
sim_ticks                                853773788500                       # Number of ticks simulated
final_tick                               1354867605000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 306459                       # Simulator instruction rate (inst/s)
host_op_rate                                   306459                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               87215468                       # Simulator tick rate (ticks/s)
host_mem_usage                                2357452                       # Number of bytes of host memory used
host_seconds                                  9789.25                       # Real time elapsed on the host
sim_insts                                  3000000006                       # Number of instructions simulated
sim_ops                                    3000000006                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       754496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    558034816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          558789312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       754496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        754496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    101058752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101058752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        11789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      8719294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8731083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1579043                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1579043                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       883719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    653609684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             654493403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       883719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           883719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       118367129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118367129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       118367129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       883719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    653609684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            772860532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8731083                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                    1579043                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                   8731083                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                  1579043                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                  558789312                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten               101058752                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd            558789312                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr            101058752                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    464                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0              573336                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1              532411                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2              595298                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3              544888                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4              458803                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5              594757                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6              574389                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7              521877                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8              552907                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9              564025                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10             557189                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11             570260                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12             566340                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13             575587                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14             559421                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15             389131                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0              103045                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1              102386                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2              102492                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               98724                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               94922                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5              101102                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               98629                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               95306                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8              100314                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               98725                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              98560                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11             100115                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12             103354                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13             101209                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14             102699                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              77461                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  853771937500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6               8731083                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6              1579043                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                 6844059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1446148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  332423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  107899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   61846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   68530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   68633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   68644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   68651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2002850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    329.438550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.436863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   754.588595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65       970479     48.45%     48.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       342928     17.12%     65.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193       161572      8.07%     73.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257        99275      4.96%     78.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321        63453      3.17%     81.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385        47169      2.36%     84.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449        35182      1.76%     85.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513        31094      1.55%     87.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577        23464      1.17%     88.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        20011      1.00%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705        15521      0.77%     90.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769        15460      0.77%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833        12927      0.65%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897        11797      0.59%     92.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961        10322      0.52%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         9508      0.47%     93.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         8699      0.43%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         7878      0.39%     94.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         6102      0.30%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         5725      0.29%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         5955      0.30%     95.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         6105      0.30%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         4501      0.22%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         4596      0.23%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601         4432      0.22%     96.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665         4288      0.21%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729         3742      0.19%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793         3611      0.18%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857         3468      0.17%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921         3131      0.16%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985         3035      0.15%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049         3043      0.15%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113         2478      0.12%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177         1910      0.10%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241         1668      0.08%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305         1402      0.07%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369         1301      0.06%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433         1164      0.06%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497         1021      0.05%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561         1069      0.05%     97.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625         1235      0.06%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689         1083      0.05%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753          942      0.05%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817          936      0.05%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881          792      0.04%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945          747      0.04%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009          713      0.04%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073          676      0.03%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137          604      0.03%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201          584      0.03%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265          666      0.03%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329          786      0.04%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393          665      0.03%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457          732      0.04%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521          756      0.04%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585          649      0.03%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649          783      0.04%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713          663      0.03%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777         1262      0.06%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841          779      0.04%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905          476      0.02%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969          768      0.04%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033          627      0.03%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097         1310      0.07%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161         3153      0.16%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225         2038      0.10%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289         1252      0.06%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353         1126      0.06%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417          876      0.04%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481          505      0.03%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545          521      0.03%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609          480      0.02%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673          341      0.02%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737          310      0.02%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801          232      0.01%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          452      0.02%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929          221      0.01%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993          174      0.01%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057          175      0.01%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121          228      0.01%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185          224      0.01%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249          154      0.01%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313          169      0.01%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377          223      0.01%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441          157      0.01%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505          125      0.01%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569          126      0.01%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633          140      0.01%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697          170      0.01%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761          149      0.01%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825          177      0.01%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889          147      0.01%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953          127      0.01%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017          157      0.01%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081          124      0.01%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145          143      0.01%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209          136      0.01%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273          208      0.01%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337          236      0.01%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401          226      0.01%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465          202      0.01%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529          163      0.01%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593          170      0.01%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657          186      0.01%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721          175      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785          176      0.01%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849          167      0.01%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913          228      0.01%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977          231      0.01%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041          198      0.01%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105          238      0.01%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169          253      0.01%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233          264      0.01%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297          304      0.02%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361          290      0.01%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425          282      0.01%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489          229      0.01%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553          222      0.01%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617          358      0.02%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681          510      0.03%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745          592      0.03%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809          619      0.03%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873          446      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937          267      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001          117      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065           67      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           38      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193          736      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2002850                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  66667634000                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            251417509000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                43653095000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              141096780000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      7636.07                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  16161.14                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                28797.21                       # Average memory access latency
system.mem_ctrls.avgRdBW                       654.49                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       118.37                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               654.49                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               118.37                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         6.04                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.29                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.92                       # Average write queue length over time
system.mem_ctrls.readRowHits                  7593920                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  712891                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.15                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      82809.07                       # Average gap between requests
system.membus.throughput                    772860532                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             7936903                       # Transaction distribution
system.membus.trans_dist::ReadResp            7936903                       # Transaction distribution
system.membus.trans_dist::Writeback           1579043                       # Transaction distribution
system.membus.trans_dist::ReadExReq            794180                       # Transaction distribution
system.membus.trans_dist::ReadExResp           794180                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19041209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19041209                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port    659848064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           659848064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              659848064                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         11471235000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        41415785000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       539610427                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    463519409                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     11014134                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    309012017                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       278370839                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     90.084147                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        23619347                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       239797                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            496416435                       # DTB read hits
system.switch_cpus.dtb.read_misses            3170661                       # DTB read misses
system.switch_cpus.dtb.read_acv                  5308                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        499587096                       # DTB read accesses
system.switch_cpus.dtb.write_hits           168814487                       # DTB write hits
system.switch_cpus.dtb.write_misses           1382561                       # DTB write misses
system.switch_cpus.dtb.write_acv                   12                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       170197048                       # DTB write accesses
system.switch_cpus.dtb.data_hits            665230922                       # DTB hits
system.switch_cpus.dtb.data_misses            4553222                       # DTB misses
system.switch_cpus.dtb.data_acv                  5320                       # DTB access violations
system.switch_cpus.dtb.data_accesses        669784144                       # DTB accesses
system.switch_cpus.itb.fetch_hits           255905374                       # ITB hits
system.switch_cpus.itb.fetch_misses            786392                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       256691766                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  106                       # Number of system calls
system.switch_cpus.numCycles               1707547577                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    278770785                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2566419926                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           539610427                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    301990186                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             458399727                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        72072362                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      491111981                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles       155241                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     17811815                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          862                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         255905374                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       4368252                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1303462493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.968925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.065456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        845062766     64.83%     64.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         32476738      2.49%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         62993789      4.83%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         26617715      2.04%     74.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         42496991      3.26%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         23102009      1.77%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         20535629      1.58%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         82024166      6.29%     87.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        168152690     12.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1303462493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.316015                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.502986                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        338625353                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     455864522                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         421050882                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      31364816                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       56556919                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     43202046                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        674858                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2534520219                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1881038                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       56556919                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        376532815                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       161690139                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    202183626                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         413274988                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      93224005                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2495226816                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        298575                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        7319100                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      54311566                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1754782315                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3196955388                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3158813416                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     38141972                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1432210184                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        322572091                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8710978                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       346356                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         293861281                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    530763082                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    183627317                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     12262392                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      7788128                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2393437707                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       666771                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2268000792                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      4457451                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    374262523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    194943834                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        45109                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1303462493                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.739982                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.127460                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    620176591     47.58%     47.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    147629755     11.33%     58.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    142482134     10.93%     69.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     73837647      5.66%     75.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    121612299      9.33%     84.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     78590698      6.03%     90.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    103651470      7.95%     98.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     11272870      0.86%     99.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4209029      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1303462493                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3371950     13.01%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       13536921     52.23%     65.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       9008331     34.76%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      3917938      0.17%      0.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1566125382     69.05%     69.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       746558      0.03%     69.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     69.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      9789948      0.43%     69.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     69.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      5873985      0.26%     69.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     69.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      1957989      0.09%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    506757696     22.34%     92.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    172831294      7.62%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2268000792                       # Type of FU issued
system.switch_cpus.iq.rate                   1.328221                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            25917202                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011427                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5810300269                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2738240939                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2198868435                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     59538455                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     30167664                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     29760487                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2260230940                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        29769116                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     33447678                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    107850363                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       434223                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        48357                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     43406544                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        18808                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      2949912                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       56556919                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       113000181                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       6505258                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2435674830                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      5215522                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     530763082                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    183627317                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       345577                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        2746208                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        728109                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        48357                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      7407603                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      4140633                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     11548236                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2250828367                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     500264565                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     17172419                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              41570352                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            670463823                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        480143444                       # Number of branches executed
system.switch_cpus.iew.exec_stores          170199258                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.318164                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2237122606                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2228628922                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1302532959                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1724158763                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.305164                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.755460                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    385371376                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       621662                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     10358971                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1246905574                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.628347                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.574857                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    731491274     58.66%     58.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    153575312     12.32%     70.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     54060249      4.34%     75.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     30208044      2.42%     77.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     96568883      7.74%     85.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     13619774      1.09%     86.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     31817783      2.55%     89.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     51720306      4.15%     93.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     83843949      6.72%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1246905574                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2030394776                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2030394776                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              563133487                       # Number of memory references committed
system.switch_cpus.commit.loads             422912714                       # Number of loads committed
system.switch_cpus.commit.membars              310778                       # Number of memory barriers committed
system.switch_cpus.commit.branches          439677549                       # Number of branches committed
system.switch_cpus.commit.fp_insts           29375871                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1971857063                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     16328100                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      83843949                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3561283913                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4888303015                       # The number of ROB writes
system.switch_cpus.timesIdled                 5099689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               404085084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000005                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000005                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.853774                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.853774                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.171270                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.171270                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2912877913                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1579881981                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          19972109                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19579918                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         4617123                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2579545                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               284                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               284                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008667                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008667                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 1201255465                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  470030850                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         4894972.787964                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         2752837.486356                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          7647810.274319                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 997                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 996                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 1204870.075226                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 471918.524096                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.718761                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.281239                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1784.031418                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1       283148                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2       282864                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1     32386548                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2     32354064                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                   8727578                       # number of replacements
system.l2.tags.tagsinuse                 32322.995249                       # Cycle average of tags in use
system.l2.tags.total_refs                    25016622                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8759670                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.855886                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6814.545810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   134.203105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 25182.110868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        122.981820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         69.153645                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.207963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.004096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.768497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.003753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986420                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst      2207074                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      3083580                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 5290654                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         18708641                       # number of Writeback hits
system.l2.Writeback_hits::total              18708641                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data     14832765                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              14832765                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       2207074                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      17916345                       # number of demand (read+write) hits
system.l2.demand_hits::total                 20123419                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2207074                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     17916345                       # number of overall hits
system.l2.overall_hits::total                20123419                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        11789                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      7925114                       # number of ReadReq misses
system.l2.ReadReq_misses::total               7936903                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       794180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              794180                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        11789                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      8719294                       # number of demand (read+write) misses
system.l2.demand_misses::total                8731083                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        11789                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      8719294                       # number of overall misses
system.l2.overall_misses::total               8731083                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    935929000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 486163321750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    487099250750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  56755740250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   56755740250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    935929000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 542919062000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     543854991000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    935929000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 542919062000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    543854991000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      2218863                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     11008694                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            13227557                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     18708641                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          18708641                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     15626945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          15626945                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      2218863                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     26635639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             28854502                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      2218863                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     26635639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            28854502                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.005313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.719896                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.600028                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.050821                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.050821                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.005313                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.327354                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.302590                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.005313                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.327354                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.302590                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79390.024599                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 61344.647124                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61371.450646                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 71464.580133                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71464.580133                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79390.024599                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 62266.401615                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62289.522503                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79390.024599                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 62266.401615                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62289.522503                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1579043                       # number of writebacks
system.l2.writebacks::total                   1579043                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        11789                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      7925114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          7936903                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       794180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         794180                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        11789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      8719294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8731083                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        11789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      8719294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8731083                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    800544000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 395121655250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 395922199250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  47639055750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  47639055750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    800544000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 442760711000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 443561255000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    800544000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 442760711000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 443561255000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.005313                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.719896                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.600028                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.050821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.050821                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.005313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.327354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.302590                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.005313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.327354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.302590                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67906.014081                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 49856.904929                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49883.713994                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 59985.212106                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59985.212106                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67906.014081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 50779.422164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 50802.547061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67906.014081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 50779.422164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 50802.547061                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  3565395416                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           13227557                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          13227557                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         18708641                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         15626945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        15626945                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4437726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     71979919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              76417645                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    142007232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2902033920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         3044041152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            3044041152                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        42490212500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3331331322                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       42074877981                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2709731711                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6671452.972717                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6671452.972717                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements           2218863                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           371983527                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2219887                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            167.568677                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst  1008.644263                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst    15.355737                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.985004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.014996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    253663848                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       253663848                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    253663848                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        253663848                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    253663848                       # number of overall hits
system.cpu.icache.overall_hits::total       253663848                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      2241522                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2241522                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      2241522                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2241522                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      2241522                       # number of overall misses
system.cpu.icache.overall_misses::total       2241522                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  12621237311                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12621237311                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  12621237311                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12621237311                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  12621237311                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12621237311                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    255905370                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    255905370                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    255905370                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    255905370                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    255905370                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    255905370                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008759                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008759                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008759                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008759                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008759                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008759                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5630.655113                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5630.655113                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5630.655113                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5630.655113                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5630.655113                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5630.655113                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6814                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          516                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               175                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.937143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          516                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        22659                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        22659                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        22659                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        22659                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        22659                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        22659                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      2218863                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2218863                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      2218863                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2218863                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      2218863                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2218863                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   7813988173                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7813988173                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   7813988173                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7813988173                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   7813988173                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7813988173                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.008671                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008671                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.008671                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008671                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.008671                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008671                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3521.618132                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3521.618132                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3521.618132                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3521.618132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3521.618132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3521.618132                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           58                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.056641                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1436483081                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          271703961                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 12097441.876665                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 1044702.000878                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  13142143.877542                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          317                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          317                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 4531492.369085                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 857110.287066                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.840940                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.159060                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      61.826317                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1          634                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2          634                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1         5773                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        11979                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        17752                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       306222                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       306222                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    18.211356                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          26620918                       # number of replacements
system.cpu.dcache.tags.tagsinuse           974.366744                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           552187923                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          26621884                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.741880                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   974.028620                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.338123                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.951200                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000330                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.951530                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    431496509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       431496509                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    119605690                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      119605690                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       314950                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       314950                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       310778                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       310778                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    551102199                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        551102199                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    551102199                       # number of overall hits
system.cpu.dcache.overall_hits::total       551102199                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     28341627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      28341627                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     20304305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     20304305                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          226                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          226                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     48645932                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       48645932                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     48645932                       # number of overall misses
system.cpu.dcache.overall_misses::total      48645932                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 1365391473721                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1365391473721                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 393667756694                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 393667756694                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      3498500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      3498500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1759059230415                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1759059230415                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1759059230415                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1759059230415                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    459838136                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    459838136                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    139909995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    139909995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       315176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       315176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       310778                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       310778                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    599748131                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    599748131                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    599748131                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    599748131                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.061634                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061634                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.145124                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.145124                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000717                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000717                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.081111                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.081111                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.081111                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.081111                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 48176.185288                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48176.185288                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 19388.388654                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19388.388654                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 15480.088496                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15480.088496                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 36160.459017                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36160.459017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 36160.459017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36160.459017                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     29190098                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           4739116                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.159397                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     18708641                       # number of writebacks
system.cpu.dcache.writebacks::total          18708641                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     17332745                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     17332745                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4677774                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4677774                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     22010519                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     22010519                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     22010519                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     22010519                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     11008882                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11008882                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     15626531                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     15626531                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          226                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          226                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     26635413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     26635413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     26635413                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     26635413                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 505777568019                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 505777568019                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 124832280858                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 124832280858                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      3031500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3031500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 630609848877                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 630609848877                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 630609848877                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 630609848877                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.023941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.111690                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.111690                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000717                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000717                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.044411                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.044411                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.044411                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.044411                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 45942.682283                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45942.682283                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  7988.483231                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  7988.483231                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 13413.716814                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13413.716814                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 23675.617452                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23675.617452                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 23675.617452                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23675.617452                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
