{
  "name": "core::sync::atomic::Ordering",
  "constructors": [],
  "access_self_as_arg": {
    "read": [],
    "write": [],
    "other": []
  },
  "access_self_as_locals": {
    "read": [],
    "write": [],
    "other": [
      "alloc::sync::Arc::<T, A>::new_cyclic_in",
      "alloc::sync::Arc::<T, A>::try_unwrap",
      "alloc::sync::Arc::<T, A>::into_inner",
      "alloc::sync::Arc::<T, A>::downgrade",
      "alloc::sync::Arc::<T, A>::weak_count",
      "alloc::sync::Arc::<T, A>::strong_count",
      "alloc::<sync::Arc<T, A> as core::clone::Clone>::clone",
      "alloc::sync::Arc::<T, A>::make_mut",
      "alloc::sync::Arc::<T, A>::is_unique",
      "alloc::<sync::Arc<T, A> as core::ops::Drop>::drop",
      "alloc::sync::Weak::<T, A>::upgrade",
      "alloc::sync::Weak::<T, A>::strong_count",
      "alloc::sync::Weak::<T, A>::weak_count",
      "alloc::<sync::Weak<T, A> as core::clone::Clone>::clone",
      "alloc::<sync::Weak<T, A> as core::ops::Drop>::drop",
      "alloc::sync::UniqueArc::<T, A>::into_arc",
      "alloc::sync::UniqueArc::<T, A>::weak_count",
      "alloc::sync::UniqueArc::<T, A>::downgrade"
    ]
  },
  "access_field": [],
  "span": "$library/core/src/sync/atomic.rs:441:1: 441:18",
  "src": "pub enum Ordering",
  "kind": "Enum",
  "doc_adt": " Atomic memory orderings\n\n Memory orderings specify the way atomic operations synchronize memory.\n In its weakest [`Ordering::Relaxed`], only the memory directly touched by the\n operation is synchronized. On the other hand, a store-load pair of [`Ordering::SeqCst`]\n operations synchronize other memory while additionally preserving a total order of such\n operations across all threads.\n\n Rust's memory orderings are [the same as those of\n C++20](https://en.cppreference.com/w/cpp/atomic/memory_order).\n\n For more information see the [nomicon].\n\n [nomicon]: ../../../nomicon/atomics.html\n",
  "variant_fields": {
    "VariantIdx(Some(0))-FieldIdx(None)": {
      "name": "Relaxed",
      "doc": " No ordering constraints, only atomic operations.\n\n Corresponds to [`memory_order_relaxed`] in C++20.\n\n [`memory_order_relaxed`]: https://en.cppreference.com/w/cpp/atomic/memory_order#Relaxed_ordering\n"
    },
    "VariantIdx(Some(1))-FieldIdx(None)": {
      "name": "Release",
      "doc": " When coupled with a store, all previous operations become ordered\n before any load of this value with [`Acquire`] (or stronger) ordering.\n In particular, all previous writes become visible to all threads\n that perform an [`Acquire`] (or stronger) load of this value.\n\n Notice that using this ordering for an operation that combines loads\n and stores leads to a [`Relaxed`] load operation!\n\n This ordering is only applicable for operations that can perform a store.\n\n Corresponds to [`memory_order_release`] in C++20.\n\n [`memory_order_release`]: https://en.cppreference.com/w/cpp/atomic/memory_order#Release-Acquire_ordering\n"
    },
    "VariantIdx(Some(2))-FieldIdx(None)": {
      "name": "Acquire",
      "doc": " When coupled with a load, if the loaded value was written by a store operation with\n [`Release`] (or stronger) ordering, then all subsequent operations\n become ordered after that store. In particular, all subsequent loads will see data\n written before the store.\n\n Notice that using this ordering for an operation that combines loads\n and stores leads to a [`Relaxed`] store operation!\n\n This ordering is only applicable for operations that can perform a load.\n\n Corresponds to [`memory_order_acquire`] in C++20.\n\n [`memory_order_acquire`]: https://en.cppreference.com/w/cpp/atomic/memory_order#Release-Acquire_ordering\n"
    },
    "VariantIdx(Some(3))-FieldIdx(None)": {
      "name": "AcqRel",
      "doc": " Has the effects of both [`Acquire`] and [`Release`] together:\n For loads it uses [`Acquire`] ordering. For stores it uses the [`Release`] ordering.\n\n Notice that in the case of `compare_and_swap`, it is possible that the operation ends up\n not performing any store and hence it has just [`Acquire`] ordering. However,\n `AcqRel` will never perform [`Relaxed`] accesses.\n\n This ordering is only applicable for operations that combine both loads and stores.\n\n Corresponds to [`memory_order_acq_rel`] in C++20.\n\n [`memory_order_acq_rel`]: https://en.cppreference.com/w/cpp/atomic/memory_order#Release-Acquire_ordering\n"
    },
    "VariantIdx(Some(4))-FieldIdx(None)": {
      "name": "SeqCst",
      "doc": " Like [`Acquire`]/[`Release`]/[`AcqRel`] (for load, store, and load-with-store\n operations, respectively) with the additional guarantee that all threads see all\n sequentially consistent operations in the same order.\n\n Corresponds to [`memory_order_seq_cst`] in C++20.\n\n [`memory_order_seq_cst`]: https://en.cppreference.com/w/cpp/atomic/memory_order#Sequentially-consistent_ordering\n"
    }
  }
}