#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x108d930 .scope module, "inputconditioner" "inputconditioner" 2 8;
 .timescale 0 0;
P_0x108e358 .param/l "counterwidth" 2 17, +C4<011>;
P_0x108e380 .param/l "waittime" 2 18, +C4<011>;
v0x108be60_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x10b3b20_0 .var "conditioned", 0 0;
v0x10b3bc0_0 .var "counter", 2 0;
v0x10b3c60_0 .var "negativeedge", 0 0;
v0x10b3d10_0 .net "noisysignal", 0 0, C4<z>; 0 drivers
v0x10b3db0_0 .var "positiveedge", 0 0;
v0x10b3e90_0 .var "synchronizer0", 0 0;
v0x10b3f30_0 .var "synchronizer1", 0 0;
E_0x108e3b0 .event posedge, v0x108be60_0;
S_0x108da20 .scope module, "testshiftregister" "testshiftregister" 3 8;
 .timescale 0 0;
v0x10b4770_0 .var "clk", 0 0;
v0x10b4810_0 .var "parallelDataIn", 7 0;
v0x10b48c0_0 .net "parallelDataOut", 7 0, v0x10b4310_0; 1 drivers
v0x10b4970_0 .var "parallelLoad", 0 0;
v0x10b4a50_0 .var "peripheralClkEdge", 0 0;
v0x10b4b00_0 .var "serialDataIn", 0 0;
v0x10b4b80_0 .net "serialDataOut", 0 0, v0x10b45e0_0; 1 drivers
S_0x10b4020 .scope module, "dut" "shiftregister" 3 19, 4 9, S_0x108da20;
 .timescale 0 0;
P_0x10b3e38 .param/l "width" 4 10, +C4<01000>;
v0x10b41b0_0 .net "clk", 0 0, v0x10b4770_0; 1 drivers
v0x10b4270_0 .net "parallelDataIn", 7 0, v0x10b4810_0; 1 drivers
v0x10b4310_0 .var "parallelDataOut", 7 0;
v0x10b43b0_0 .net "parallelLoad", 0 0, v0x10b4970_0; 1 drivers
v0x10b4460_0 .net "peripheralClkEdge", 0 0, v0x10b4a50_0; 1 drivers
v0x10b4500_0 .net "serialDataIn", 0 0, v0x10b4b00_0; 1 drivers
v0x10b45e0_0 .var "serialDataOut", 0 0;
v0x10b4680_0 .var "shiftregistermem", 7 0;
E_0x10b3ce0 .event posedge, v0x10b41b0_0;
    .scope S_0x108d930;
T_0 ;
    %set/v v0x10b3bc0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x108d930;
T_1 ;
    %set/v v0x10b3e90_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x108d930;
T_2 ;
    %set/v v0x10b3f30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x108d930;
T_3 ;
    %wait E_0x108e3b0;
    %load/v 8, v0x10b3b20_0, 1;
    %load/v 9, v0x10b3f30_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_3.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x10b3bc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x10b3db0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x10b3c60_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x10b3bc0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_3.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x10b3bc0_0, 0, 0;
    %load/v 8, v0x10b3f30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x10b3b20_0, 0, 8;
    %load/v 8, v0x10b3f30_0, 1;
    %load/v 9, v0x10b3b20_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x10b3db0_0, 0, 8;
    %load/v 8, v0x10b3f30_0, 1;
    %inv 8, 1;
    %load/v 9, v0x10b3b20_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x10b3c60_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0x10b3bc0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x10b3bc0_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %load/v 8, v0x10b3d10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x10b3e90_0, 0, 8;
    %load/v 8, v0x10b3e90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x10b3f30_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x10b4020;
T_4 ;
    %wait E_0x10b3ce0;
    %load/v 8, v0x10b43b0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_4.0, 4;
    %load/v 8, v0x10b4270_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x10b4680_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x10b4460_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_4.2, 4;
    %load/v 16, v0x10b4500_0, 1;
    %mov 8, 16, 1;
    %load/v 16, v0x10b4680_0, 7; Select 7 out of 8 bits
    %mov 9, 16, 7;
    %ix/load 0, 8, 0;
    %assign/v0 v0x10b4680_0, 0, 8;
T_4.2 ;
T_4.1 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.4, 4;
    %load/x1p 8, v0x10b4680_0, 1;
    %jmp T_4.5;
T_4.4 ;
    %mov 8, 2, 1;
T_4.5 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x10b45e0_0, 0, 8;
    %load/v 8, v0x10b4680_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x10b4310_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_0x108da20;
T_5 ;
    %set/v v0x10b4770_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x108da20;
T_6 ;
    %delay 10, 0;
    %load/v 8, v0x10b4770_0, 1;
    %inv 8, 1;
    %set/v v0x10b4770_0, 8, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x108da20;
T_7 ;
    %vpi_call 3 31 "$display", "-------------------------";
    %vpi_call 3 32 "$display", "SHIFT REGISTER TEST CASES";
    %vpi_call 3 33 "$display", "-------------------------";
    %vpi_call 3 36 "$display", "peripheralClkEdge parallelLoad | parallelDataIn serialDataIn | parallelDataOut serialDataOut";
    %set/v v0x10b4a50_0, 0, 1;
    %set/v v0x10b4970_0, 1, 1;
    %movi 8, 170, 8;
    %set/v v0x10b4810_0, 8, 8;
    %set/v v0x10b4b00_0, 1, 1;
    %delay 100, 0;
    %vpi_call 3 38 "$display", "        %b              %b       |    %b          %b      |    %b           %b ", v0x10b4a50_0, v0x10b4970_0, v0x10b4810_0, v0x10b4b00_0, v0x10b48c0_0, v0x10b4b80_0;
    %vpi_call 3 41 "$display", "peripheralClkEdge parallelLoad | parallelDataIn serialDataIn | parallelDataOut serialDataOut";
    %set/v v0x10b4a50_0, 1, 1;
    %set/v v0x10b4970_0, 0, 1;
    %movi 8, 170, 8;
    %set/v v0x10b4810_0, 8, 8;
    %set/v v0x10b4b00_0, 1, 1;
    %delay 20, 0;
    %vpi_call 3 43 "$display", "        %b              %b       |    %b          %b      |    %b           %b ", v0x10b4a50_0, v0x10b4970_0, v0x10b4810_0, v0x10b4b00_0, v0x10b48c0_0, v0x10b4b80_0;
    %delay 20, 0;
    %vpi_call 3 44 "$display", "        %b              %b       |    %b          %b      |    %b           %b ", v0x10b4a50_0, v0x10b4970_0, v0x10b4810_0, v0x10b4b00_0, v0x10b48c0_0, v0x10b4b80_0;
    %delay 20, 0;
    %vpi_call 3 45 "$display", "        %b              %b       |    %b          %b      |    %b           %b ", v0x10b4a50_0, v0x10b4970_0, v0x10b4810_0, v0x10b4b00_0, v0x10b48c0_0, v0x10b4b80_0;
    %delay 20, 0;
    %vpi_call 3 46 "$display", "        %b              %b       |    %b          %b      |    %b           %b ", v0x10b4a50_0, v0x10b4970_0, v0x10b4810_0, v0x10b4b00_0, v0x10b48c0_0, v0x10b4b80_0;
    %delay 20, 0;
    %vpi_call 3 47 "$display", "        %b              %b       |    %b          %b      |    %b           %b ", v0x10b4a50_0, v0x10b4970_0, v0x10b4810_0, v0x10b4b00_0, v0x10b48c0_0, v0x10b4b80_0;
    %delay 20, 0;
    %vpi_call 3 48 "$display", "        %b              %b       |    %b          %b      |    %b           %b ", v0x10b4a50_0, v0x10b4970_0, v0x10b4810_0, v0x10b4b00_0, v0x10b48c0_0, v0x10b4b80_0;
    %delay 20, 0;
    %vpi_call 3 49 "$display", "        %b              %b       |    %b          %b      |    %b           %b ", v0x10b4a50_0, v0x10b4970_0, v0x10b4810_0, v0x10b4b00_0, v0x10b48c0_0, v0x10b4b80_0;
    %delay 20, 0;
    %vpi_call 3 50 "$display", "        %b              %b       |    %b          %b      |    %b           %b ", v0x10b4a50_0, v0x10b4970_0, v0x10b4810_0, v0x10b4b00_0, v0x10b48c0_0, v0x10b4b80_0;
    %delay 20, 0;
    %vpi_call 3 51 "$display", "        %b              %b       |    %b          %b      |    %b           %b ", v0x10b4a50_0, v0x10b4970_0, v0x10b4810_0, v0x10b4b00_0, v0x10b48c0_0, v0x10b4b80_0;
    %vpi_call 3 54 "$display", "peripheralClkEdge parallelLoad | parallelDataIn serialDataIn | parallelDataOut serialDataOut";
    %set/v v0x10b4a50_0, 1, 1;
    %set/v v0x10b4970_0, 1, 1;
    %set/v v0x10b4810_0, 0, 8;
    %set/v v0x10b4b00_0, 1, 1;
    %delay 100, 0;
    %vpi_call 3 56 "$display", "        %b              %b       |    %b          %b      |    %b           %b ", v0x10b4a50_0, v0x10b4970_0, v0x10b4810_0, v0x10b4b00_0, v0x10b48c0_0, v0x10b4b80_0;
    %vpi_call 3 58 "$finish";
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./inputconditioner.v";
    "shiftregister.t.v";
    "./shiftregister.v";
