Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: MultiplicadorCompleto.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MultiplicadorCompleto.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MultiplicadorCompleto"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : MultiplicadorCompleto
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Multiplicador.vhd" in Library work.
Architecture multiplicadorarch of Entity multiplicador is up to date.
Compiling vhdl file "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Soma4Alg.vhd" in Library work.
Architecture soma4algarch of Entity soma4alg is up to date.
Compiling vhdl file "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/MultiplicadorCompleto.vhd" in Library work.
Entity <multiplicadorcompleto> compiled.
Entity <multiplicadorcompleto> (Architecture <multiplicadorcompletoarch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MultiplicadorCompleto> in library <work> (architecture <multiplicadorcompletoarch>).

Analyzing hierarchy for entity <Multiplicador> in library <work> (architecture <multiplicadorarch>).

Analyzing hierarchy for entity <Soma4Alg> in library <work> (architecture <soma4algarch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MultiplicadorCompleto> in library <work> (Architecture <multiplicadorcompletoarch>).
Entity <MultiplicadorCompleto> analyzed. Unit <MultiplicadorCompleto> generated.

Analyzing Entity <Multiplicador> in library <work> (Architecture <multiplicadorarch>).
WARNING:Xst:819 - "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Multiplicador.vhd" line 54: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <seis>
Entity <Multiplicador> analyzed. Unit <Multiplicador> generated.

Analyzing Entity <Soma4Alg> in library <work> (Architecture <soma4algarch>).
WARNING:Xst:819 - "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Soma4Alg.vhd" line 61: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <seis>
Entity <Soma4Alg> analyzed. Unit <Soma4Alg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Multiplicador>.
    Related source file is "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Multiplicador.vhd".
WARNING:Xst:653 - Signal <seis> is used but never assigned. This sourceless signal will be automatically connected to value 0110.
WARNING:Xst:737 - Found 8-bit latch for signal <resultParcial2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit adder for signal <mux0000$addsub0000>.
    Found 8-bit comparator lessequal for signal <mux0000$cmp_le0000> created at line 57.
    Found 4x4-bit multiplier for signal <mux0000$share0001>.
    Found 4x4-bit multiplier for signal <resultParcial>.
    Found 8-bit adder for signal <resultParcial2$addsub0000> created at line 91.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0000> created at line 87.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0001> created at line 59.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0002> created at line 63.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0003> created at line 67.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0004> created at line 71.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0005> created at line 75.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0006> created at line 79.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0007> created at line 83.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0000> created at line 87.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0001> created at line 59.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0002> created at line 63.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0003> created at line 67.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0004> created at line 71.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0005> created at line 75.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0006> created at line 79.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0007> created at line 83.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  17 Comparator(s).
Unit <Multiplicador> synthesized.


Synthesizing Unit <Soma4Alg>.
    Related source file is "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Soma4Alg.vhd".
WARNING:Xst:653 - Signal <seis> is used but never assigned. This sourceless signal will be automatically connected to value 00110.
    Found 5-bit adder carry in for signal <resultParcial>.
    Found 5-bit adder for signal <resultParcial2$addsub0000> created at line 66.
    Found 5-bit comparator greatequal for signal <resultParcial2$cmp_ge0000> created at line 65.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Soma4Alg> synthesized.


Synthesizing Unit <MultiplicadorCompleto>.
    Related source file is "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/MultiplicadorCompleto.vhd".
WARNING:Xst:647 - Input <numA<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <resultParcial1Linha4<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resultParcial1Linha3<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resultParcial1Linha2<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <linha4<31:20>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:1780 - Signal <linha3<31:20>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <linha3<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <linha2<31:20>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <linha2<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <linha1<31:20>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <linha1<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carryOut3Linha4<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carryOut3Linha3<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carryOut3Linha2<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carryOut3Linha1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <carryIn<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <auxResultLinha4<31:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <auxResultLinha3<31:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <auxResultLinha2<31:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <auxResultLinha1<31:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <MultiplicadorCompleto> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 32
 4x4-bit multiplier                                    : 32
# Adders/Subtractors                                   : 56
 5-bit adder                                           : 12
 5-bit adder carry in                                  : 12
 8-bit adder                                           : 32
# Latches                                              : 16
 8-bit latch                                           : 16
# Comparators                                          : 284
 5-bit comparator greatequal                           : 12
 8-bit comparator greatequal                           : 128
 8-bit comparator lessequal                            : 144

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <mult1> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult2> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult3> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult4> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SomaResultsParciais1> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SomaResultsParciais2> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SomaResultsParciais3> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult5> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult6> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult7> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult8> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SomaResultsParciais4> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SomaResultsParciais5> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SomaResultsParciais6> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult9> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult10> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult11> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mult12> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SomaResultsParciais7> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SomaResultsParciais8> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SomaResultsParciais9> is unconnected in block <MultiplicadorCompleto>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 32
 4x4-bit multiplier                                    : 32
# Adders/Subtractors                                   : 56
 5-bit adder                                           : 12
 5-bit adder carry in                                  : 12
 8-bit adder                                           : 32
# Latches                                              : 16
 8-bit latch                                           : 16
# Comparators                                          : 284
 5-bit comparator greatequal                           : 12
 8-bit comparator greatequal                           : 128
 8-bit comparator lessequal                            : 144

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <MultiplicadorCompleto>: instances <mult9>, <mult13> of unit <Multiplicador> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <MultiplicadorCompleto>: instances <mult10>, <mult14> of unit <Multiplicador> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <MultiplicadorCompleto>: instances <mult11>, <mult15> of unit <Multiplicador> are equivalent, second instance is removed
WARNING:Xst:2677 - Node <mult12/Mmult_resultParcial> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult8/Mmult_resultParcial> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult7/Mmult_resultParcial> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult6/Mmult_resultParcial> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult5/Mmult_resultParcial> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult4/Mmult_resultParcial> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult3/Mmult_resultParcial> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult2/Mmult_resultParcial> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult1/Mmult_resultParcial> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult1/resultParcial2_0> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult1/resultParcial2_1> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult1/resultParcial2_2> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult1/resultParcial2_3> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult1/resultParcial2_4> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult1/resultParcial2_5> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult1/resultParcial2_6> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult1/resultParcial2_7> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult2/resultParcial2_0> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult2/resultParcial2_1> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult2/resultParcial2_2> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult2/resultParcial2_3> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult2/resultParcial2_4> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult2/resultParcial2_5> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult2/resultParcial2_6> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult2/resultParcial2_7> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult3/resultParcial2_0> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult3/resultParcial2_1> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult3/resultParcial2_2> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult3/resultParcial2_3> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult3/resultParcial2_4> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult3/resultParcial2_5> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult3/resultParcial2_6> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult3/resultParcial2_7> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult4/resultParcial2_0> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult4/resultParcial2_1> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult4/resultParcial2_2> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult4/resultParcial2_3> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult4/resultParcial2_4> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult4/resultParcial2_5> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult4/resultParcial2_6> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult4/resultParcial2_7> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult5/resultParcial2_0> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult5/resultParcial2_1> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult5/resultParcial2_2> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult5/resultParcial2_3> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult5/resultParcial2_4> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult5/resultParcial2_5> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult5/resultParcial2_6> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult5/resultParcial2_7> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult6/resultParcial2_0> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult6/resultParcial2_1> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult6/resultParcial2_2> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult6/resultParcial2_3> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult6/resultParcial2_4> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult6/resultParcial2_5> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult6/resultParcial2_6> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult6/resultParcial2_7> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult7/resultParcial2_0> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult7/resultParcial2_1> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult7/resultParcial2_2> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult7/resultParcial2_3> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult7/resultParcial2_4> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult7/resultParcial2_5> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult7/resultParcial2_6> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult7/resultParcial2_7> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult8/resultParcial2_0> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult8/resultParcial2_1> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult8/resultParcial2_2> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult8/resultParcial2_3> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult8/resultParcial2_4> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult8/resultParcial2_5> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult8/resultParcial2_6> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult8/resultParcial2_7> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult9/resultParcial2_0> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult9/resultParcial2_1> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult9/resultParcial2_2> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult9/resultParcial2_3> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult12/resultParcial2_0> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult12/resultParcial2_1> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult12/resultParcial2_2> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult12/resultParcial2_3> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult12/resultParcial2_4> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult12/resultParcial2_5> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult12/resultParcial2_6> of sequential type is unconnected in block <MultiplicadorCompleto>.
WARNING:Xst:2677 - Node <mult12/resultParcial2_7> of sequential type is unconnected in block <MultiplicadorCompleto>.

Optimizing unit <MultiplicadorCompleto> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MultiplicadorCompleto, actual ratio is 3.
Latch mult10/resultParcial2_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch mult10/resultParcial2_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch mult10/resultParcial2_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch mult10/resultParcial2_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MultiplicadorCompleto.ngr
Top Level Output File Name         : MultiplicadorCompleto
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 64

Cell Usage :
# BELS                             : 370
#      GND                         : 1
#      LUT1                        : 11
#      LUT2                        : 42
#      LUT3                        : 22
#      LUT4                        : 206
#      MUXCY                       : 35
#      MUXF5                       : 17
#      XORCY                       : 36
# FlipFlops/Latches                : 32
#      LDCPE                       : 32
# IO Buffers                       : 52
#      IBUF                        : 20
#      OBUF                        : 32
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                      159  out of   5888     2%  
 Number of Slice Flip Flops:             24  out of  11776     0%  
 Number of 4 input LUTs:                281  out of  11776     2%  
 Number of IOs:                          64
 Number of bonded IOBs:                  52  out of    372    13%  
    IOB Flip Flops:                       8
 Number of MULT18X18SIOs:                 4  out of     20    20%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------+---------------------------------+-------+
Clock Signal                                                         | Clock buffer(FF name)           | Load  |
---------------------------------------------------------------------+---------------------------------+-------+
mult9/resultParcial2_cmp_ge0000(mult9/resultParcial2_cmp_ge00001:O)  | NONE(*)(mult9/resultParcial2_4) | 4     |
mult10/resultParcial2_cmp_ge0000(mult10/resultParcial2_cmp_ge00001:O)| NONE(*)(mult10/resultParcial2_0)| 12    |
mult11/resultParcial2_cmp_ge0000(mult11/resultParcial2_cmp_ge00001:O)| NONE(*)(mult11/resultParcial2_0)| 8     |
mult16/resultParcial2_cmp_ge0000(mult16/resultParcial2_cmp_ge00001:O)| NONE(*)(mult16/resultParcial2_0)| 8     |
---------------------------------------------------------------------+---------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------+------------------------------+-------+
Control Signal                                                       | Buffer(FF name)              | Load  |
---------------------------------------------------------------------+------------------------------+-------+
mult10/resultParcial2_0__and0000(mult10/resultParcial2_0__and00001:O)| NONE(mult10/resultParcial2_0)| 2     |
mult10/resultParcial2_0__and0001(mult10/resultParcial2_0__and00011:O)| NONE(mult10/resultParcial2_0)| 2     |
mult10/resultParcial2_1__and0000(mult10/resultParcial2_1__and00001:O)| NONE(mult10/resultParcial2_1)| 2     |
mult10/resultParcial2_1__and0001(mult10/resultParcial2_1__and00011:O)| NONE(mult10/resultParcial2_1)| 2     |
mult10/resultParcial2_2__and0000(mult10/resultParcial2_2__and00001:O)| NONE(mult10/resultParcial2_2)| 2     |
mult10/resultParcial2_2__and0001(mult10/resultParcial2_2__and00011:O)| NONE(mult10/resultParcial2_2)| 2     |
mult10/resultParcial2_3__and0000(mult10/resultParcial2_3__and00001:O)| NONE(mult10/resultParcial2_3)| 2     |
mult10/resultParcial2_3__and0001(mult10/resultParcial2_3__and00011:O)| NONE(mult10/resultParcial2_3)| 2     |
mult10/resultParcial2_4__and0000(mult10/resultParcial2_4__and00001:O)| NONE(mult10/resultParcial2_4)| 1     |
mult10/resultParcial2_4__and0001(mult10/resultParcial2_4__and00011:O)| NONE(mult10/resultParcial2_4)| 1     |
mult10/resultParcial2_5__and0000(mult10/resultParcial2_5__and00001:O)| NONE(mult10/resultParcial2_5)| 1     |
mult10/resultParcial2_5__and0001(mult10/resultParcial2_5__and00011:O)| NONE(mult10/resultParcial2_5)| 1     |
mult10/resultParcial2_6__and0000(mult10/resultParcial2_6__and00001:O)| NONE(mult10/resultParcial2_6)| 1     |
mult10/resultParcial2_6__and0001(mult10/resultParcial2_6__and00011:O)| NONE(mult10/resultParcial2_6)| 1     |
mult10/resultParcial2_7__and0000(mult10/resultParcial2_7__and00001:O)| NONE(mult10/resultParcial2_7)| 1     |
mult10/resultParcial2_7__and0001(mult10/resultParcial2_7__and00011:O)| NONE(mult10/resultParcial2_7)| 1     |
mult11/resultParcial2_0__and0000(mult11/resultParcial2_0__and00001:O)| NONE(mult11/resultParcial2_0)| 1     |
mult11/resultParcial2_0__and0001(mult11/resultParcial2_0__and00011:O)| NONE(mult11/resultParcial2_0)| 1     |
mult11/resultParcial2_1__and0000(mult11/resultParcial2_1__and00001:O)| NONE(mult11/resultParcial2_1)| 1     |
mult11/resultParcial2_1__and0001(mult11/resultParcial2_1__and00011:O)| NONE(mult11/resultParcial2_1)| 1     |
mult11/resultParcial2_2__and0000(mult11/resultParcial2_2__and00001:O)| NONE(mult11/resultParcial2_2)| 1     |
mult11/resultParcial2_2__and0001(mult11/resultParcial2_2__and00011:O)| NONE(mult11/resultParcial2_2)| 1     |
mult11/resultParcial2_3__and0000(mult11/resultParcial2_3__and00001:O)| NONE(mult11/resultParcial2_3)| 1     |
mult11/resultParcial2_3__and0001(mult11/resultParcial2_3__and00011:O)| NONE(mult11/resultParcial2_3)| 1     |
mult11/resultParcial2_4__and0000(mult11/resultParcial2_4__and00001:O)| NONE(mult11/resultParcial2_4)| 1     |
mult11/resultParcial2_4__and0001(mult11/resultParcial2_4__and00011:O)| NONE(mult11/resultParcial2_4)| 1     |
mult11/resultParcial2_5__and0000(mult11/resultParcial2_5__and00001:O)| NONE(mult11/resultParcial2_5)| 1     |
mult11/resultParcial2_5__and0001(mult11/resultParcial2_5__and00011:O)| NONE(mult11/resultParcial2_5)| 1     |
mult11/resultParcial2_6__and0000(mult11/resultParcial2_6__and00001:O)| NONE(mult11/resultParcial2_6)| 1     |
mult11/resultParcial2_6__and0001(mult11/resultParcial2_6__and00011:O)| NONE(mult11/resultParcial2_6)| 1     |
mult11/resultParcial2_7__and0000(mult11/resultParcial2_7__and00001:O)| NONE(mult11/resultParcial2_7)| 1     |
mult11/resultParcial2_7__and0001(mult11/resultParcial2_7__and00011:O)| NONE(mult11/resultParcial2_7)| 1     |
mult16/resultParcial2_0__and0000(mult16/resultParcial2_0__and00001:O)| NONE(mult16/resultParcial2_0)| 1     |
mult16/resultParcial2_0__and0001(mult16/resultParcial2_0__and00011:O)| NONE(mult16/resultParcial2_0)| 1     |
mult16/resultParcial2_1__and0000(mult16/resultParcial2_1__and00001:O)| NONE(mult16/resultParcial2_1)| 1     |
mult16/resultParcial2_1__and0001(mult16/resultParcial2_1__and00011:O)| NONE(mult16/resultParcial2_1)| 1     |
mult16/resultParcial2_2__and0000(mult16/resultParcial2_2__and00001:O)| NONE(mult16/resultParcial2_2)| 1     |
mult16/resultParcial2_2__and0001(mult16/resultParcial2_2__and00011:O)| NONE(mult16/resultParcial2_2)| 1     |
mult16/resultParcial2_3__and0000(mult16/resultParcial2_3__and00001:O)| NONE(mult16/resultParcial2_3)| 1     |
mult16/resultParcial2_3__and0001(mult16/resultParcial2_3__and00011:O)| NONE(mult16/resultParcial2_3)| 1     |
mult16/resultParcial2_4__and0000(mult16/resultParcial2_4__and00001:O)| NONE(mult16/resultParcial2_4)| 1     |
mult16/resultParcial2_4__and0001(mult16/resultParcial2_4__and00011:O)| NONE(mult16/resultParcial2_4)| 1     |
mult16/resultParcial2_5__and0000(mult16/resultParcial2_5__and00001:O)| NONE(mult16/resultParcial2_5)| 1     |
mult16/resultParcial2_5__and0001(mult16/resultParcial2_5__and00011:O)| NONE(mult16/resultParcial2_5)| 1     |
mult16/resultParcial2_6__and0000(mult16/resultParcial2_6__and00001:O)| NONE(mult16/resultParcial2_6)| 1     |
mult16/resultParcial2_6__and0001(mult16/resultParcial2_6__and00011:O)| NONE(mult16/resultParcial2_6)| 1     |
mult16/resultParcial2_7__and0000(mult16/resultParcial2_7__and00001:O)| NONE(mult16/resultParcial2_7)| 1     |
mult16/resultParcial2_7__and0001(mult16/resultParcial2_7__and00011:O)| NONE(mult16/resultParcial2_7)| 1     |
mult9/resultParcial2_4__and0000(mult9/resultParcial2_4__and00001:O)  | NONE(mult9/resultParcial2_4) | 1     |
mult9/resultParcial2_4__and0001(mult9/resultParcial2_4__and00011:O)  | NONE(mult9/resultParcial2_4) | 1     |
mult9/resultParcial2_5__and0000(mult9/resultParcial2_5__and00001:O)  | NONE(mult9/resultParcial2_5) | 1     |
mult9/resultParcial2_5__and0001(mult9/resultParcial2_5__and00011:O)  | NONE(mult9/resultParcial2_5) | 1     |
mult9/resultParcial2_6__and0000(mult9/resultParcial2_6__and00001:O)  | NONE(mult9/resultParcial2_6) | 1     |
mult9/resultParcial2_6__and0001(mult9/resultParcial2_6__and00011:O)  | NONE(mult9/resultParcial2_6) | 1     |
mult9/resultParcial2_7__and0000(mult9/resultParcial2_7__and00001:O)  | NONE(mult9/resultParcial2_7) | 1     |
mult9/resultParcial2_7__and0001(mult9/resultParcial2_7__and00011:O)  | NONE(mult9/resultParcial2_7) | 1     |
---------------------------------------------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 15.598ns
   Maximum output required time after clock: 14.888ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mult9/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 10344 / 8
-------------------------------------------------------------------------
Offset:              15.598ns (Levels of Logic = 17)
  Source:            numA<14> (PAD)
  Destination:       mult9/resultParcial2_7 (LATCH)
  Destination Clock: mult9/resultParcial2_cmp_ge0000 falling

  Data Path: numA<14> to mult9/resultParcial2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.587  numA_14_IBUF (numA_14_IBUF)
     MULT18X18SIO:A2->P4   19   3.657   1.228  mult9/Mmult_resultParcial (mult9/Madd_resultParcial2_addsub0000_cy<4>)
     LUT4:I0->O            1   0.648   0.000  mult9/resultParcial2_and000235_SW01 (mult9/resultParcial2_and000235_SW0)
     MUXF5:I0->O           1   0.276   0.423  mult9/resultParcial2_and000235_SW0_f5 (N214)
     LUT4:I3->O            7   0.648   0.740  mult9/resultParcial2_and000235 (mult9/resultParcial2_and0002)
     LUT4:I2->O            1   0.648   0.563  mult9/mux0000_mux0001<3>63 (mult9/mux0000_mux0001<3>)
     LUT4:I0->O            1   0.648   0.500  mult9/mux0000_mux0000<1>2 (mult9/mux0000_mux0000<1>)
     LUT2:I1->O            1   0.643   0.000  mult9/Madd_mux0000_addsub0000_lut<1> (mult9/Madd_mux0000_addsub0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  mult9/Madd_mux0000_addsub0000_cy<1> (mult9/Madd_mux0000_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  mult9/Madd_mux0000_addsub0000_cy<2> (mult9/Madd_mux0000_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  mult9/Madd_mux0000_addsub0000_cy<3> (mult9/Madd_mux0000_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  mult9/Madd_mux0000_addsub0000_cy<4> (mult9/Madd_mux0000_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  mult9/Madd_mux0000_addsub0000_cy<5> (mult9/Madd_mux0000_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.065   0.000  mult9/Madd_mux0000_addsub0000_cy<6> (mult9/Madd_mux0000_addsub0000_cy<6>)
     XORCY:CI->O           3   0.844   0.563  mult9/Madd_mux0000_addsub0000_xor<7> (mult9/mux0000_addsub0000<7>)
     LUT3:I2->O            1   0.648   0.000  mult9/resultParcial2_mux0008<7>_G (N259)
     MUXF5:I1->O           1   0.276   0.000  mult9/resultParcial2_mux0008<7> (mult9/resultParcial2_mux0008<7>)
     LDCPE:D                   0.252          mult9/resultParcial2_7
    ----------------------------------------
    Total                     15.598ns (10.994ns logic, 4.604ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mult10/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 18106 / 24
-------------------------------------------------------------------------
Offset:              15.598ns (Levels of Logic = 17)
  Source:            numA<12> (PAD)
  Destination:       mult10/resultParcial2_7 (LATCH)
  Destination Clock: mult10/resultParcial2_cmp_ge0000 falling

  Data Path: numA<12> to mult10/resultParcial2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.587  numA_12_IBUF (numA_12_IBUF)
     MULT18X18SIO:A0->P4   19   3.657   1.228  mult10/Mmult_resultParcial (mult10/Madd_resultParcial2_addsub0000_cy<4>)
     LUT4:I0->O            1   0.648   0.000  mult10/resultParcial2_and000235_SW01 (mult10/resultParcial2_and000235_SW0)
     MUXF5:I0->O           1   0.276   0.423  mult10/resultParcial2_and000235_SW0_f5 (N220)
     LUT4:I3->O            7   0.648   0.740  mult10/resultParcial2_and000235 (mult10/resultParcial2_and0002)
     LUT4:I2->O            1   0.648   0.563  mult10/mux0000_mux0001<3>63 (mult10/mux0000_mux0001<3>)
     LUT4:I0->O            1   0.648   0.500  mult10/mux0000_mux0000<1>2 (mult10/mux0000_mux0000<1>)
     LUT2:I1->O            1   0.643   0.000  mult10/Madd_mux0000_addsub0000_lut<1> (mult10/Madd_mux0000_addsub0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  mult10/Madd_mux0000_addsub0000_cy<1> (mult10/Madd_mux0000_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  mult10/Madd_mux0000_addsub0000_cy<2> (mult10/Madd_mux0000_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  mult10/Madd_mux0000_addsub0000_cy<3> (mult10/Madd_mux0000_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  mult10/Madd_mux0000_addsub0000_cy<4> (mult10/Madd_mux0000_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  mult10/Madd_mux0000_addsub0000_cy<5> (mult10/Madd_mux0000_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.065   0.000  mult10/Madd_mux0000_addsub0000_cy<6> (mult10/Madd_mux0000_addsub0000_cy<6>)
     XORCY:CI->O           3   0.844   0.563  mult10/Madd_mux0000_addsub0000_xor<7> (mult10/mux0000_addsub0000<7>)
     LUT3:I2->O            1   0.648   0.000  mult10/resultParcial2_mux0008<7>_G (N265)
     MUXF5:I1->O           1   0.276   0.000  mult10/resultParcial2_mux0008<7> (mult10/resultParcial2_mux0008<7>)
     LDCPE:D                   0.252          mult10/resultParcial2_7
    ----------------------------------------
    Total                     15.598ns (10.994ns logic, 4.604ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mult11/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 14230 / 16
-------------------------------------------------------------------------
Offset:              15.598ns (Levels of Logic = 17)
  Source:            numA<15> (PAD)
  Destination:       mult11/resultParcial2_7 (LATCH)
  Destination Clock: mult11/resultParcial2_cmp_ge0000 falling

  Data Path: numA<15> to mult11/resultParcial2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.587  numA_15_IBUF (numA_15_IBUF)
     MULT18X18SIO:A3->P4   19   3.657   1.228  mult11/Mmult_resultParcial (mult11/Madd_resultParcial2_addsub0000_cy<4>)
     LUT4:I0->O            1   0.648   0.000  mult11/resultParcial2_and000235_SW01 (mult11/resultParcial2_and000235_SW0)
     MUXF5:I0->O           1   0.276   0.423  mult11/resultParcial2_and000235_SW0_f5 (N218)
     LUT4:I3->O            7   0.648   0.740  mult11/resultParcial2_and000235 (mult11/resultParcial2_and0002)
     LUT4:I2->O            1   0.648   0.563  mult11/mux0000_mux0001<3>63 (mult11/mux0000_mux0001<3>)
     LUT4:I0->O            1   0.648   0.500  mult11/mux0000_mux0000<1>2 (mult11/mux0000_mux0000<1>)
     LUT2:I1->O            1   0.643   0.000  mult11/Madd_mux0000_addsub0000_lut<1> (mult11/Madd_mux0000_addsub0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  mult11/Madd_mux0000_addsub0000_cy<1> (mult11/Madd_mux0000_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  mult11/Madd_mux0000_addsub0000_cy<2> (mult11/Madd_mux0000_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  mult11/Madd_mux0000_addsub0000_cy<3> (mult11/Madd_mux0000_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  mult11/Madd_mux0000_addsub0000_cy<4> (mult11/Madd_mux0000_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  mult11/Madd_mux0000_addsub0000_cy<5> (mult11/Madd_mux0000_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.065   0.000  mult11/Madd_mux0000_addsub0000_cy<6> (mult11/Madd_mux0000_addsub0000_cy<6>)
     XORCY:CI->O           3   0.844   0.563  mult11/Madd_mux0000_addsub0000_xor<7> (mult11/mux0000_addsub0000<7>)
     LUT3:I2->O            1   0.648   0.000  mult11/resultParcial2_mux0008<7>_G (N263)
     MUXF5:I1->O           1   0.276   0.000  mult11/resultParcial2_mux0008<7> (mult11/resultParcial2_mux0008<7>)
     LDCPE:D                   0.252          mult11/resultParcial2_7
    ----------------------------------------
    Total                     15.598ns (10.994ns logic, 4.604ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mult16/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 14230 / 16
-------------------------------------------------------------------------
Offset:              15.598ns (Levels of Logic = 17)
  Source:            numA<13> (PAD)
  Destination:       mult16/resultParcial2_7 (LATCH)
  Destination Clock: mult16/resultParcial2_cmp_ge0000 falling

  Data Path: numA<13> to mult16/resultParcial2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.587  numA_13_IBUF (numA_13_IBUF)
     MULT18X18SIO:A1->P4   19   3.657   1.228  mult16/Mmult_resultParcial (mult16/Madd_resultParcial2_addsub0000_cy<4>)
     LUT4:I0->O            1   0.648   0.000  mult16/resultParcial2_and000235_SW01 (mult16/resultParcial2_and000235_SW0)
     MUXF5:I0->O           1   0.276   0.423  mult16/resultParcial2_and000235_SW0_f5 (N216)
     LUT4:I3->O            7   0.648   0.740  mult16/resultParcial2_and000235 (mult16/resultParcial2_and0002)
     LUT4:I2->O            1   0.648   0.563  mult16/mux0000_mux0001<3>63 (mult16/mux0000_mux0001<3>)
     LUT4:I0->O            1   0.648   0.500  mult16/mux0000_mux0000<1>2 (mult16/mux0000_mux0000<1>)
     LUT2:I1->O            1   0.643   0.000  mult16/Madd_mux0000_addsub0000_lut<1> (mult16/Madd_mux0000_addsub0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  mult16/Madd_mux0000_addsub0000_cy<1> (mult16/Madd_mux0000_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  mult16/Madd_mux0000_addsub0000_cy<2> (mult16/Madd_mux0000_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  mult16/Madd_mux0000_addsub0000_cy<3> (mult16/Madd_mux0000_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  mult16/Madd_mux0000_addsub0000_cy<4> (mult16/Madd_mux0000_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  mult16/Madd_mux0000_addsub0000_cy<5> (mult16/Madd_mux0000_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.065   0.000  mult16/Madd_mux0000_addsub0000_cy<6> (mult16/Madd_mux0000_addsub0000_cy<6>)
     XORCY:CI->O           3   0.844   0.563  mult16/Madd_mux0000_addsub0000_xor<7> (mult16/mux0000_addsub0000<7>)
     LUT3:I2->O            1   0.648   0.000  mult16/resultParcial2_mux0008<7>_G (N261)
     MUXF5:I1->O           1   0.276   0.000  mult16/resultParcial2_mux0008<7> (mult16/resultParcial2_mux0008<7>)
     LDCPE:D                   0.252          mult16/resultParcial2_7
    ----------------------------------------
    Total                     15.598ns (10.994ns logic, 4.604ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mult16/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 44 / 8
-------------------------------------------------------------------------
Offset:              9.674ns (Levels of Logic = 6)
  Source:            mult16/resultParcial2_0 (LATCH)
  Destination:       result<15> (PAD)
  Source Clock:      mult16/resultParcial2_cmp_ge0000 falling

  Data Path: mult16/resultParcial2_0 to result<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            1   0.728   0.500  mult16/resultParcial2_0 (mult16/resultParcial2_0)
     LUT2:I1->O            1   0.643   0.000  SomaResultsParciais12/Madd_resultParcial_lut<0> (SomaResultsParciais12/Madd_resultParcial_lut<0>)
     MUXCY:S->O            1   0.632   0.000  SomaResultsParciais12/Madd_resultParcial_cy<0> (SomaResultsParciais12/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais12/Madd_resultParcial_cy<1> (SomaResultsParciais12/Madd_resultParcial_cy<1>)
     XORCY:CI->O           3   0.844   0.674  SomaResultsParciais12/Madd_resultParcial_xor<2> (SomaResultsParciais12/resultParcial<2>)
     LUT4:I0->O            1   0.648   0.420  SomaResultsParciais12/resultParcial2<3>1 (result_15_OBUF)
     OBUF:I->O                 4.520          result_15_OBUF (result<15>)
    ----------------------------------------
    Total                      9.674ns (8.080ns logic, 1.594ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mult9/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 623 / 12
-------------------------------------------------------------------------
Offset:              14.888ns (Levels of Logic = 12)
  Source:            mult9/resultParcial2_4 (LATCH)
  Destination:       result<15> (PAD)
  Source Clock:      mult9/resultParcial2_cmp_ge0000 falling

  Data Path: mult9/resultParcial2_4 to result<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            3   0.728   0.611  mult9/resultParcial2_4 (mult9/resultParcial2_4)
     LUT4:I1->O            4   0.643   0.619  SomaResultsParciais10/Madd_resultParcial_cy<1>11 (SomaResultsParciais10/Madd_resultParcial_cy<1>)
     LUT3:I2->O            3   0.648   0.563  SomaResultsParciais10/Madd_resultParcial_cy<2>11 (SomaResultsParciais10/Madd_resultParcial_cy<2>)
     LUT4:I2->O            1   0.648   0.420  SomaResultsParciais10/resultParcial2<4>1 (carryOut1Linha4)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais11/Madd_resultParcial_cy<0> (SomaResultsParciais11/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais11/Madd_resultParcial_cy<1> (SomaResultsParciais11/Madd_resultParcial_cy<1>)
     XORCY:CI->O           4   0.844   0.730  SomaResultsParciais11/Madd_resultParcial_xor<2> (SomaResultsParciais11/resultParcial<2>)
     LUT4:I0->O            1   0.648   0.420  SomaResultsParciais11/resultParcial2<4>1 (carryOut2Linha4)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais12/Madd_resultParcial_cy<0> (SomaResultsParciais12/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais12/Madd_resultParcial_cy<1> (SomaResultsParciais12/Madd_resultParcial_cy<1>)
     XORCY:CI->O           3   0.844   0.674  SomaResultsParciais12/Madd_resultParcial_xor<2> (SomaResultsParciais12/resultParcial<2>)
     LUT4:I0->O            1   0.648   0.420  SomaResultsParciais12/resultParcial2<3>1 (result_15_OBUF)
     OBUF:I->O                 4.520          result_15_OBUF (result<15>)
    ----------------------------------------
    Total                     14.888ns (10.431ns logic, 4.457ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mult10/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 996 / 16
-------------------------------------------------------------------------
Offset:              14.845ns (Levels of Logic = 12)
  Source:            mult10/resultParcial2_0 (LATCH)
  Destination:       result<15> (PAD)
  Source Clock:      mult10/resultParcial2_cmp_ge0000 falling

  Data Path: mult10/resultParcial2_0 to result<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            3   0.728   0.563  mult10/resultParcial2_0 (mult10/resultParcial2_0)
     LUT4:I2->O            4   0.648   0.619  SomaResultsParciais10/Madd_resultParcial_cy<1>11 (SomaResultsParciais10/Madd_resultParcial_cy<1>)
     LUT3:I2->O            3   0.648   0.563  SomaResultsParciais10/Madd_resultParcial_cy<2>11 (SomaResultsParciais10/Madd_resultParcial_cy<2>)
     LUT4:I2->O            1   0.648   0.420  SomaResultsParciais10/resultParcial2<4>1 (carryOut1Linha4)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais11/Madd_resultParcial_cy<0> (SomaResultsParciais11/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais11/Madd_resultParcial_cy<1> (SomaResultsParciais11/Madd_resultParcial_cy<1>)
     XORCY:CI->O           4   0.844   0.730  SomaResultsParciais11/Madd_resultParcial_xor<2> (SomaResultsParciais11/resultParcial<2>)
     LUT4:I0->O            1   0.648   0.420  SomaResultsParciais11/resultParcial2<4>1 (carryOut2Linha4)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais12/Madd_resultParcial_cy<0> (SomaResultsParciais12/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais12/Madd_resultParcial_cy<1> (SomaResultsParciais12/Madd_resultParcial_cy<1>)
     XORCY:CI->O           3   0.844   0.674  SomaResultsParciais12/Madd_resultParcial_xor<2> (SomaResultsParciais12/resultParcial<2>)
     LUT4:I0->O            1   0.648   0.420  SomaResultsParciais12/resultParcial2<3>1 (result_15_OBUF)
     OBUF:I->O                 4.520          result_15_OBUF (result<15>)
    ----------------------------------------
    Total                     14.845ns (10.436ns logic, 4.409ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mult11/resultParcial2_cmp_ge0000'
  Total number of paths / destination ports: 279 / 8
-------------------------------------------------------------------------
Offset:              12.446ns (Levels of Logic = 10)
  Source:            mult11/resultParcial2_0 (LATCH)
  Destination:       result<15> (PAD)
  Source Clock:      mult11/resultParcial2_cmp_ge0000 falling

  Data Path: mult11/resultParcial2_0 to result<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q            1   0.728   0.500  mult11/resultParcial2_0 (mult11/resultParcial2_0)
     LUT2:I1->O            1   0.643   0.000  SomaResultsParciais11/Madd_resultParcial_lut<0> (SomaResultsParciais11/Madd_resultParcial_lut<0>)
     MUXCY:S->O            1   0.632   0.000  SomaResultsParciais11/Madd_resultParcial_cy<0> (SomaResultsParciais11/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais11/Madd_resultParcial_cy<1> (SomaResultsParciais11/Madd_resultParcial_cy<1>)
     XORCY:CI->O           4   0.844   0.730  SomaResultsParciais11/Madd_resultParcial_xor<2> (SomaResultsParciais11/resultParcial<2>)
     LUT4:I0->O            1   0.648   0.420  SomaResultsParciais11/resultParcial2<4>1 (carryOut2Linha4)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais12/Madd_resultParcial_cy<0> (SomaResultsParciais12/Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  SomaResultsParciais12/Madd_resultParcial_cy<1> (SomaResultsParciais12/Madd_resultParcial_cy<1>)
     XORCY:CI->O           3   0.844   0.674  SomaResultsParciais12/Madd_resultParcial_xor<2> (SomaResultsParciais12/resultParcial<2>)
     LUT4:I0->O            1   0.648   0.420  SomaResultsParciais12/resultParcial2<3>1 (result_15_OBUF)
     OBUF:I->O                 4.520          result_15_OBUF (result<15>)
    ----------------------------------------
    Total                     12.446ns (9.702ns logic, 2.744ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.32 secs
 
--> 


Total memory usage is 519888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  134 (   0 filtered)
Number of infos    :    2 (   0 filtered)

