$date
	Sun Oct 23 00:54:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#619143
b1011 !
1"
#619146
b1011 &
b1011 %
1$
#619147
0"
#619150
b100010 &
b100010 %
#619154
b10001 &
b10001 %
#619158
b110100 &
b110100 %
#619162
b11010 &
b11010 %
#619166
b1101 &
b1101 %
#619170
b101000 &
b101000 %
#619174
b10100 &
b10100 %
#619178
b1010 &
b1010 %
#619182
b101 &
b101 %
#619186
b10000 &
b10000 %
#619190
b1000 &
b1000 %
#619194
b100 &
b100 %
#619198
b10 &
b10 %
#619202
b1 &
b1 %
1#
#619206
b0 &
0#
b0 %
0$
#1580292
b10001 !
1"
#1580294
b10001 &
b10001 %
1$
#1580295
0"
#1580298
b110100 &
b110100 %
#1580302
b11010 &
b11010 %
#1580306
b1101 &
b1101 %
#1580310
b101000 &
b101000 %
#1580314
b10100 &
b10100 %
#1580318
b1010 &
b1010 %
#1580322
b101 &
b101 %
#1580326
b10000 &
b10000 %
#1580330
b1000 &
b1000 %
#1580334
b100 &
b100 %
#1580338
b10 &
b10 %
#1580342
b1 &
1#
b1 %
#1580346
b0 &
b0 %
0#
0$
#2612752
b101 !
1"
#2612754
b101 &
b101 %
1$
#2612755
0"
#2612758
b10000 &
b10000 %
#2612762
b1000 &
b1000 %
#2612766
b100 &
b100 %
#2612770
b10 &
b10 %
#2612774
b1 &
1#
b1 %
#2612778
b0 &
b0 %
0#
0$
#4500012
