# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 2000 3.2e-05 1024 0.2 2260 864256 76.6874 40.4939 2335.98 1256.05 3709.41 3709.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 2000 3.2e-05 1024 0.2 2260 864000 76.5552 40.5146 2783.89 1254.21 4155.37 4155.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 2000 3.2e-05 1024 0.2 2260 865280 76.5207 40.5606 2909.56 1257.65 4284.5 4284.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 2000 3.2e-05 1024 0.2 2260 866304 76.4604 40.5113 2713.22 1256.58 4086.99 4087.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 2000 3.2e-05 1024 0.2 2260 864000 76.4098 40.4785 2743.83 1265.46 4126.38 4126.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 2000 3.2e-05 1024 0.2 2260 863744 76.4474 40.4888 2816.52 1254.7 4188.36 4188.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 2000 3.2e-05 1024 0.2 2260 864000 76.8069 40.592 2829.62 1258.66 4205.9 4206.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 2000 3.2e-05 1024 0.2 2260 860160 76.5148 40.3772 2727.13 1253.21 4097.45 4097.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 2000 3.2e-05 1024 0.2 2260 860160 76.5422 40.6512 2746.98 1253.26 4117.64 4117.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 2000 3.2e-05 1024 0.2 2260 864000 76.2548 40.4508 2964.39 1253.53 4334.83 4334.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 2000 3.2e-05 1024 0.2 2260 860160 76.3612 40.3493 3424.51 1254.01 4795.45 4795.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 2000 3.2e-05 1024 0.2 2265 866304 76.556 40.5175 2391.85 1256.51 3765.64 3765.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 2000 3.2e-05 1024 0.2 2265 866560 76.8514 40.5996 2425.64 1257.53 3800.82 3800.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 2000 3.2e-05 1024 0.2 2265 866304 76.6904 40.613 2409.39 1256.67 3783.56 3783.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 2000 3.2e-05 1024 0.2 2265 867328 76.7987 40.5924 2474.26 1256.89 3848.73 3848.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 2000 3.2e-05 1024 0.2 2265 864256 76.6277 40.4749 2422.29 1256.26 3795.86 3796.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 2000 3.2e-05 1024 0.2 2265 864000 76.5924 40.5197 2853.57 1254.17 4225.06 4225.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 2000 3.2e-05 1024 0.2 2265 865280 76.532 40.5544 2784.5 1257.74 4159.54 4159.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 2000 3.2e-05 1024 0.2 2265 866304 76.1404 40.5156 2973.11 1256.28 4346.25 4346.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 2000 3.2e-05 1024 0.2 2265 864000 76.2573 40.4809 2947.3 1254.08 4318.32 4318.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 2000 3.2e-05 1024 0.2 2265 863744 76.3369 40.4871 2964.96 1255.7 4337.69 4337.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 2000 3.2e-05 1024 0.2 2265 864000 76.724 41.345 2917.48 1257.53 4293.28 4293.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 2000 3.2e-05 1024 0.2 2265 860160 76.4403 40.3705 2780.17 1253.97 4151.16 4151.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 2000 3.2e-05 1024 0.2 2265 860160 76.3469 40.4195 3233.3 1254.16 4604.43 4604.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 2000 3.2e-05 1024 0.2 2265 864000 76.2404 40.7537 3260.12 1253.3 4630.63 4630.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 2000 3.2e-05 1024 0.2 2265 860160 76.3457 40.7903 2953.44 1252.36 4323.14 4323.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 2000 3.2e-05 1024 0.2 2260 866304 76.5013 40.5252 2268.52 1257.6 3643.35 3643.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 2000 3.2e-05 1024 0.2 2260 866560 76.7203 40.6036 2561.15 1256.53 3935.21 3935.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 2000 3.2e-05 1024 0.2 2260 866304 76.5603 40.5668 2379.05 1257.44 3753.83 3753.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 2000 3.2e-05 1024 0.2 2260 865536 76.7773 40.5969 2414.17 1256.88 3788.62 3788.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 2000 3.2e-05 1024 0.2 2260 864256 76.4327 40.481 2336.03 1256.01 3709.15 3709.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 2000 3.2e-05 1024 0.2 2260 864000 76.4118 40.5242 2993.75 1254.17 4365.06 4365.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 2000 3.2e-05 1024 0.2 2260 861696 76.397 40.4869 2074.55 1254.59 3446.23 3446.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 2000 3.2e-05 1024 0.2 2260 865280 76.5415 40.5706 2891.88 1257.48 4266.69 4266.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 2000 3.2e-05 1024 0.2 2260 865280 76.2184 40.8904 2018.38 1256.67 3392.37 3392.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 2000 3.2e-05 1024 0.2 2260 866304 76.2238 40.5012 2715.62 1257.5 4090.06 4090.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 2000 3.2e-05 1024 0.2 2260 860160 76.3482 40.5579 1921.25 1252.77 3291.14 3291.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 2000 3.2e-05 1024 0.2 2260 864000 76.2415 40.4767 2826.64 1254.03 4197.6 4197.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 2000 3.2e-05 1024 0.2 2260 864000 76.1851 40.4554 1987.59 1253.31 3357.74 3357.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 2000 3.2e-05 1024 0.2 2260 863744 76.3333 40.4851 3575.34 1255.6 4947.97 4948.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 2000 3.2e-05 1024 0.2 2260 860160 75.9088 40.278 2335.89 1249.92 3702.2 3702.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 2000 3.2e-05 1024 0.2 2260 864000 76.6596 40.6813 3435.62 1257.67 4810.83 4810.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 2000 3.2e-05 1024 0.2 2260 860160 76.9619 40.5545 2311.36 1257.43 3686.5 3686.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 2000 3.2e-05 1024 0.2 2260 860160 76.3958 40.6532 3311.5 1253.97 4682.72 4682.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 2000 3.2e-05 1024 0.2 2260 860160 76.2931 40.3572 2224.42 1253.57 3594.84 3594.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 2000 3.2e-05 1024 0.2 2260 860160 76.3493 40.3661 2894.78 1253.75 4265.45 4265.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 2000 3.2e-05 1024 0.2 2260 860160 76.3705 40.3735 2041.52 1253.89 3412.36 3412.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 2000 3.2e-05 1024 0.2 2260 864000 76.2174 40.546 3029.25 1253.72 4399.94 4400.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 2000 3.2e-05 1024 0.2 2260 857600 76.7755 40.4417 2168.33 1254.46 3540.2 3540.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 2000 3.2e-05 1024 0.2 2256 866304 76.6021 40.5194 2237.69 1256.67 3611.69 3611.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 2000 3.2e-05 1024 0.2 2256 865280 76.8002 40.6003 2367.5 1256.46 3741.56 3741.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 2000 3.2e-05 1024 0.2 2256 866304 76.5301 40.6031 2335.83 1256.72 3709.89 3710.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 2000 3.2e-05 1024 0.2 2256 866304 76.2342 40.6753 1512.2 1257.52 2886.84 2886.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 2000 3.2e-05 1024 0.2 2256 865536 76.5945 40.5942 2699 1256.89 4073.29 4073.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 2000 3.2e-05 1024 0.2 2256 863744 76.379 40.4835 1705.09 1255.44 3077.6 3077.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 2000 3.2e-05 1024 0.2 2256 864256 76.4557 40.5974 2490.45 1255.45 3863.17 3863.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 2000 3.2e-05 1024 0.2 2256 860160 76.401 40.363 1612.42 1252.9 2982.29 2982.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 2000 3.2e-05 1024 0.2 2256 864000 76.4931 41.3244 2866.49 1267.65 4252.16 4252.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 2000 3.2e-05 1024 0.2 2256 861696 76.4116 40.5134 1999.16 1254.98 3371.26 3371.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 2000 3.2e-05 1024 0.2 2256 865280 76.4577 40.5873 2726.16 1258.56 4101.99 4102.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 2000 3.2e-05 1024 0.2 2256 865280 76.1851 40.5087 1943.3 1257.09 3317.28 3317.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 2000 3.2e-05 1024 0.2 2256 866304 76.1192 40.5145 3464.01 1256.41 4837.26 4837.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 2000 3.2e-05 1024 0.2 2256 860160 76.333 40.3554 2215.77 1254.07 3586.72 3586.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 2000 3.2e-05 1024 0.2 2256 860800 76.648 40.4828 3406.81 1253.86 4777.99 4778.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 2000 3.2e-05 1024 0.2 2256 857600 76.9566 40.4519 2290.18 1254.33 3662.11 3662.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 2000 3.2e-05 1024 0.2 2256 863744 76.2555 40.4889 3340.61 1255.74 4713.29 4713.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 2000 3.2e-05 1024 0.2 2256 860160 75.8884 40.2739 2203.44 1249.86 3569.68 3569.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 2000 3.2e-05 1024 0.2 2256 864000 76.6389 40.6683 3266.37 1256.62 4640.5 4640.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 2000 3.2e-05 1024 0.2 2256 860160 76.9689 40.5793 2091.18 1256.87 3465.81 3465.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 2000 3.2e-05 1024 0.2 2256 860160 76.4032 40.3579 3089.94 1252.23 4459.14 4459.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 2000 3.2e-05 1024 0.2 2256 860160 76.3248 40.3538 2088.63 1253.59 3459.09 3459.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 2000 3.2e-05 1024 0.2 2275 864256 76.5707 40.6958 2561.21 1268.84 3947.52 3947.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 2000 3.2e-05 1024 0.2 2275 864000 76.9632 40.6221 2295.25 1256.49 3669.52 3669.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 2000 3.2e-05 1024 0.2 2275 862720 76.8572 40.5668 1481.37 1256.3 2855.29 2855.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 2000 3.2e-05 1024 0.2 2275 864768 76.6664 40.5668 2448.18 1256.82 3822.44 3822.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 2000 3.2e-05 1024 0.2 2275 863232 76.546 40.9574 1580.54 1257.64 2955.88 2956.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 2000 3.2e-05 1024 0.2 2275 863744 76.8629 40.6138 2605.81 1257.93 3981.42 3981.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 2000 3.2e-05 1024 0.2 2275 860160 76.6752 40.5572 1649.82 1254.4 3021.65 3021.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 2000 3.2e-05 1024 0.2 2275 862208 76.6192 40.4777 2638.26 1256.38 4011.95 4012.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 2000 3.2e-05 1024 0.2 2275 860160 76.4102 40.3598 1697.79 1264.83 3079.57 3079.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 2000 3.2e-05 1024 0.2 2275 861696 76.7506 40.5252 2889.2 1255.41 4262.09 4262.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 2000 3.2e-05 1024 0.2 2275 861696 76.4406 40.4867 2069.13 1255.64 3441.91 3442.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 2000 3.2e-05 1024 0.2 2275 862720 76.6976 40.6084 2808.12 1257.5 4183.13 4183.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 2000 3.2e-05 1024 0.2 2275 860160 76.8685 40.5101 1961.4 1257.91 3336.89 3337.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 2000 3.2e-05 1024 0.2 2275 863232 76.4723 40.5204 3401.71 1257.48 4776.4 4776.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 2000 3.2e-05 1024 0.2 2275 860160 76.3331 40.3558 2272.97 1252.79 3642.65 3642.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 2000 3.2e-05 1024 0.2 2275 860800 76.6672 40.6251 3388.77 1254.16 4760.44 4760.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 2000 3.2e-05 1024 0.2 2275 857600 76.8808 40.4503 2252.63 1254.18 3624.34 3624.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 2000 3.2e-05 1024 0.2 2275 860160 76.6718 40.5078 3304.71 1254.22 4676.3 4676.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 2000 3.2e-05 1024 0.2 2275 852992 76.7317 40.2847 2145.54 1251.07 3513.83 3513.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 2000 3.2e-05 1024 0.2 2275 864000 76.6277 40.5945 3216.98 1257.57 4591.97 4592.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 2000 3.2e-05 1024 0.2 2275 860160 76.983 40.5495 2122.06 1257.46 3497.25 3497.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 2000 3.2e-05 1024 0.2 2275 860160 76.3861 40.3581 3047.24 1254.44 4418.63 4418.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 2000 3.2e-05 1024 0.2 2275 860160 76.3054 40.4313 2150.84 1252.91 3520.7 3520.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 2000 3.2e-05 1024 0.2 2272 866304 76.458 40.5165 2242.2 1258.11 3617.49 3617.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 2000 3.2e-05 1024 0.2 2272 864256 76.4932 40.4721 1441.44 1256.89 2815.5 2815.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 2000 3.2e-05 1024 0.2 2272 865280 76.7713 40.6379 2294.61 1256.53 3668.74 3668.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 2000 3.2e-05 1024 0.2 2272 865280 76.4452 40.5502 1481.1 1256.57 2854.86 2855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 2000 3.2e-05 1024 0.2 2272 866304 76.4585 40.6988 2468.25 1257.6 3843.22 3843.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 2000 3.2e-05 1024 0.2 2272 866304 76.2204 40.5197 1595.42 1256.27 2968.63 2968.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 2000 3.2e-05 1024 0.2 2272 865536 76.6704 40.5983 2444.71 1257.91 3820.11 3820.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 2000 3.2e-05 1024 0.2 2272 863744 76.3503 40.7187 1562.05 1254.53 2933.84 2933.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 2000 3.2e-05 1024 0.2 2272 860160 76.8129 40.6984 1278.17 1255.57 2651.44 2651.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 2000 3.2e-05 1024 0.2 2272 864256 76.4322 40.478 2398.13 1255.32 3770.58 3770.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 2000 3.2e-05 1024 0.2 2272 860160 76.4493 40.362 1541.71 1252.24 2910.97 2911.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 2000 3.2e-05 1024 0.2 2272 860160 76.3432 40.3611 1289.13 1252.34 2658.37 2658.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 2000 3.2e-05 1024 0.2 2272 864000 76.4007 40.6692 3491.1 1256.06 4864.43 4864.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 2000 3.2e-05 1024 0.2 2272 861696 76.4081 40.4903 2224.71 1254.29 3596.1 3596.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 2000 3.2e-05 1024 0.2 2272 857088 76.6978 40.3966 1837.58 1252.53 3207.41 3207.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 2000 3.2e-05 1024 0.2 2272 865280 76.3608 40.5588 3274.21 1256.82 4648.16 4648.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 2000 3.2e-05 1024 0.2 2272 865280 76.1846 40.5019 2182.33 1257.62 3556.83 3556.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 2000 3.2e-05 1024 0.2 2272 860160 76.9565 40.5608 1829.07 1257.68 3204.46 3204.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 2000 3.2e-05 1024 0.2 2272 866304 76.1786 40.517 3128.32 1257.03 4502.26 4502.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 2000 3.2e-05 1024 0.2 2272 860160 76.3337 40.362 2013.45 1252.57 3382.92 3383.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 2000 3.2e-05 1024 0.2 2272 857088 76.0195 40.2855 1741.71 1248.64 3106.85 3106.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 2000 3.2e-05 1024 0.2 2272 860800 76.6408 40.5541 3043.9 1253.73 4415.03 4415.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 2000 3.2e-05 1024 0.2 2272 857600 76.96 40.5315 2111.21 1254.36 3483.27 3483.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 2000 3.2e-05 1024 0.2 2272 854400 76.8828 40.3669 1760.15 1250.59 3128.19 3128.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 2000 3.2e-05 1024 0.2 2272 863744 76.3016 40.5361 2982.96 1254.87 4354.89 4355.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 2000 3.2e-05 1024 0.2 2272 860160 75.8925 40.3085 2068.1 1251.04 3435.54 3435.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 2000 3.2e-05 1024 0.2 2272 860160 76.6771 40.749 1704.59 1256.58 3078.79 3078.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 2000 3.2e-05 1024 0.2 2272 864000 76.6671 40.5955 2895.01 1257.91 4270.38 4270.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 2000 3.2e-05 1024 0.2 2272 860160 76.9996 40.7388 2078.54 1258.32 3454.82 3454.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 2000 3.2e-05 1024 0.2 2272 852480 77.2557 40.4111 1709.28 1253.97 3081.12 3081.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 2000 3.2e-05 1024 0.2 2272 860160 76.4083 40.3603 2928.38 1253.39 4298.75 4298.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 2000 3.2e-05 1024 0.2 2272 860160 76.3515 40.3498 1992.96 1252.87 3362.73 3362.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 2000 3.2e-05 1024 0.2 2272 860160 76.3705 40.3674 1785.03 1252.69 3154.67 3154.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 2000 3.2e-05 1024 0.2 2280 864256 76.4977 40.5012 2288.02 1256.64 3661.86 3662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 2000 3.2e-05 1024 0.2 2280 862208 76.5835 40.4741 1470.58 1255.33 2843.24 2843.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 2000 3.2e-05 1024 0.2 2280 864000 76.7641 40.5976 2561.35 1257.72 3936.64 3936.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 2000 3.2e-05 1024 0.2 2280 862720 76.6605 40.5648 1656.02 1269.66 3043.12 3043.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 2000 3.2e-05 1024 0.2 2280 864000 76.6167 40.5918 1357.29 1256.62 2731.32 2731.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 2000 3.2e-05 1024 0.2 2280 863232 76.7052 40.5608 2400.5 1256.51 3774.47 3774.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 2000 3.2e-05 1024 0.2 2280 863232 76.4697 40.5091 1563.45 1257.49 2938.12 2938.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 2000 3.2e-05 1024 0.2 2280 861696 76.4176 40.4811 1293.43 1255.94 2666.47 2666.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 2000 3.2e-05 1024 0.2 2280 863744 76.783 40.5955 3464.02 1258.25 4839.86 4840
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 2000 3.2e-05 1024 0.2 2280 860160 76.6111 40.4832 2150.13 1255.83 3523.25 3523.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 2000 3.2e-05 1024 0.2 2280 860160 76.7616 40.5227 1753.47 1256.2 3127.16 3127.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 2000 3.2e-05 1024 0.2 2280 862208 76.4421 40.6548 3164.08 1256.17 4537.55 4537.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 2000 3.2e-05 1024 0.2 2280 860160 76.3636 40.3675 1933.26 1253.46 3303.66 3303.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 2000 3.2e-05 1024 0.2 2280 860160 76.3548 40.3624 1592.42 1252.58 2961.92 2962.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 2000 3.2e-05 1024 0.2 2280 861696 76.606 40.5201 3283.25 1255.36 4655.96 4656.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 2000 3.2e-05 1024 0.2 2280 861696 76.4011 40.4837 2117.39 1254.96 3489.44 3489.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 2000 3.2e-05 1024 0.2 2280 857088 76.6835 40.3978 1852.09 1251.61 3220.97 3221.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 2000 3.2e-05 1024 0.2 2280 857088 76.0494 40.248 1667.03 1248.53 3032.06 3032.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 2000 3.2e-05 1024 0.2 2280 862720 76.7078 40.561 3056.04 1258.25 4431.76 4431.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 2000 3.2e-05 1024 0.2 2280 860160 76.8508 40.5236 2073 1257.11 3447.69 3447.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 2000 3.2e-05 1024 0.2 2280 860160 77.0055 40.5485 1744.81 1257.61 3120.19 3120.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 2000 3.2e-05 1024 0.2 2280 849920 77.1851 40.2806 1665.46 1250.03 3033.16 3033.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 2000 3.2e-05 1024 0.2 2280 863232 76.4534 40.5144 2845.62 1257.54 4220.33 4220.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 2000 3.2e-05 1024 0.2 2280 860160 76.3335 40.3563 2039.48 1252.42 3408.79 3408.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 2000 3.2e-05 1024 0.2 2280 857088 75.9899 40.2447 1684.55 1248.8 3049.79 3049.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 2000 3.2e-05 1024 0.2 2280 860160 76.3917 40.364 1583.19 1253.76 2953.92 2954.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 2000 3.2e-05 1024 0.2 2280 860800 76.6427 40.4778 2992.39 1253.17 4362.89 4363.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 2000 3.2e-05 1024 0.2 2280 857600 76.981 40.4541 2024.83 1253.08 3395.54 3395.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 2000 3.2e-05 1024 0.2 2280 854400 76.8544 40.3743 1746.53 1249.14 3113.12 3113.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 2000 3.2e-05 1024 0.2 2280 857600 76.7594 40.4378 1614.13 1253.57 2985.09 2985.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 2000 3.2e-05 1024 0.2 2256 864256 76.4793 40.5197 2406.77 1256.21 3780.18 3780.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 2000 3.2e-05 1024 0.2 2256 862208 76.4683 40.4767 1558.31 1256.22 2931.68 2931.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 2000 3.2e-05 1024 0.2 2256 863232 76.4246 40.5217 1290.28 1257.75 2665.19 2665.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 2000 3.2e-05 1024 0.2 2256 864000 76.79 40.7286 2363.63 1257.65 3739.01 3739.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 2000 3.2e-05 1024 0.2 2256 862720 76.6642 40.5542 1537.08 1258.18 2912.67 2912.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 2000 3.2e-05 1024 0.2 2256 864000 76.6464 40.628 1272.46 1256.62 2646.55 2646.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 2000 3.2e-05 1024 0.2 2256 864768 76.3458 40.5583 3326.1 1257.73 4700.94 4701.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 2000 3.2e-05 1024 0.2 2256 863232 76.4041 40.511 2069.95 1257.5 3444.57 3444.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 2000 3.2e-05 1024 0.2 2256 861696 76.4017 40.487 1676.67 1254.54 3048.29 3048.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 2000 3.2e-05 1024 0.2 2256 860160 76.3492 40.3722 1413.9 1253.54 2784.36 2784.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 2000 3.2e-05 1024 0.2 2256 863744 76.6838 40.6139 3075.95 1257.76 4451.22 4451.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 2000 3.2e-05 1024 0.2 2256 860160 76.6427 40.7407 1929.24 1254.59 3301.43 3301.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 2000 3.2e-05 1024 0.2 2256 860160 76.7514 40.5354 1579.71 1255.85 2953.04 2953.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 2000 3.2e-05 1024 0.2 2256 852992 76.7435 40.2927 1413.44 1250.77 2781.45 2781.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 2000 3.2e-05 1024 0.2 2256 862208 76.4759 40.4743 2913.32 1256.16 4286.63 4286.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 2000 3.2e-05 1024 0.2 2256 860160 76.3552 40.5012 1849.97 1252.84 3219.87 3220.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 2000 3.2e-05 1024 0.2 2256 860160 76.3824 40.3665 1512.47 1254.76 2884.18 2884.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 2000 3.2e-05 1024 0.2 2256 860160 76.3539 40.3599 1327.04 1253.76 2697.71 2697.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 2000 3.2e-05 1024 0.2 2256 861696 76.6337 40.6728 2863.13 1254.63 4235.28 4235.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 2000 3.2e-05 1024 0.2 2256 861696 76.401 40.4937 1996.01 1255.67 3368.77 3368.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 2000 3.2e-05 1024 0.2 2256 857088 76.7162 40.4372 1692.8 1252.78 3062.93 3063.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 2000 3.2e-05 1024 0.2 2256 857088 75.9886 40.2534 1686.9 1248.6 3051.95 3052.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 2000 3.2e-05 1024 0.2 2256 862720 76.6741 40.5534 2804.91 1256.61 4178.96 4179.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 2000 3.2e-05 1024 0.2 2256 860160 76.812 40.5101 2026.51 1257.74 3401.79 3401.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 2000 3.2e-05 1024 0.2 2256 860160 77.0098 40.5668 1685.79 1269.11 3072.68 3072.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 2000 3.2e-05 1024 0.2 2256 849920 77.1901 40.2862 1548.57 1251.85 2918.09 2918.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 2000 3.2e-05 1024 0.2 2300 862208 76.7921 40.5176 2566.64 1256.56 3940.71 3940.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 2000 3.2e-05 1024 0.2 2300 860160 76.8166 40.6487 1657.66 1257.23 3032.56 3032.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 2000 3.2e-05 1024 0.2 2300 860160 76.8609 40.5217 1362.69 1256.64 2736.92 2737.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 2000 3.2e-05 1024 0.2 2300 861440 77.2372 41.062 2430.01 1257.76 3806.26 3806.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 2000 3.2e-05 1024 0.2 2300 860160 77.0642 40.6262 1556.06 1256.58 2930.54 2930.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 2000 3.2e-05 1024 0.2 2300 860160 77.1817 40.5951 1305.36 1256.75 2680.08 2680.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 2000 3.2e-05 1024 0.2 2300 860160 76.8868 40.5277 1119.66 1256.89 2494.15 2494.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 2000 3.2e-05 1024 0.2 2300 861696 76.8639 40.5624 3339.94 1257.86 4715.43 4715.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 2000 3.2e-05 1024 0.2 2300 860160 76.8212 40.5192 2055.83 1268.66 3442.02 3442.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 2000 3.2e-05 1024 0.2 2300 857088 77.4067 40.489 1674.65 1255.51 3048.25 3048.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 2000 3.2e-05 1024 0.2 2300 854016 77.1239 40.3681 1424.67 1253.2 2795.57 2795.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 2000 3.2e-05 1024 0.2 2300 861952 77.0518 40.5985 3084.85 1256.62 4459.33 4459.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 2000 3.2e-05 1024 0.2 2300 860160 76.6238 40.4849 1943.27 1256.17 3316.76 3316.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 2000 3.2e-05 1024 0.2 2300 860160 76.785 40.519 1594.3 1256.99 2968.79 2968.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 2000 3.2e-05 1024 0.2 2300 852992 76.7652 41.0932 1422.04 1250.83 2790.92 2791.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 2000 3.2e-05 1024 0.2 2300 860160 76.795 40.4767 2979.7 1255.34 4352.51 4352.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 2000 3.2e-05 1024 0.2 2300 856064 76.8107 40.3599 1901.89 1252.54 3271.8 3271.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 2000 3.2e-05 1024 0.2 2300 854016 77.1211 40.3645 1592.78 1252.55 2963.01 2963.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 2000 3.2e-05 1024 0.2 2300 851968 77.2689 40.3436 1379.52 1254.03 2751.36 2751.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 2000 3.2e-05 1024 0.2 2300 859392 76.9551 40.5222 3047.66 1254.68 4420.03 4420.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 2000 3.2e-05 1024 0.2 2300 857088 77.0453 40.5115 2168.62 1254.59 3540.97 3541.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 2000 3.2e-05 1024 0.2 2300 857088 76.7332 40.4052 1805.68 1263.92 3186.94 3187.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 2000 3.2e-05 1024 0.2 2300 847872 77.1043 40.2555 1681.52 1248.38 3047.45 3047.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 2000 3.2e-05 1024 0.2 2300 852480 77.306 40.4067 1557.73 1252.92 2928.57 2928.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 2000 3.2e-05 1024 0.2 2300 860160 77.0316 40.5604 2994.3 1258.22 4370.32 4370.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 2000 3.2e-05 1024 0.2 2300 860160 76.8573 41.4564 2047.19 1257.88 3423.58 3423.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 2000 3.2e-05 1024 0.2 2300 860160 77.0013 40.5524 1738.46 1256.89 3113.11 3113.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 2000 3.2e-05 1024 0.2 2300 849920 77.1977 40.4083 1593.91 1263.14 2974.86 2975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 2000 3.2e-05 1024 0.2 2300 857600 76.7871 40.4398 1539.87 1253.63 2910.92 2911.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 2000 3.2e-05 1024 0.2 2280 861184 76.9427 40.5061 2386.67 1257.38 3761.71 3761.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 2000 3.2e-05 1024 0.2 2280 860160 76.7784 40.9215 1552.94 1255.19 2926.03 2926.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 2000 3.2e-05 1024 0.2 2280 860160 76.8407 40.5042 1273.86 1256.32 2647.72 2647.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 2000 3.2e-05 1024 0.2 2280 856064 76.8673 40.7859 1092.19 1252.52 2462.56 2462.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 2000 3.2e-05 1024 0.2 2280 861440 77.0862 40.6097 3317.52 1256.51 4691.93 4692.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 2000 3.2e-05 1024 0.2 2280 860160 76.9429 40.6263 2042.87 1257.18 3417.81 3417.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 2000 3.2e-05 1024 0.2 2280 860160 77.1399 40.593 1670.89 1258.53 3047.35 3047.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 2000 3.2e-05 1024 0.2 2280 860160 76.8299 40.5443 1418.37 1259.1 2795.04 2795.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 2000 3.2e-05 1024 0.2 2280 861696 76.899 40.5565 3056.62 1257.72 4432 4432.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 2000 3.2e-05 1024 0.2 2280 860160 76.8438 40.5135 1910.92 1258.67 3287.15 3287.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 2000 3.2e-05 1024 0.2 2280 857088 77.045 40.4989 1554.85 1256.68 2929.26 2929.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 2000 3.2e-05 1024 0.2 2280 854016 77.1232 40.3516 1392 1253.13 2762.79 2762.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 2000 3.2e-05 1024 0.2 2280 860160 77.0135 40.5545 1222.23 1257.71 2597.72 2597.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 2000 3.2e-05 1024 0.2 2280 861952 77.0029 40.5955 2894.17 1256.95 4268.92 4269.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 2000 3.2e-05 1024 0.2 2280 860160 76.6362 42.2618 1828.36 1255.67 3203.13 3203.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 2000 3.2e-05 1024 0.2 2280 860160 76.7934 40.6262 1540.49 1254.62 2912.74 2912.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 2000 3.2e-05 1024 0.2 2280 852992 76.7557 40.6504 1345.62 1249.87 2713.1 2713.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 2000 3.2e-05 1024 0.2 2280 851200 77.3048 40.359 1190.71 1250.97 2559.54 2559.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 2000 3.2e-05 1024 0.2 2280 860160 76.8276 40.5098 2697.29 1256.09 4070.92 4071.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 2000 3.2e-05 1024 0.2 2280 856064 76.7912 40.3625 1766.04 1252.31 3135.71 3135.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 2000 3.2e-05 1024 0.2 2280 854016 77.1377 40.3948 1462.95 1253.65 2834.34 2834.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 2000 3.2e-05 1024 0.2 2280 851968 77.3322 40.3476 1320.03 1253.43 2691.33 2691.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 2000 3.2e-05 1024 0.2 2280 849920 77.2261 40.4292 1211.44 1249.98 2579.27 2579.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 2000 3.2e-05 1024 0.2 2304 864256 76.52 40.7545 2371.34 1257.44 3746.27 3746.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 2000 3.2e-05 1024 0.2 2304 862208 76.4525 40.4904 1516.94 1255 2889.08 2889.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 2000 3.2e-05 1024 0.2 2304 863232 76.3821 40.5135 1260.15 1257.5 2634.75 2634.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 2000 3.2e-05 1024 0.2 2304 860160 76.3954 40.8908 1082.6 1254.09 2454.17 2454.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 2000 3.2e-05 1024 0.2 2304 864000 76.6308 40.596 3199.23 1256.39 4573.05 4573.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 2000 3.2e-05 1024 0.2 2304 862720 76.5951 40.5476 1956.43 1257.19 3330.95 3331.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 2000 3.2e-05 1024 0.2 2304 864000 76.6174 40.5921 1610.36 1256.91 2984.68 2984.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 2000 3.2e-05 1024 0.2 2304 860160 76.8399 40.5296 1379.21 1257.72 2754.51 2754.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 2000 3.2e-05 1024 0.2 2304 857600 76.9283 40.4505 1256.87 1253.49 2627.94 2628.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 2000 3.2e-05 1024 0.2 2304 863232 76.5966 40.5578 2974.46 1256.47 4348.3 4348.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 2000 3.2e-05 1024 0.2 2304 863232 76.3908 40.5196 1863.29 1257.77 3238.17 3238.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 2000 3.2e-05 1024 0.2 2304 861696 76.3998 40.486 1513.26 1254.78 2885.12 2885.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 2000 3.2e-05 1024 0.2 2304 860160 76.3016 40.3804 1334.23 1253.7 2704.81 2704.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 2000 3.2e-05 1024 0.2 2304 860160 77.0005 40.5791 1183.43 1258.35 2559.56 2559.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 2000 3.2e-05 1024 0.2 2304 863744 76.7189 40.5923 2766.41 1257.83 4141.77 4141.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 2000 3.2e-05 1024 0.2 2304 860160 76.6364 40.4975 1747.75 1255.44 3120.54 3120.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 2000 3.2e-05 1024 0.2 2304 860160 76.7944 40.5226 1491.48 1255.53 2864.52 2864.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 2000 3.2e-05 1024 0.2 2304 852992 76.7401 41.7511 1293.37 1250.79 2662.86 2663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 2000 3.2e-05 1024 0.2 2304 851200 77.2361 40.3695 1146.6 1249.7 2514.1 2514.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 2000 3.2e-05 1024 0.2 2304 862208 76.4264 40.5627 2680.65 1254.87 4052.72 4052.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 2000 3.2e-05 1024 0.2 2304 860160 76.3513 40.3676 1736.89 1252.69 3106.51 3106.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 2000 3.2e-05 1024 0.2 2304 860160 76.3451 40.3579 1438.95 1252.77 2808.64 2808.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 2000 3.2e-05 1024 0.2 2304 860160 76.3386 40.3497 1301.73 1253.16 2671.78 2671.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 2000 3.2e-05 1024 0.2 2304 849920 77.1693 40.277 1177.84 1249.65 2545.14 2545.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 2000 3.2e-05 1024 0.2 2304 860160 76.3464 40.3652 1109.57 1254.03 2480.5 2480.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 2000 3.2e-05 1024 0.2 2304 864256 76.6487 40.5671 2380.36 1258.13 3755.91 3756.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 2000 3.2e-05 1024 0.2 2304 863232 76.4309 40.5132 2700.93 1256.52 4074.6 4074.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 2000 3.2e-05 1024 0.2 2304 862208 76.4036 40.4705 1742.33 1256.08 3115.5 3115.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 2000 3.2e-05 1024 0.2 2304 863232 76.3877 40.5097 1417.2 1257.68 2791.98 2792.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 2000 3.2e-05 1024 0.2 2304 860160 76.3701 40.4094 1264.54 1253.8 2635.33 2635.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 2000 3.2e-05 1024 0.2 2304 860160 76.837 40.5075 1159.7 1257.82 2535.06 2535.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 2000 3.2e-05 1024 0.2 2304 860160 76.3512 40.36 1071.27 1253.49 2441.66 2441.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 2000 3.2e-05 1024 0.2 2304 852992 76.7724 40.2841 998.107 1251.06 2366.43 2366.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 2000 3.2e-05 1024 0.2 2304 860160 76.3124 40.3548 958.554 1253.77 2329.18 2329.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 2000 3.2e-05 1024 0.2 2280 852992 76.7412 40.2862 901.711 1250.12 2269.05 2269.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 2000 3.2e-05 1024 0.2 2304 852992 76.7264 40.2801 887.754 1251.08 2256.04 2256.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 2000 3.2e-05 1024 0.2 2300 851200 77.2714 40.3595 913.363 1249.94 2281.13 2281.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 2000 3.2e-05 1024 0.2 2256 851200 77.2692 40.3643 885.717 1250.85 2254.4 2254.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 2000 3.2e-05 1024 0.2 2272 860160 76.4084 40.3669 1035.06 1253.09 2405.12 2405.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 2000 3.2e-05 1024 0.2 2272 860160 76.8814 40.5201 1567.46 1256.79 2941.84 2941.98
