# ğŸ® Tic-Tac-Toe Game in Verilog HDL

> A complete **hardware-based Tic-Tac-Toe game engine** implemented using **Verilog HDL**, designed for simulation, synthesis, and real FPGA deployment.

---

## âœ¨ Project Overview
This project implements a **fully functional 2-player Tic-Tac-Toe game** in Verilog. It models real digital hardware concepts such as:
- Clocked sequential logic  
- Combinational win-detection logic  
- Register-based memory (game board)  
- Player state management  

The design is suitable for:
- ğŸ§ª Simulation (ModelSim / Icarus / GTKWave)  
- ğŸ§  RTL learning & digital design practice  
- ğŸ”§ FPGA implementation  
- ğŸ“š Academic projects & labs  

---

## ğŸ§© Features

âœ” Two-player game logic (X vs O)  
âœ” Turn-based control using clock  
âœ” Win detection (rows, columns, diagonals)  
âœ” Game-over detection  
âœ” Reset functionality  
âœ” Synthesizable RTL design  
âœ” Modular architecture  
âœ” Real-hardware ready design  
âœ” Clean testbench for simulation  

---

## ğŸ—ï¸ Architecture

[ User Inputs ]
â”‚
â–¼
[cell_select , place]
â”‚
â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ tic_tac_toe.v â”‚
â”‚ (Game Control Logic) â”‚
â”‚ â”‚
â”‚ - Board Registers â”‚
â”‚ - Player Control â”‚
â”‚ - Win Detection â”‚
â”‚ - Game State Logic â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
â”‚
â–¼
[ Outputs: winner, game_over, current_player ]


---

## ğŸ§  Game Logic Representation

| Cell Value | Meaning |
|------|--------|
| `00` | Empty |
| `01` | Player X |
| `10` | Player O |

---
## ğŸ§ª Simulation

### â–¶ Using Icarus Verilog
```bash
iverilog -o game tb_tic_tac_toe.v tic_tac_toe.v
vvp game
gtkwave dump.vcd

