// Seed: 3618528503
module module_0 (
    input tri id_0,
    input wire id_1,
    output tri id_2,
    input supply1 id_3,
    input wand id_4,
    output wor id_5,
    output wor id_6,
    input supply1 id_7
);
  logic [1 'h0 : -1] id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd53
) (
    input tri id_0,
    input tri _id_1,
    input tri id_2,
    input tri1 id_3
    , id_9,
    output wire id_4,
    input supply1 id_5,
    input supply0 id_6,
    output tri1 id_7
);
  assign id_7 = 1'b0 == -1'b0;
  logic [7:0] id_10 = id_10[id_1];
  assign id_4 = -1'd0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_0,
      id_5,
      id_4,
      id_7,
      id_6
  );
  assign modCall_1.id_7 = 0;
endmodule
