<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MLIR-AIE: runtime_lib/test_lib/memory_allocator.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">MLIR-AIE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e880896f10693a01e6737fc718b5fbbb.html">runtime_lib</a></li><li class="navelem"><a class="el" href="dir_1db2d584021e693e2c84ae0ede3503d3.html">test_lib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">memory_allocator.h</div></div>
</div><!--header-->
<div class="contents">
<a href="memory__allocator_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- memory_allocator.h ---------------------------------------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// This file is licensed under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">// (c) Copyright 2021 Xilinx Inc.</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// (c) Copyright 2023 Advanced Micro Devices, Inc.</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">//</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#ifndef AIE_MEMORY_ALLOCATOR_H</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#define AIE_MEMORY_ALLOCATOR_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="target_8h.html">target.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &lt;stdio.h&gt;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &lt;stdlib.h&gt;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// #if defined(__AIESIM__)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// #include &quot;xioutils.h&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// #include &lt;iostream&gt;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// #endif</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"></span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/// Depending on the model of a particular device, this API supports several</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/// different scenarios for device memory allocation and reference.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/// For instance, on the VCK190 with ARM host programmed through libXAIE,</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/// `mlir_aie_mem_alloc()` might allocate data in device DDR and return a</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">/// cacheable mapping to it. `mlir_aie_sync_mem_cpu()` and</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/// `mlir_aie_sync_mem_dev()` would flush and invalidate caches.</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/// A device address would correspond to a DDR physical address.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/// Alternatively in the AIESIM environment, `mlir_aie_mem_alloc()` allocates</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/// a duplicate buffer in the host memory and in the simulator memory for each</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/// allocation. `mlir_aie_sync_mem_cpu()` and `mlir_aie_sync_mem_dev()` make</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/// an explicit copy between these two buffers and device addresses are modeled</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/// in a simulator-specific way. Other combinations are also possible, largely</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/// representing different tradeoffs between efficiency of host data access vs.</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/// efficiency of accelerator access.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"></span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">// static variable for tracking current DDR physical addr during AIESIM</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="keyword">static</span> uint16_t nextAlignedAddr;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"></span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/// @brief Allocate a buffer in device memory</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/// @param ctx The AIE context</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/// @param handle External memory model handle for tracking the allocation</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/// @param size The number of 32-bit words to allocate</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/// @return A host-side pointer that can write into the allocated buffer</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/// @todo This is at best a quick hack and should be replaced</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"></span><span class="keywordtype">int</span> *<a class="code hl_function" href="memory__allocator_8h.html#afb79e239c96ecebfb550712d74f3b4f4">mlir_aie_mem_alloc</a>(<a class="code hl_struct" href="structaie__libxaie__ctx__t.html">aie_libxaie_ctx_t</a> *ctx, <a class="code hl_struct" href="structext__mem__model__t.html">ext_mem_model_t</a> &amp;handle,</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>                        <span class="keywordtype">int</span> size);</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"></span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/// @brief Synchronize the buffer from the device to the host CPU.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/// This is expected to be called after the device writes data into</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/// device memory, so that the data can be read by the CPU.  In</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/// a non-cache coherent system, this implies invalidating the</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/// processor cache associated with the buffer.</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/// @param handle External memory model handle identifying the buffer to</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/// synchronize</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="memory__allocator_8h.html#aea504051e5c6954fd32736547d6465ad">mlir_aie_sync_mem_cpu</a>(<a class="code hl_struct" href="structext__mem__model__t.html">ext_mem_model_t</a> &amp;handle);</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"></span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/// @brief Synchronize the buffer from the host CPU to the device.</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/// This is expected to be called after the host writes data into</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/// device memory, so that the data can be read by the device.  In</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/// a non-cache coherent system, this implies flushing the</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/// processor cache associated with the buffer.</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">/// @param handle External memory model handle identifying the buffer to</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/// synchronize</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="memory__allocator_8h.html#a77c79273bcfd268082495fe8b6b6a721">mlir_aie_sync_mem_dev</a>(<a class="code hl_struct" href="structext__mem__model__t.html">ext_mem_model_t</a> &amp;handle);</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"></span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/// @brief Return a device address corresponding to the given host address.</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/// @param ctx The AIE context</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">/// @param host_address A host-side pointer returned from mlir_aie_mem_alloc</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/// @return The device physical address corresponding to the host pointer</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"></span>u64 <a class="code hl_function" href="memory__allocator_8h.html#acb8f4f233f06e5d2338991b7878ca9e2">mlir_aie_get_device_address</a>(<a class="code hl_struct" href="structaie__libxaie__ctx__t.html">aie_libxaie_ctx_t</a> *ctx, <span class="keywordtype">void</span> *host_address);</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>} <span class="comment">// extern &quot;C&quot;</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="amemory__allocator_8h_html_a77c79273bcfd268082495fe8b6b6a721"><div class="ttname"><a href="memory__allocator_8h.html#a77c79273bcfd268082495fe8b6b6a721">mlir_aie_sync_mem_dev</a></div><div class="ttdeci">void mlir_aie_sync_mem_dev(ext_mem_model_t &amp;handle)</div><div class="ttdoc">Synchronize the buffer from the host CPU to the device.</div><div class="ttdef"><b>Definition</b> <a href="memory__allocator_8cpp_source.html#l00052">memory_allocator.cpp:52</a></div></div>
<div class="ttc" id="amemory__allocator_8h_html_acb8f4f233f06e5d2338991b7878ca9e2"><div class="ttname"><a href="memory__allocator_8h.html#acb8f4f233f06e5d2338991b7878ca9e2">mlir_aie_get_device_address</a></div><div class="ttdeci">u64 mlir_aie_get_device_address(aie_libxaie_ctx_t *ctx, void *host_address)</div><div class="ttdoc">Return a device address corresponding to the given host address.</div><div class="ttdef"><b>Definition</b> <a href="memory__allocator_8cpp_source.html#l00056">memory_allocator.cpp:56</a></div></div>
<div class="ttc" id="amemory__allocator_8h_html_aea504051e5c6954fd32736547d6465ad"><div class="ttname"><a href="memory__allocator_8h.html#aea504051e5c6954fd32736547d6465ad">mlir_aie_sync_mem_cpu</a></div><div class="ttdeci">void mlir_aie_sync_mem_cpu(ext_mem_model_t &amp;handle)</div><div class="ttdoc">Synchronize the buffer from the device to the host CPU.</div><div class="ttdef"><b>Definition</b> <a href="memory__allocator_8cpp_source.html#l00048">memory_allocator.cpp:48</a></div></div>
<div class="ttc" id="amemory__allocator_8h_html_afb79e239c96ecebfb550712d74f3b4f4"><div class="ttname"><a href="memory__allocator_8h.html#afb79e239c96ecebfb550712d74f3b4f4">mlir_aie_mem_alloc</a></div><div class="ttdeci">int * mlir_aie_mem_alloc(aie_libxaie_ctx_t *ctx, ext_mem_model_t &amp;handle, int size)</div><div class="ttdoc">Allocate a buffer in device memory.</div><div class="ttdef"><b>Definition</b> <a href="memory__allocator_8cpp_source.html#l00022">memory_allocator.cpp:22</a></div></div>
<div class="ttc" id="astructaie__libxaie__ctx__t_html"><div class="ttname"><a href="structaie__libxaie__ctx__t.html">aie_libxaie_ctx_t</a></div><div class="ttdef"><b>Definition</b> <a href="target_8h_source.html#l00031">target.h:31</a></div></div>
<div class="ttc" id="astructext__mem__model__t_html"><div class="ttname"><a href="structext__mem__model__t.html">ext_mem_model_t</a></div><div class="ttdef"><b>Definition</b> <a href="target_8h_source.html#l00023">target.h:23</a></div></div>
<div class="ttc" id="atarget_8h_html"><div class="ttname"><a href="target_8h.html">target.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Nov 12 2025 22:47:28 for MLIR-AIE by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
