#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jul 26 14:13:35 2020
# Process ID: 2520
# Current directory: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17732 C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\Projects\staticXBarMulti\staticXBarMulti.xpr
# Log file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/vivado.log
# Journal file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1208.332 ; gain = 524.469
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Jul 26 14:14:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Jul 26 14:15:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'XBarMulti1multiuse_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj XBarMulti1multiuse_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/ParallelBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParallelBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/dataSplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataSplit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.ip_user_files/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/sim/ps_Wrap_ParallelBuffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps_Wrap_ParallelBuffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.ip_user_files/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/sim/ps_Wrap_dataSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps_Wrap_dataSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.ip_user_files/bd/ps_Wrap/sim/ps_Wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps_Wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/dynamicMulti.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamicMulti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyCompute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyCompute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyXBar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.srcs/sim_1/new/XBarMulti1mutliuse_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBarMulti1multiuse_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim'
"xelab -wto da7c72eeacf04e2dbc0663d74d9f54aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot XBarMulti1multiuse_tb_behav xil_defaultlib.XBarMulti1multiuse_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto da7c72eeacf04e2dbc0663d74d9f54aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot XBarMulti1multiuse_tb_behav xil_defaultlib.XBarMulti1multiuse_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'bufferEN' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'chunkCount' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'bufferEN' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'chunkCount' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:125]
ERROR: [VRFC 10-2922] 'multiplyXBar_default' expects 13 arguments [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.srcs/sim_1/new/XBarMulti1mutliuse_tb.v:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1505.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 2162.680 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 2162.680 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2162.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2300.484 ; gain = 1066.879
report_utilization -name utilization_1
update_module_reference ps_Wrap_ParallelBuffer_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'Rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'Rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:ParallelBuffer:1.0 - ParallelBuffer_0
Adding component instance block -- xilinx.com:module_ref:dataSplit:1.0 - dataSplit_0
Successfully read diagram <ps_Wrap> from BD file <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ps_Wrap.bd>
Upgrading 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ps_Wrap.bd'
INFO: [IP_Flow 19-1972] Upgraded ps_Wrap_ParallelBuffer_0_0 from ParallelBuffer_v1_0 1.0 to ParallelBuffer_v1_0 1.0
Wrote  : <C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\ps_Wrap\ps_Wrap.bd> 
Wrote  : <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ui/bd_b6e6c286.ui> 
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2421.059 ; gain = 62.223
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2421.059 ; gain = 62.223
update_module_reference ps_Wrap_dataSplit_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'Rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'Rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ps_Wrap.bd'
INFO: [IP_Flow 19-1972] Upgraded ps_Wrap_dataSplit_0_0 from dataSplit_v1_0 1.0 to dataSplit_v1_0 1.0
Wrote  : <C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\ps_Wrap\ps_Wrap.bd> 
Wrote  : <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ui/bd_b6e6c286.ui> 
generate_target Simulation [get_files {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ps_Wrap.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block'
WARNING: [Vivado 12-818] No files matched 'Diagrams/ps_Wrap/ps_Wrap.bd'
export_ip_user_files -of_objects [get_files {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ps_Wrap.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block'
WARNING: [Vivado 12-818] No files matched 'Diagrams/ps_Wrap/ps_Wrap.bd'
export_simulation -of_objects [get_files {{C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ps_Wrap.bd}}] -directory C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.ip_user_files -ipstatic_source_dir C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.cache/compile_simlib/modelsim} {questa=C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.cache/compile_simlib/questa} {riviera=C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.cache/compile_simlib/riviera} {activehdl=C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
Wrote  : <C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\ps_Wrap\ps_Wrap.bd> 
Wrote  : <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ui/bd_b6e6c286.ui> 
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/synth/ps_Wrap.v
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/sim/ps_Wrap.v
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/hdl/ps_Wrap_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ParallelBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataSplit_0 .
Exporting to file C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/hw_handoff/ps_Wrap.hwh
Generated Block Design Tcl file C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/hw_handoff/ps_Wrap_bd.tcl
Generated Hardware Definition File C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/synth/ps_Wrap.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'XBarMulti1multiuse_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj XBarMulti1multiuse_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/ParallelBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParallelBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/dataSplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataSplit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.ip_user_files/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/sim/ps_Wrap_ParallelBuffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps_Wrap_ParallelBuffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.ip_user_files/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/sim/ps_Wrap_dataSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps_Wrap_dataSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.ip_user_files/bd/ps_Wrap/sim/ps_Wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps_Wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/dynamicMulti.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamicMulti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyCompute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyCompute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyXBar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.srcs/sim_1/new/XBarMulti1mutliuse_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBarMulti1multiuse_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim'
"xelab -wto da7c72eeacf04e2dbc0663d74d9f54aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot XBarMulti1multiuse_tb_behav xil_defaultlib.XBarMulti1multiuse_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto da7c72eeacf04e2dbc0663d74d9f54aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot XBarMulti1multiuse_tb_behav xil_defaultlib.XBarMulti1multiuse_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'bufferEN' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'chunkCount' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'bufferEN' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'chunkCount' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:125]
ERROR: [VRFC 10-2922] 'multiplyXBar_default' expects 13 arguments [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.srcs/sim_1/new/XBarMulti1mutliuse_tb.v:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2437.062 ; gain = 13.762
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'XBarMulti1multiuse_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj XBarMulti1multiuse_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/ParallelBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParallelBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/dataSplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataSplit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.ip_user_files/bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/sim/ps_Wrap_ParallelBuffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps_Wrap_ParallelBuffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.ip_user_files/bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/sim/ps_Wrap_dataSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps_Wrap_dataSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.ip_user_files/bd/ps_Wrap/sim/ps_Wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps_Wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/dynamicMulti.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamicMulti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/multiplyCompute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyCompute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyXBar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.srcs/sim_1/new/XBarMulti1mutliuse_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBarMulti1multiuse_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim'
"xelab -wto da7c72eeacf04e2dbc0663d74d9f54aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot XBarMulti1multiuse_tb_behav xil_defaultlib.XBarMulti1multiuse_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto da7c72eeacf04e2dbc0663d74d9f54aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot XBarMulti1multiuse_tb_behav xil_defaultlib.XBarMulti1multiuse_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'bufferEN' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'chunkCount' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'bufferEN' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'chunkCount' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:125]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.XBar
Compiling module xil_defaultlib.SingleBuffer
Compiling module xil_defaultlib.ParallelBuffer
Compiling module xil_defaultlib.ps_Wrap_ParallelBuffer_0_0
Compiling module xil_defaultlib.dataSplit
Compiling module xil_defaultlib.ps_Wrap_dataSplit_0_0
Compiling module xil_defaultlib.ps_Wrap
Compiling module xil_defaultlib.multiplyCompute
Compiling module xil_defaultlib.dynamicMulti
Compiling module xil_defaultlib.multiplyXBar_default
Compiling module xil_defaultlib.XBarMulti1multiuse_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot XBarMulti1multiuse_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim/xsim.dir/XBarMulti1multiuse_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim/xsim.dir/XBarMulti1multiuse_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jul 26 14:20:28 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 26 14:20:28 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "XBarMulti1multiuse_tb_behav -key {Behavioral:sim_1:Functional:XBarMulti1multiuse_tb} -tclbatch {XBarMulti1multiuse_tb.tcl} -protoinst "protoinst_files/ps_Wrap.protoinst" -protoinst "protoinst_files/PYNQ_wrap.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ps_Wrap.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/PYNQ_wrap.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/PYNQ_wrap.protoinst for the following reason(s):
There are no instances of module "PYNQ_wrap" in the design.

Time resolution is 1 ps
source XBarMulti1multiuse_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'XBarMulti1multiuse_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2459.926 ; gain = 20.824
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1029] Generation completed for the IP Integrator block ParallelBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataSplit_0 .
[Sun Jul 26 14:21:19 2020] Launched ps_Wrap_ParallelBuffer_0_0_synth_1, ps_Wrap_dataSplit_0_0_synth_1, synth_1...
Run output will be captured here:
ps_Wrap_ParallelBuffer_0_0_synth_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/ps_Wrap_ParallelBuffer_0_0_synth_1/runme.log
ps_Wrap_dataSplit_0_0_synth_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/ps_Wrap_dataSplit_0_0_synth_1/runme.log
synth_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/synth_1/runme.log
[Sun Jul 26 14:21:19 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2473.035 ; gain = 1.129
save_project_as dynamicXBarMulti C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti'
INFO: [IP_Flow 19-5107] Inferred bus interface 'Rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'Rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'Rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'Rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ps_Wrap_ParallelBuffer_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ps_Wrap_ParallelBuffer_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ps_Wrap_dataSplit_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ps_Wrap_dataSplit_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
Wrote  : <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.srcs/sources_1/bd/ps_Wrap/ui/bd_b6e6c286.ui> 
ERROR: [Common 17-49] Internal Data Exception: HDDASrcFileProxy::HDDASrcFileProxy: Given HDDASrcFile isn't associated with a fileset.  File: 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/definitions.h'
.
CRITICAL WARNING: [filemgmt 56-222] HADGDesignGraphMgr::getCurrentGraph: Graph could not be found.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 14:25:34 2020...
