{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673866317350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673866317350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 16 11:51:57 2023 " "Processing started: Mon Jan 16 11:51:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673866317350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866317350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accelerometer_ESN12 -c accelerometer_ESN12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off accelerometer_ESN12 -c accelerometer_ESN12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866317350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673866317694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673866317694 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab3_qsys.qsys " "Elaborating Platform Designer system entity \"lab3_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673866326798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:10 Progress: Loading Kanaan_Lab3/lab3_qsys.qsys " "2023.01.16.11:52:10 Progress: Loading Kanaan_Lab3/lab3_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866330418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:10 Progress: Reading input file " "2023.01.16.11:52:10 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866330778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:10 Progress: Adding clk_0 \[clock_source 18.1\] " "2023.01.16.11:52:10 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866330856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:11 Progress: Parameterizing module clk_0 " "2023.01.16.11:52:11 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866331461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:11 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2023.01.16.11:52:11 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866331461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:11 Progress: Parameterizing module jtag_uart_0 " "2023.01.16.11:52:11 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866331515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:11 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2023.01.16.11:52:11 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866331515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:11 Progress: Parameterizing module nios2_gen2_0 " "2023.01.16.11:52:11 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866331655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:11 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2023.01.16.11:52:11 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866331655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:11 Progress: Parameterizing module onchip_memory2_0 " "2023.01.16.11:52:11 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866331671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:11 Progress: Adding opencores_i2c_0 \[opencores_i2c 9.1\] " "2023.01.16.11:52:11 Progress: Adding opencores_i2c_0 \[opencores_i2c 9.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866331671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:11 Progress: Parameterizing module opencores_i2c_0 " "2023.01.16.11:52:11 Progress: Parameterizing module opencores_i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866331926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:11 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2023.01.16.11:52:11 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866331926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:11 Progress: Parameterizing module pio_0 " "2023.01.16.11:52:11 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866331942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:11 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2023.01.16.11:52:11 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866331942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:11 Progress: Parameterizing module timer_0 " "2023.01.16.11:52:11 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866331973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:11 Progress: Building connections " "2023.01.16.11:52:11 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866331973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:12 Progress: Parameterizing connections " "2023.01.16.11:52:12 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866332004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:12 Progress: Validating " "2023.01.16.11:52:12 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866332020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.16.11:52:12 Progress: Done reading input file " "2023.01.16.11:52:12 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866332410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3_qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab3_qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866332947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3_qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab3_qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866332947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3_qsys: Generating lab3_qsys \"lab3_qsys\" for QUARTUS_SYNTH " "Lab3_qsys: Generating lab3_qsys \"lab3_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866333415 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab3_qsys: \"No matching role found for opencores_i2c_0:export_0:scl_pad_io (scl_pad_io)\" " "Lab3_qsys: \"No matching role found for opencores_i2c_0:export_0:scl_pad_io (scl_pad_io)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866336229 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab3_qsys: \"No matching role found for opencores_i2c_0:export_0:sda_pad_io (sda_pad_io)\" " "Lab3_qsys: \"No matching role found for opencores_i2c_0:export_0:sda_pad_io (sda_pad_io)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866336229 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Lab3_qsys: \"No matching role found for pio_0:external_connection:bidir_port (export)\" " "Lab3_qsys: \"No matching role found for pio_0:external_connection:bidir_port (export)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866336229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'lab3_qsys_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'lab3_qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866336499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab3_qsys_jtag_uart_0 --dir=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0002_jtag_uart_0_gen//lab3_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab3_qsys_jtag_uart_0 --dir=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0002_jtag_uart_0_gen//lab3_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866336499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'lab3_qsys_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'lab3_qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866338327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"lab3_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"lab3_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866338327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"lab3_qsys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"lab3_qsys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866338611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'lab3_qsys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'lab3_qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866338611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab3_qsys_onchip_memory2_0 --dir=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0003_onchip_memory2_0_gen//lab3_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab3_qsys_onchip_memory2_0 --dir=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0003_onchip_memory2_0_gen//lab3_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866338611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'lab3_qsys_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'lab3_qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866339769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"lab3_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"lab3_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866339771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Opencores_i2c_0: \"lab3_qsys\" instantiated opencores_i2c \"opencores_i2c_0\" " "Opencores_i2c_0: \"lab3_qsys\" instantiated opencores_i2c \"opencores_i2c_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866339778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'lab3_qsys_pio_0' " "Pio_0: Starting RTL generation for module 'lab3_qsys_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866339782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_qsys_pio_0 --dir=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0005_pio_0_gen//lab3_qsys_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_qsys_pio_0 --dir=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0005_pio_0_gen//lab3_qsys_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866339782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'lab3_qsys_pio_0' " "Pio_0: Done RTL generation for module 'lab3_qsys_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866340874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"lab3_qsys\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"lab3_qsys\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866340876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'lab3_qsys_timer_0' " "Timer_0: Starting RTL generation for module 'lab3_qsys_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866340879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab3_qsys_timer_0 --dir=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0006_timer_0_gen//lab3_qsys_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab3_qsys_timer_0 --dir=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0006_timer_0_gen//lab3_qsys_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866340879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'lab3_qsys_timer_0' " "Timer_0: Done RTL generation for module 'lab3_qsys_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866341986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"lab3_qsys\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"lab3_qsys\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866342001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866343780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866343952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866344098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866344254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866344411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866344572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab3_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab3_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866345664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab3_qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab3_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866345680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab3_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab3_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866345680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab3_qsys_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'lab3_qsys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866345696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab3_qsys_nios2_gen2_0_cpu --dir=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0009_cpu_gen//lab3_qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab3_qsys_nios2_gen2_0_cpu --dir=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/frkanaan/AppData/Local/Temp/alt9373_7241243471778702852.dir/0009_cpu_gen//lab3_qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866345696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.16 11:52:26 (*) Starting Nios II generation " "Cpu: # 2023.01.16 11:52:26 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.16 11:52:26 (*)   Checking for plaintext license. " "Cpu: # 2023.01.16 11:52:26 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.16 11:52:27 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/ " "Cpu: # 2023.01.16 11:52:27 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.16 11:52:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.01.16 11:52:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.16 11:52:27 (*)   Plaintext license not found. " "Cpu: # 2023.01.16 11:52:27 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.16 11:52:27 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2023.01.16 11:52:27 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.16 11:52:27 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.01.16 11:52:27 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.16 11:52:27 (*)   Creating all objects for CPU " "Cpu: # 2023.01.16 11:52:27 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.16 11:52:28 (*)   Generating RTL from CPU objects " "Cpu: # 2023.01.16 11:52:28 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.16 11:52:28 (*)   Creating plain-text RTL " "Cpu: # 2023.01.16 11:52:28 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.16 11:52:28 (*) Done Nios II generation " "Cpu: # 2023.01.16 11:52:28 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab3_qsys_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'lab3_qsys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866348961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866349222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866349237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab3_qsys: Done \"lab3_qsys\" with 24 modules, 41 files " "Lab3_qsys: Done \"lab3_qsys\" with 24 modules, 41 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866349237 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab3_qsys.qsys " "Finished elaborating Platform Designer system entity \"lab3_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673866350648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/adxl345.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hardware/adxl345.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADXL345-RTL " "Found design unit 1: ADXL345-RTL" {  } { { "hardware/ADXL345.vhd" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/hardware/ADXL345.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351039 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADXL345 " "Found entity 1: ADXL345" {  } { { "hardware/ADXL345.vhd" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/hardware/ADXL345.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/lab3_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/lab3_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys " "Found entity 1: lab3_qsys" {  } { { "db/ip/lab3_qsys/lab3_qsys.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/lab3_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab3_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab3_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351039 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab3_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab3_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab3_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab3_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab3_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab3_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab3_qsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab3_qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351055 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state db/ip/lab3_qsys/submodules/i2c_master_bit_ctrl.v(181) " "Unrecognized synthesis attribute \"enum_state\" at db/ip/lab3_qsys/submodules/i2c_master_bit_ctrl.v(181)" {  } { { "db/ip/lab3_qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/i2c_master_bit_ctrl.v" 181 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/lab3_qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/lab3_qsys/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3_qsys/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/lab3_qsys/submodules/i2c_master_top.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_irq_mapper " "Found entity 1: lab3_qsys_irq_mapper" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_irq_mapper.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab3_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_jtag_uart_0.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351070 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_qsys_jtag_uart_0_scfifo_w " "Found entity 2: lab3_qsys_jtag_uart_0_scfifo_w" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_jtag_uart_0.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351070 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab3_qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab3_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_jtag_uart_0.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351070 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab3_qsys_jtag_uart_0_scfifo_r " "Found entity 4: lab3_qsys_jtag_uart_0_scfifo_r" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_jtag_uart_0.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351070 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab3_qsys_jtag_uart_0 " "Found entity 5: lab3_qsys_jtag_uart_0" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_jtag_uart_0.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_mm_interconnect_0 " "Found entity 1: lab3_qsys_mm_interconnect_0" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab3_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: lab3_qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: lab3_qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab3_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673866351086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab3_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673866351086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: lab3_qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351086 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_qsys_mm_interconnect_0_router " "Found entity 2: lab3_qsys_mm_interconnect_0_router" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab3_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673866351086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab3_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673866351086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab3_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351086 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_qsys_mm_interconnect_0_router_002 " "Found entity 2: lab3_qsys_mm_interconnect_0_router_002" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: lab3_qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: lab3_qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_nios2_gen2_0 " "Found entity 1: lab3_qsys_nios2_gen2_0" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab3_qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab3_qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab3_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab3_qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab3_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab3_qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab3_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab3_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab3_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab3_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab3_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab3_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab3_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab3_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab3_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab3_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab3_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab3_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab3_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab3_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab3_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab3_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab3_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab3_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab3_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab3_qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab3_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab3_qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab3_qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab3_qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab3_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab3_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab3_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab3_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab3_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab3_qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab3_qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab3_qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab3_qsys_nios2_gen2_0_cpu " "Found entity 21: lab3_qsys_nios2_gen2_0_cpu" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab3_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab3_qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab3_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab3_qsys_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_onchip_memory2_0 " "Found entity 1: lab3_qsys_onchip_memory2_0" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_onchip_memory2_0.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_pio_0 " "Found entity 1: lab3_qsys_pio_0" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_pio_0.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/lab3_qsys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/lab3_qsys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_qsys_timer_0 " "Found entity 1: lab3_qsys_timer_0" {  } { { "db/ip/lab3_qsys/submodules/lab3_qsys_timer_0.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/lab3_qsys_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/opencores_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab3_qsys/submodules/opencores_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 opencores_i2c " "Found entity 1: opencores_i2c" {  } { { "db/ip/lab3_qsys/submodules/opencores_i2c.v" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/db/ip/lab3_qsys/submodules/opencores_i2c.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673866351117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab3_qsys/submodules/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab3_qsys/submodules/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351117 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_clk_clk ADXL345.vhd(29) " "VHDL error at ADXL345.vhd(29): object \"CONNECTED_TO_clk_clk\" is used but not declared" {  } { { "hardware/ADXL345.vhd" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/hardware/ADXL345.vhd" 29 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1673866351117 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_reset_reset_n ADXL345.vhd(30) " "VHDL error at ADXL345.vhd(30): object \"CONNECTED_TO_reset_reset_n\" is used but not declared" {  } { { "hardware/ADXL345.vhd" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/hardware/ADXL345.vhd" 30 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1673866351117 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "output_i2c_scl_pad_io inout SCL in ADXL345.vhd(31) " "VHDL error at ADXL345.vhd(31): actual port \"SCL\" of mode \"in\" cannot be associated with formal port \"output_i2c_scl_pad_io\" of mode \"inout\"" {  } { { "hardware/ADXL345.vhd" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/hardware/ADXL345.vhd" 31 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673866351117 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "SCL ADXL345.vhd(31) " "VHDL error at ADXL345.vhd(31): can't update value of interface object \"SCL\" of mode IN" {  } { { "hardware/ADXL345.vhd" "" { Text "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/hardware/ADXL345.vhd" 31 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1673866351117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/output_files/accelerometer_ESN12.map.smsg " "Generated suppressed messages file C:/Users/frkanaan/Documents/aze/lab3/Kanaan_Lab3/output_files/accelerometer_ESN12.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351170 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673866351230 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 16 11:52:31 2023 " "Processing ended: Mon Jan 16 11:52:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673866351230 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673866351230 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673866351230 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351230 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673866351845 ""}
