
*** Running vivado
    with args -log RAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAM.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source RAM.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 335.156 ; gain = 81.922
INFO: [Synth 8-638] synthesizing module 'RAM' [e:/DSED_Grupo6/Proyecto/dsed_audio/dsed_audio.srcs/sources_1/ip/RAM/synth/RAM.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'RAM' (11#1) [e:/DSED_Grupo6/Proyecto/dsed_audio/dsed_audio.srcs/sources_1/ip/RAM/synth/RAM.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:01:38 ; elapsed = 00:02:03 . Memory (MB): peak = 555.711 ; gain = 302.477
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:39 ; elapsed = 00:02:45 . Memory (MB): peak = 555.711 ; gain = 302.477
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 725.176 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:52 ; elapsed = 00:03:57 . Memory (MB): peak = 725.176 ; gain = 471.941
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:52 ; elapsed = 00:03:57 . Memory (MB): peak = 725.176 ; gain = 471.941
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:03:57 . Memory (MB): peak = 725.176 ; gain = 471.941
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:54 ; elapsed = 00:04:00 . Memory (MB): peak = 725.176 ; gain = 471.941
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:04:01 . Memory (MB): peak = 725.176 ; gain = 471.941
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:06 ; elapsed = 00:04:13 . Memory (MB): peak = 725.176 ; gain = 471.941
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:04:13 . Memory (MB): peak = 725.176 ; gain = 471.941
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:04:13 . Memory (MB): peak = 725.176 ; gain = 471.941
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:04:14 . Memory (MB): peak = 725.176 ; gain = 471.941
Finished Renaming Generated Instances : Time (s): cpu = 00:02:08 ; elapsed = 00:04:14 . Memory (MB): peak = 725.176 ; gain = 471.941
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:08 ; elapsed = 00:04:14 . Memory (MB): peak = 725.176 ; gain = 471.941
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:04:14 . Memory (MB): peak = 725.176 ; gain = 471.941
Finished Handling Custom Attributes : Time (s): cpu = 00:02:08 ; elapsed = 00:04:14 . Memory (MB): peak = 725.176 ; gain = 471.941
Finished Renaming Generated Nets : Time (s): cpu = 00:02:08 ; elapsed = 00:04:14 . Memory (MB): peak = 725.176 ; gain = 471.941

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |     3|
|2     |LUT4       |    11|
|3     |LUT6       |    16|
|4     |MUXF7      |     8|
|5     |RAMB36E1   |    64|
|6     |RAMB36E1_1 |    64|
|7     |FDRE       |     6|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:04:16 . Memory (MB): peak = 725.176 ; gain = 471.941
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:04:25 . Memory (MB): peak = 725.176 ; gain = 473.125
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 725.176 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 725.176 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 725.176 ; gain = 0.000
