{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "niosqs.qsys niosqs.BAK.qsys " "Backing up file \"niosqs.qsys\" to \"niosqs.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1495080548738 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "niosqs/synthesis/niosqs.v niosqs.BAK.v " "Backing up file \"niosqs/synthesis/niosqs.v\" to \"niosqs.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1495080548796 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys niosqs.qsys " "Started upgrading IP component Qsys with file \"niosqs.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1495080548796 ""}
{ "Info" "" "" "2017.05.18.00:09:43 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2017.05.18.00:09:43 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1495080583702 ""}
{ "Info" "" "" "2017.05.18.00:09:44 Info: Upgrading from core type Nios II (Classic) Processor with version 16.1 to core type Nios II Processor with version 17.0" {  } {  } 0 0 "2017.05.18.00:09:44 Info: Upgrading from core type Nios II (Classic) Processor with version 16.1 to core type Nios II Processor with version 17.0" 0 0 "Shell" 0 -1 1495080584463 ""}
{ "Info" "" "" "2017.05.18.00:09:44 Info: Migration Successful" {  } {  } 0 0 "2017.05.18.00:09:44 Info: Migration Successful" 0 0 "Shell" 0 -1 1495080584463 ""}
{ "Info" "" "" "2017.05.18.00:09:44 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.05.18.00:09:44 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1495080584463 ""}
{ "Info" "niosqs_generation.rpt" "" "2017.05.18.00:09:58 Info: Saving generation log to D:/CycloneIV_Projs/niosqs" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Saving generation log to D:/CycloneIV_Projs/niosqs" 0 0 "Shell" 0 -1 1495080598667 ""}
{ "Info" "" "" "2017.05.18.00:09:58 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1495080598667 ""}
{ "Info" "" "" "2017.05.18.00:09:58 Info: qsys-generate D:\\CycloneIV_Projs\\niosqs.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\CycloneIV_Projs\\niosqs\\simulation --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2017.05.18.00:09:58 Info: qsys-generate D:\\CycloneIV_Projs\\niosqs.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\CycloneIV_Projs\\niosqs\\simulation --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1495080598673 ""}
{ "Info" "niosqs.qsys" "" "2017.05.18.00:09:58 Info: Loading CycloneIV_Projs" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Loading CycloneIV_Projs" 0 0 "Shell" 0 -1 1495080598716 ""}
{ "Info" "" "" "2017.05.18.00:09:58 Info: Reading input file" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Reading input file" 0 0 "Shell" 0 -1 1495080598953 ""}
{ "Info" "" "" "2017.05.18.00:09:58 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1495080598956 ""}
{ "Info" "" "" "2017.05.18.00:09:58 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1495080598960 ""}
{ "Info" "" "" "2017.05.18.00:09:58 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1495080598962 ""}
{ "Info" "" "" "2017.05.18.00:09:58 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1495080598962 ""}
{ "Info" "" "" "2017.05.18.00:09:58 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 17.0\]" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 17.0\]" 0 0 "Shell" 0 -1 1495080598963 ""}
{ "Info" "" "" "2017.05.18.00:09:58 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1495080598966 ""}
{ "Info" "" "" "2017.05.18.00:09:58 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" 0 0 "Shell" 0 -1 1495080598976 ""}
{ "Info" "" "" "2017.05.18.00:09:58 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1495080598977 ""}
{ "Info" "" "" "2017.05.18.00:09:58 Info: Adding pio_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Adding pio_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495080598979 ""}
{ "Info" "" "" "2017.05.18.00:09:58 Info: Parameterizing module pio_0" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1495080598980 ""}
{ "Info" "" "" "2017.05.18.00:09:58 Info: Building connections" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Building connections" 0 0 "Shell" 0 -1 1495080598981 ""}
{ "Info" "" "" "2017.05.18.00:09:58 Info: Parameterizing connections" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1495080598988 ""}
{ "Info" "" "" "2017.05.18.00:09:58 Info: Validating" {  } {  } 0 0 "2017.05.18.00:09:58 Info: Validating" 0 0 "Shell" 0 -1 1495080598989 ""}
{ "Info" "" "" "2017.05.18.00:09:59 Info: Done reading input file" {  } {  } 0 0 "2017.05.18.00:09:59 Info: Done reading input file" 0 0 "Shell" 0 -1 1495080599801 ""}
{ "Info" "" "" "2017.05.18.00:10:00 Info: niosqs.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.05.18.00:10:00 Info: niosqs.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1495080600607 ""}
{ "Info" "" "" "2017.05.18.00:10:01 Info: niosqs: Generating niosqs \"niosqs\" for SIM_VERILOG" {  } {  } 0 0 "2017.05.18.00:10:01 Info: niosqs: Generating niosqs \"niosqs\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1495080601120 ""}
{ "Info" "" "" "2017.05.18.00:10:07 Info: jtag_uart_0: Starting RTL generation for module 'niosqs_jtag_uart_0'" {  } {  } 0 0 "2017.05.18.00:10:07 Info: jtag_uart_0: Starting RTL generation for module 'niosqs_jtag_uart_0'" 0 0 "Shell" 0 -1 1495080607314 ""}
{ "Info" "  ]" "" "2017.05.18.00:10:07 Info: jtag_uart_0:   Generation command is \[exec D:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosqs_jtag_uart_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0001_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0001_jtag_uart_0_gen//niosqs_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0001_jtag_uart_0_gen" {  } {  } 0 0 "2017.05.18.00:10:07 Info: jtag_uart_0:   Generation command is \[exec D:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosqs_jtag_uart_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0001_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0001_jtag_uart_0_gen//niosqs_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0001_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1495080607314 ""}
{ "Info" "" "" "2017.05.18.00:10:07 Info: jtag_uart_0: Done RTL generation for module 'niosqs_jtag_uart_0'" {  } {  } 0 0 "2017.05.18.00:10:07 Info: jtag_uart_0: Done RTL generation for module 'niosqs_jtag_uart_0'" 0 0 "Shell" 0 -1 1495080607913 ""}
{ "Info" "" "" "2017.05.18.00:10:07 Info: jtag_uart_0: \"niosqs\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2017.05.18.00:10:07 Info: jtag_uart_0: \"niosqs\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1495080607924 ""}
{ "Info" "" "" "2017.05.18.00:10:08 Info: nios2_qsys_0: \"niosqs\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" {  } {  } 0 0 "2017.05.18.00:10:08 Info: nios2_qsys_0: \"niosqs\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" 0 0 "Shell" 0 -1 1495080608364 ""}
{ "Info" "" "" "2017.05.18.00:10:08 Info: onchip_memory2_0: Starting RTL generation for module 'niosqs_onchip_memory2_0'" {  } {  } 0 0 "2017.05.18.00:10:08 Info: onchip_memory2_0: Starting RTL generation for module 'niosqs_onchip_memory2_0'" 0 0 "Shell" 0 -1 1495080608375 ""}
{ "Info" "  ]" "" "2017.05.18.00:10:08 Info: onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosqs_onchip_memory2_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0002_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0002_onchip_memory2_0_gen//niosqs_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0002_onchip_memory2_0_gen" {  } {  } 0 0 "2017.05.18.00:10:08 Info: onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosqs_onchip_memory2_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0002_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0002_onchip_memory2_0_gen//niosqs_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0002_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1495080608377 ""}
{ "Info" "" "" "2017.05.18.00:10:09 Info: onchip_memory2_0: Done RTL generation for module 'niosqs_onchip_memory2_0'" {  } {  } 0 0 "2017.05.18.00:10:09 Info: onchip_memory2_0: Done RTL generation for module 'niosqs_onchip_memory2_0'" 0 0 "Shell" 0 -1 1495080609963 ""}
{ "Info" "" "" "2017.05.18.00:10:09 Info: onchip_memory2_0: \"niosqs\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2017.05.18.00:10:09 Info: onchip_memory2_0: \"niosqs\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1495080609984 ""}
{ "Info" "" "" "2017.05.18.00:10:09 Info: pio_0: Starting RTL generation for module 'niosqs_pio_0'" {  } {  } 0 0 "2017.05.18.00:10:09 Info: pio_0: Starting RTL generation for module 'niosqs_pio_0'" 0 0 "Shell" 0 -1 1495080609995 ""}
{ "Info" "  ]" "" "2017.05.18.00:10:09 Info: pio_0:   Generation command is \[exec D:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosqs_pio_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0003_pio_0_gen/ --quartus_dir=D:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0003_pio_0_gen//niosqs_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0003_pio_0_gen" {  } {  } 0 0 "2017.05.18.00:10:09 Info: pio_0:   Generation command is \[exec D:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosqs_pio_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0003_pio_0_gen/ --quartus_dir=D:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0003_pio_0_gen//niosqs_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0003_pio_0_gen" 0 0 "Shell" 0 -1 1495080609996 ""}
{ "Info" "" "" "2017.05.18.00:10:10 Info: pio_0: Done RTL generation for module 'niosqs_pio_0'" {  } {  } 0 0 "2017.05.18.00:10:10 Info: pio_0: Done RTL generation for module 'niosqs_pio_0'" 0 0 "Shell" 0 -1 1495080610333 ""}
{ "Info" "" "" "2017.05.18.00:10:10 Info: pio_0: \"niosqs\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 0 "2017.05.18.00:10:10 Info: pio_0: \"niosqs\" instantiated altera_avalon_pio \"pio_0\"" 0 0 "Shell" 0 -1 1495080610338 ""}
{ "Info" "" "" "2017.05.18.00:10:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.18.00:10:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495080612502 ""}
{ "Info" "" "" "2017.05.18.00:10:12 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.18.00:10:12 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495080612838 ""}
{ "Info" "" "" "2017.05.18.00:10:13 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.18.00:10:13 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495080613077 ""}
{ "Info" "" "" "2017.05.18.00:10:13 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.18.00:10:13 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495080613320 ""}
{ "Info" "" "" "2017.05.18.00:10:15 Info: mm_interconnect_0: \"niosqs\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.05.18.00:10:15 Info: mm_interconnect_0: \"niosqs\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1495080615054 ""}
{ "Info" "" "" "2017.05.18.00:10:15 Info: irq_mapper: \"niosqs\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.05.18.00:10:15 Info: irq_mapper: \"niosqs\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1495080615109 ""}
{ "Info" "" "" "2017.05.18.00:10:15 Info: rst_controller: \"niosqs\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.05.18.00:10:15 Info: rst_controller: \"niosqs\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1495080615117 ""}
{ "Info" "" "" "2017.05.18.00:10:15 Info: cpu: Starting RTL generation for module 'niosqs_nios2_qsys_0_cpu'" {  } {  } 0 0 "2017.05.18.00:10:15 Info: cpu: Starting RTL generation for module 'niosqs_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1495080615135 ""}
{ "Info" "  ]" "" "2017.05.18.00:10:15 Info: cpu:   Generation command is \[exec D:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosqs_nios2_qsys_0_cpu --dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0006_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0006_cpu_gen//niosqs_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0006_cpu_gen" {  } {  } 0 0 "2017.05.18.00:10:15 Info: cpu:   Generation command is \[exec D:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosqs_nios2_qsys_0_cpu --dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0006_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0006_cpu_gen//niosqs_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0006_cpu_gen" 0 0 "Shell" 0 -1 1495080615135 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:15 (*) Starting Nios II generation" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:15 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1495080651163 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:15 (*)   Checking for plaintext license." {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:15 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1495080651163 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:16 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/17.0/quartus/bin64" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:16 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/17.0/quartus/bin64" 0 0 "Shell" 0 -1 1495080651163 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1495080651164 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:16 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:16 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1495080651164 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:16 (*)   Plaintext license not found." {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:16 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1495080651164 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:16 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:16 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1495080651164 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:17 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/17.0/quartus/bin64" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:17 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/17.0/quartus/bin64" 0 0 "Shell" 0 -1 1495080651165 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1495080651165 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:17 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:17 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1495080651165 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:17 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:17 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1495080651165 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:17 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:17 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1495080651166 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:17 (*)   Creating all objects for CPU" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:17 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1495080651166 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:17 (*)     Testbench" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:17 (*)     Testbench" 0 0 "Shell" 0 -1 1495080651166 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:18 (*)     Instruction decoding" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:18 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1495080651166 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:18 (*)       Instruction fields" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:18 (*)       Instruction fields" 0 0 "Shell" 0 -1 1495080651166 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:18 (*)       Instruction decodes" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:18 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1495080651167 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:19 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:19 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1495080651167 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:19 (*)       Instruction controls" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:19 (*)       Instruction controls" 0 0 "Shell" 0 -1 1495080651168 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:19 (*)     Pipeline frontend" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:19 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1495080651170 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:19 (*)     Pipeline backend" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:19 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1495080651170 ""}
{ "Info" "niosqs_nios2_qsys_0_cpu_nios2_waves.do'" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:22 (*)   Creating 'C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0006_cpu_gen/" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:22 (*)   Creating 'C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0006_cpu_gen/" 0 0 "Shell" 0 -1 1495080651170 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:22 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:22 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1495080651171 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:25 (*)   Creating encrypted RTL" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:25 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1495080651171 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:25 (*)   Creating IP functional simulation model" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:25 (*)   Creating IP functional simulation model" 0 0 "Shell" 0 -1 1495080651171 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:51 (*) Done Nios II generation" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: # 2017.05.18 00:10:51 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1495080651171 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: Done RTL generation for module 'niosqs_nios2_qsys_0_cpu'" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: Done RTL generation for module 'niosqs_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1495080651172 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1495080651226 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" 0 0 "Shell" 0 -1 1495080651240 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1495080651242 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" 0 0 "Shell" 0 -1 1495080651246 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1495080651250 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1495080651255 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1495080651270 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1495080651284 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1495080651299 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1495080651312 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: nios2_qsys_0_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_instruction_master_limiter\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: nios2_qsys_0_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_instruction_master_limiter\"" 0 0 "Shell" 0 -1 1495080651402 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.05.18.00:10:51 Info: Reusing file D:/CycloneIV_Projs/niosqs/simulation/submodules" {  } {  } 0 0 "2017.05.18.00:10:51 Info: Reusing file D:/CycloneIV_Projs/niosqs/simulation/submodules" 0 0 "Shell" 0 -1 1495080651404 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1495080651415 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1495080651423 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1495080651452 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" 0 0 "Shell" 0 -1 1495080651493 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.18.00:10:51 Info: Reusing file D:/CycloneIV_Projs/niosqs/simulation/submodules" {  } {  } 0 0 "2017.05.18.00:10:51 Info: Reusing file D:/CycloneIV_Projs/niosqs/simulation/submodules" 0 0 "Shell" 0 -1 1495080651497 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1495080651507 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" 0 0 "Shell" 0 -1 1495080651517 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1495080651575 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.18.00:10:51 Info: Reusing file D:/CycloneIV_Projs/niosqs/simulation/submodules" {  } {  } 0 0 "2017.05.18.00:10:51 Info: Reusing file D:/CycloneIV_Projs/niosqs/simulation/submodules" 0 0 "Shell" 0 -1 1495080651577 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1495080651617 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.18.00:10:51 Info: Reusing file D:/CycloneIV_Projs/niosqs/simulation/submodules" {  } {  } 0 0 "2017.05.18.00:10:51 Info: Reusing file D:/CycloneIV_Projs/niosqs/simulation/submodules" 0 0 "Shell" 0 -1 1495080651620 ""}
{ "Info" "" "" "2017.05.18.00:10:51 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.05.18.00:10:51 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1495080651998 ""}
{ "Info" "" "" "2017.05.18.00:10:52 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.05.18.00:10:52 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1495080652006 ""}
{ "Info" "" "" "2017.05.18.00:10:52 Info: niosqs: Done \"niosqs\" with 29 modules, 58 files" {  } {  } 0 0 "2017.05.18.00:10:52 Info: niosqs: Done \"niosqs\" with 29 modules, 58 files" 0 0 "Shell" 0 -1 1495080652007 ""}
{ "Info" "" "" "2017.05.18.00:10:52 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.05.18.00:10:52 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1495080652048 ""}
{ "Info" "" "" "2017.05.18.00:10:52 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.05.18.00:10:52 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1495080652049 ""}
{ "Info" "" "" "2017.05.18.00:10:52 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.05.18.00:10:52 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1495080652049 ""}
{ "Info" " --use-relative-paths=true" "" "2017.05.18.00:10:52 Info: sim-script-gen --spd=D:\\CycloneIV_Projs\\niosqs\\niosqs.spd --output-directory=D:/CycloneIV_Projs/niosqs/simulation" {  } {  } 0 0 "2017.05.18.00:10:52 Info: sim-script-gen --spd=D:\\CycloneIV_Projs\\niosqs\\niosqs.spd --output-directory=D:/CycloneIV_Projs/niosqs/simulation" 0 0 "Shell" 0 -1 1495080652049 ""}
{ "Info" " --use-relative-paths=true" "" "2017.05.18.00:10:52 Info: Doing: ip-make-simscript --spd=D:\\CycloneIV_Projs\\niosqs\\niosqs.spd --output-directory=D:/CycloneIV_Projs/niosqs/simulation" {  } {  } 0 0 "2017.05.18.00:10:52 Info: Doing: ip-make-simscript --spd=D:\\CycloneIV_Projs\\niosqs\\niosqs.spd --output-directory=D:/CycloneIV_Projs/niosqs/simulation" 0 0 "Shell" 0 -1 1495080652055 ""}
{ "Info" " directory:" "" "2017.05.18.00:10:53 Info: Generating the following file(s) for MODELSIM simulator in D:/CycloneIV_Projs/niosqs/simulation" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Generating the following file(s) for MODELSIM simulator in D:/CycloneIV_Projs/niosqs/simulation" 0 0 "Shell" 0 -1 1495080653343 ""}
{ "Info" "msim_setup.tcl" "" "2017.05.18.00:10:53 Info:     mentor" {  } {  } 0 0 "2017.05.18.00:10:53 Info:     mentor" 0 0 "Shell" 0 -1 1495080653344 ""}
{ "Info" " directory:" "" "2017.05.18.00:10:53 Info: Generating the following file(s) for VCS simulator in D:/CycloneIV_Projs/niosqs/simulation" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Generating the following file(s) for VCS simulator in D:/CycloneIV_Projs/niosqs/simulation" 0 0 "Shell" 0 -1 1495080653351 ""}
{ "Info" "vcs_setup.sh" "" "2017.05.18.00:10:53 Info:     synopsys/vcs" {  } {  } 0 0 "2017.05.18.00:10:53 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1495080653352 ""}
{ "Info" " directory:" "" "2017.05.18.00:10:53 Info: Generating the following file(s) for VCSMX simulator in D:/CycloneIV_Projs/niosqs/simulation" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Generating the following file(s) for VCSMX simulator in D:/CycloneIV_Projs/niosqs/simulation" 0 0 "Shell" 0 -1 1495080653356 ""}
{ "Info" "synopsys_sim.setup" "" "2017.05.18.00:10:53 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.05.18.00:10:53 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1495080653357 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.05.18.00:10:53 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.05.18.00:10:53 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1495080653358 ""}
{ "Info" " directory:" "" "2017.05.18.00:10:53 Info: Generating the following file(s) for NCSIM simulator in D:/CycloneIV_Projs/niosqs/simulation" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Generating the following file(s) for NCSIM simulator in D:/CycloneIV_Projs/niosqs/simulation" 0 0 "Shell" 0 -1 1495080653370 ""}
{ "Info" "cds.lib" "" "2017.05.18.00:10:53 Info:     cadence" {  } {  } 0 0 "2017.05.18.00:10:53 Info:     cadence" 0 0 "Shell" 0 -1 1495080653371 ""}
{ "Info" "hdl.var" "" "2017.05.18.00:10:53 Info:     cadence" {  } {  } 0 0 "2017.05.18.00:10:53 Info:     cadence" 0 0 "Shell" 0 -1 1495080653383 ""}
{ "Info" "ncsim_setup.sh" "" "2017.05.18.00:10:53 Info:     cadence" {  } {  } 0 0 "2017.05.18.00:10:53 Info:     cadence" 0 0 "Shell" 0 -1 1495080653384 ""}
{ "Info" " directory" "" "2017.05.18.00:10:53 Info:     28 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2017.05.18.00:10:53 Info:     28 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1495080653384 ""}
{ "Info" " directory:" "" "2017.05.18.00:10:53 Info: Generating the following file(s) for RIVIERA simulator in D:/CycloneIV_Projs/niosqs/simulation" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Generating the following file(s) for RIVIERA simulator in D:/CycloneIV_Projs/niosqs/simulation" 0 0 "Shell" 0 -1 1495080653390 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.05.18.00:10:53 Info:     aldec" {  } {  } 0 0 "2017.05.18.00:10:53 Info:     aldec" 0 0 "Shell" 0 -1 1495080653391 ""}
{ "Info" "." "" "2017.05.18.00:10:53 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/CycloneIV_Projs/niosqs/simulation" {  } {  } 0 0 "2017.05.18.00:10:53 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/CycloneIV_Projs/niosqs/simulation" 0 0 "Shell" 0 -1 1495080653391 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2017.05.18.00:10:53 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1495080653392 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2017.05.18.00:10:53 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1495080653392 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1495080653392 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: qsys-generate D:\\CycloneIV_Projs\\niosqs.qsys --block-symbol-file --output-directory=D:\\CycloneIV_Projs\\niosqs --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2017.05.18.00:10:53 Info: qsys-generate D:\\CycloneIV_Projs\\niosqs.qsys --block-symbol-file --output-directory=D:\\CycloneIV_Projs\\niosqs --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1495080653392 ""}
{ "Info" "niosqs.qsys" "" "2017.05.18.00:10:53 Info: Loading CycloneIV_Projs" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Loading CycloneIV_Projs" 0 0 "Shell" 0 -1 1495080653395 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Reading input file" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Reading input file" 0 0 "Shell" 0 -1 1495080653603 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1495080653606 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1495080653606 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1495080653607 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1495080653607 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 17.0\]" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 17.0\]" 0 0 "Shell" 0 -1 1495080653608 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1495080653608 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" 0 0 "Shell" 0 -1 1495080653611 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1495080653611 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Adding pio_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Adding pio_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495080653614 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Parameterizing module pio_0" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1495080653615 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Building connections" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Building connections" 0 0 "Shell" 0 -1 1495080653615 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Parameterizing connections" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1495080653620 ""}
{ "Info" "" "" "2017.05.18.00:10:53 Info: Validating" {  } {  } 0 0 "2017.05.18.00:10:53 Info: Validating" 0 0 "Shell" 0 -1 1495080653622 ""}
{ "Info" "" "" "2017.05.18.00:10:54 Info: Done reading input file" {  } {  } 0 0 "2017.05.18.00:10:54 Info: Done reading input file" 0 0 "Shell" 0 -1 1495080654205 ""}
{ "Info" "" "" "2017.05.18.00:10:54 Info: niosqs.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.05.18.00:10:54 Info: niosqs.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1495080654814 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.05.18.00:10:55 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1495080655389 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1495080655389 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info:" {  } {  } 0 0 "2017.05.18.00:10:55 Info:" 0 0 "Shell" 0 -1 1495080655389 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1495080655390 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: qsys-generate D:\\CycloneIV_Projs\\niosqs.qsys --synthesis=VERILOG --output-directory=D:\\CycloneIV_Projs\\niosqs\\synthesis --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2017.05.18.00:10:55 Info: qsys-generate D:\\CycloneIV_Projs\\niosqs.qsys --synthesis=VERILOG --output-directory=D:\\CycloneIV_Projs\\niosqs\\synthesis --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1495080655390 ""}
{ "Info" "niosqs.qsys" "" "2017.05.18.00:10:55 Info: Loading CycloneIV_Projs" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Loading CycloneIV_Projs" 0 0 "Shell" 0 -1 1495080655394 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: Reading input file" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Reading input file" 0 0 "Shell" 0 -1 1495080655636 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Adding clk_0 \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1495080655637 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1495080655637 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1495080655639 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1495080655640 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 17.0\]" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 17.0\]" 0 0 "Shell" 0 -1 1495080655640 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1495080655641 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" 0 0 "Shell" 0 -1 1495080655643 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1495080655643 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: Adding pio_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Adding pio_0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1495080655643 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: Parameterizing module pio_0" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Parameterizing module pio_0" 0 0 "Shell" 0 -1 1495080655643 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: Building connections" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Building connections" 0 0 "Shell" 0 -1 1495080655644 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: Parameterizing connections" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1495080655646 ""}
{ "Info" "" "" "2017.05.18.00:10:55 Info: Validating" {  } {  } 0 0 "2017.05.18.00:10:55 Info: Validating" 0 0 "Shell" 0 -1 1495080655646 ""}
{ "Info" "" "" "2017.05.18.00:10:56 Info: Done reading input file" {  } {  } 0 0 "2017.05.18.00:10:56 Info: Done reading input file" 0 0 "Shell" 0 -1 1495080656206 ""}
{ "Info" "" "" "2017.05.18.00:10:56 Info: niosqs.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.05.18.00:10:56 Info: niosqs.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1495080656764 ""}
{ "Info" "" "" "2017.05.18.00:10:57 Info: niosqs: Generating niosqs \"niosqs\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.05.18.00:10:57 Info: niosqs: Generating niosqs \"niosqs\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1495080657144 ""}
{ "Info" "" "" "2017.05.18.00:11:00 Info: jtag_uart_0: Starting RTL generation for module 'niosqs_jtag_uart_0'" {  } {  } 0 0 "2017.05.18.00:11:00 Info: jtag_uart_0: Starting RTL generation for module 'niosqs_jtag_uart_0'" 0 0 "Shell" 0 -1 1495080660241 ""}
{ "Info" "niosqs_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.18.00:11:00 Info: jtag_uart_0:   Generation command is \[exec D:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosqs_jtag_uart_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0027_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0027_jtag_uart_0_gen/" {  } {  } 0 0 "2017.05.18.00:11:00 Info: jtag_uart_0:   Generation command is \[exec D:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosqs_jtag_uart_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0027_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0027_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1495080660241 ""}
{ "Info" "" "" "2017.05.18.00:11:01 Info: jtag_uart_0: Done RTL generation for module 'niosqs_jtag_uart_0'" {  } {  } 0 0 "2017.05.18.00:11:01 Info: jtag_uart_0: Done RTL generation for module 'niosqs_jtag_uart_0'" 0 0 "Shell" 0 -1 1495080661175 ""}
{ "Info" "" "" "2017.05.18.00:11:01 Info: jtag_uart_0: \"niosqs\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2017.05.18.00:11:01 Info: jtag_uart_0: \"niosqs\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1495080661181 ""}
{ "Info" "" "" "2017.05.18.00:11:01 Info: nios2_qsys_0: \"niosqs\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" {  } {  } 0 0 "2017.05.18.00:11:01 Info: nios2_qsys_0: \"niosqs\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" 0 0 "Shell" 0 -1 1495080661518 ""}
{ "Info" "" "" "2017.05.18.00:11:01 Info: onchip_memory2_0: Starting RTL generation for module 'niosqs_onchip_memory2_0'" {  } {  } 0 0 "2017.05.18.00:11:01 Info: onchip_memory2_0: Starting RTL generation for module 'niosqs_onchip_memory2_0'" 0 0 "Shell" 0 -1 1495080661525 ""}
{ "Info" "niosqs_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.18.00:11:01 Info: onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosqs_onchip_memory2_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0028_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0028_onchip_memory2_0_gen/" {  } {  } 0 0 "2017.05.18.00:11:01 Info: onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosqs_onchip_memory2_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0028_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0028_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1495080661526 ""}
{ "Info" "" "" "2017.05.18.00:11:02 Info: onchip_memory2_0: Done RTL generation for module 'niosqs_onchip_memory2_0'" {  } {  } 0 0 "2017.05.18.00:11:02 Info: onchip_memory2_0: Done RTL generation for module 'niosqs_onchip_memory2_0'" 0 0 "Shell" 0 -1 1495080662900 ""}
{ "Info" "" "" "2017.05.18.00:11:02 Info: onchip_memory2_0: \"niosqs\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2017.05.18.00:11:02 Info: onchip_memory2_0: \"niosqs\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1495080662918 ""}
{ "Info" "" "" "2017.05.18.00:11:02 Info: pio_0: Starting RTL generation for module 'niosqs_pio_0'" {  } {  } 0 0 "2017.05.18.00:11:02 Info: pio_0: Starting RTL generation for module 'niosqs_pio_0'" 0 0 "Shell" 0 -1 1495080662926 ""}
{ "Info" "niosqs_pio_0_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.18.00:11:02 Info: pio_0:   Generation command is \[exec D:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosqs_pio_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0029_pio_0_gen/ --quartus_dir=D:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0029_pio_0_gen/" {  } {  } 0 0 "2017.05.18.00:11:02 Info: pio_0:   Generation command is \[exec D:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosqs_pio_0 --dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0029_pio_0_gen/ --quartus_dir=D:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0029_pio_0_gen/" 0 0 "Shell" 0 -1 1495080662926 ""}
{ "Info" "" "" "2017.05.18.00:11:03 Info: pio_0: Done RTL generation for module 'niosqs_pio_0'" {  } {  } 0 0 "2017.05.18.00:11:03 Info: pio_0: Done RTL generation for module 'niosqs_pio_0'" 0 0 "Shell" 0 -1 1495080663250 ""}
{ "Info" "" "" "2017.05.18.00:11:03 Info: pio_0: \"niosqs\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 0 "2017.05.18.00:11:03 Info: pio_0: \"niosqs\" instantiated altera_avalon_pio \"pio_0\"" 0 0 "Shell" 0 -1 1495080663255 ""}
{ "Info" "" "" "2017.05.18.00:11:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.18.00:11:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495080664852 ""}
{ "Info" "" "" "2017.05.18.00:11:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.18.00:11:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495080665064 ""}
{ "Info" "" "" "2017.05.18.00:11:05 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.18.00:11:05 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495080665272 ""}
{ "Info" "" "" "2017.05.18.00:11:05 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.18.00:11:05 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1495080665476 ""}
{ "Info" "" "" "2017.05.18.00:11:06 Info: mm_interconnect_0: \"niosqs\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.05.18.00:11:06 Info: mm_interconnect_0: \"niosqs\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1495080666622 ""}
{ "Info" "" "" "2017.05.18.00:11:06 Info: irq_mapper: \"niosqs\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.05.18.00:11:06 Info: irq_mapper: \"niosqs\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1495080666629 ""}
{ "Info" "" "" "2017.05.18.00:11:06 Info: rst_controller: \"niosqs\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.05.18.00:11:06 Info: rst_controller: \"niosqs\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1495080666634 ""}
{ "Info" "" "" "2017.05.18.00:11:06 Info: cpu: Starting RTL generation for module 'niosqs_nios2_qsys_0_cpu'" {  } {  } 0 0 "2017.05.18.00:11:06 Info: cpu: Starting RTL generation for module 'niosqs_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1495080666649 ""}
{ "Info" "niosqs_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2017.05.18.00:11:06 Info: cpu:   Generation command is \[exec D:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosqs_nios2_qsys_0_cpu --dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0032_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0032_cpu_gen/" {  } {  } 0 0 "2017.05.18.00:11:06 Info: cpu:   Generation command is \[exec D:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosqs_nios2_qsys_0_cpu --dir=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0032_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/Anand/AppData/Local/Temp/alt7304_5175128285013892775.dir/0032_cpu_gen/" 0 0 "Shell" 0 -1 1495080666649 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:07 (*) Starting Nios II generation" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:07 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1495080678311 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:07 (*)   Checking for plaintext license." {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:07 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1495080678312 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:08 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/17.0/quartus/bin64" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:08 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/17.0/quartus/bin64" 0 0 "Shell" 0 -1 1495080678312 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1495080678312 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:08 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:08 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1495080678312 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:08 (*)   Plaintext license not found." {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:08 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1495080678312 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:08 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:08 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1495080678313 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/17.0/quartus/bin64" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/17.0/quartus/bin64" 0 0 "Shell" 0 -1 1495080678313 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1495080678313 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1495080678313 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1495080678314 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1495080678314 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)   Creating all objects for CPU" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1495080678314 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)     Testbench" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)     Testbench" 0 0 "Shell" 0 -1 1495080678314 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)     Instruction decoding" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1495080678314 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)       Instruction fields" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)       Instruction fields" 0 0 "Shell" 0 -1 1495080678314 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)       Instruction decodes" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:09 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1495080678315 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:10 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:10 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1495080678315 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:10 (*)       Instruction controls" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:10 (*)       Instruction controls" 0 0 "Shell" 0 -1 1495080678315 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:10 (*)     Pipeline frontend" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:10 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1495080678315 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:10 (*)     Pipeline backend" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:10 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1495080678315 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:14 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:14 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1495080678315 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:17 (*)   Creating encrypted RTL" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:17 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1495080678315 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:18 (*) Done Nios II generation" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: # 2017.05.18 00:11:18 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1495080678316 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: Done RTL generation for module 'niosqs_nios2_qsys_0_cpu'" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: Done RTL generation for module 'niosqs_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1495080678316 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1495080678335 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" 0 0 "Shell" 0 -1 1495080678344 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1495080678347 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" 0 0 "Shell" 0 -1 1495080678350 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1495080678354 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1495080678359 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1495080678375 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1495080678390 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1495080678403 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1495080678417 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: nios2_qsys_0_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_instruction_master_limiter\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: nios2_qsys_0_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_instruction_master_limiter\"" 0 0 "Shell" 0 -1 1495080678422 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.05.18.00:11:18 Info: Reusing file D:/CycloneIV_Projs/niosqs/synthesis/submodules" {  } {  } 0 0 "2017.05.18.00:11:18 Info: Reusing file D:/CycloneIV_Projs/niosqs/synthesis/submodules" 0 0 "Shell" 0 -1 1495080678424 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1495080678451 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1495080678459 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1495080678477 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" 0 0 "Shell" 0 -1 1495080678511 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.18.00:11:18 Info: Reusing file D:/CycloneIV_Projs/niosqs/synthesis/submodules" {  } {  } 0 0 "2017.05.18.00:11:18 Info: Reusing file D:/CycloneIV_Projs/niosqs/synthesis/submodules" 0 0 "Shell" 0 -1 1495080678512 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1495080678523 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" 0 0 "Shell" 0 -1 1495080678530 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1495080678557 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.18.00:11:18 Info: Reusing file D:/CycloneIV_Projs/niosqs/synthesis/submodules" {  } {  } 0 0 "2017.05.18.00:11:18 Info: Reusing file D:/CycloneIV_Projs/niosqs/synthesis/submodules" 0 0 "Shell" 0 -1 1495080678558 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1495080678577 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.18.00:11:18 Info: Reusing file D:/CycloneIV_Projs/niosqs/synthesis/submodules" {  } {  } 0 0 "2017.05.18.00:11:18 Info: Reusing file D:/CycloneIV_Projs/niosqs/synthesis/submodules" 0 0 "Shell" 0 -1 1495080678578 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1495080678940 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.05.18.00:11:18 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1495080678947 ""}
{ "Info" "" "" "2017.05.18.00:11:18 Info: niosqs: Done \"niosqs\" with 29 modules, 48 files" {  } {  } 0 0 "2017.05.18.00:11:18 Info: niosqs: Done \"niosqs\" with 29 modules, 48 files" 0 0 "Shell" 0 -1 1495080678947 ""}
{ "Info" "" "" "2017.05.18.00:11:19 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.05.18.00:11:19 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1495080679367 ""}
{ "Info" "" "" "2017.05.18.00:11:19 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.05.18.00:11:19 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1495080679367 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys niosqs.qsys " "Completed upgrading IP component Qsys with file \"niosqs.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1495080680117 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script d:/intelfpga_lite/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1495080681945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495080681945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 00:11:21 2017 " "Processing ended: Thu May 18 00:11:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495080681945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:30 " "Elapsed time: 00:02:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495080681945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:28 " "Total CPU time (on all processors): 00:03:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495080681945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1495080681945 ""}
