// Seed: 1293872281
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output uwire id_2,
    input uwire id_3,
    output wire id_4,
    input wor id_5,
    input tri0 id_6,
    output tri0 id_7,
    output supply0 id_8,
    input uwire id_9,
    output wand id_10,
    input tri id_11,
    input supply1 id_12,
    output supply0 id_13,
    input supply1 id_14
);
  wire id_16;
  id_17(
      .id_0(id_14),
      .id_1(id_7),
      .id_2(1),
      .id_3(1'b0),
      .id_4(id_12),
      .id_5(id_0),
      .id_6(id_13),
      .id_7(1)
  );
endmodule
module module_1 (
    output wire  id_0,
    input  tri1  id_1,
    output logic id_2
);
  always id_2 <= #1 1;
  module_0(
      id_1, id_1, id_0, id_1, id_0, id_1, id_1, id_0, id_0, id_1, id_0, id_1, id_1, id_0, id_1
  );
endmodule
