; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_red_fused__unsafe_index_add_convolution_native_group_norm_33(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, i32 %8, i32 %9) local_unnamed_addr !dbg !7 {
  %11 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %12 = shl i32 %11, 6, !dbg !11
  %13 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %14 = and i32 %13, 63, !dbg !12
  %15 = lshr i32 %13, 4, !dbg !12
  %16 = and i32 %15, 15, !dbg !12
  %17 = and i32 %13, 256, !dbg !12
  %18 = lshr exact i32 %17, 4, !dbg !12
  %19 = or disjoint i32 %16, %18, !dbg !12
  %20 = or disjoint i32 %19, 32, !dbg !12
  %21 = or disjoint i32 %12, %14, !dbg !13
  %22 = or disjoint i32 %12, %19, !dbg !13
  %23 = or disjoint i32 %12, %20, !dbg !13
  %24 = icmp slt i32 %21, 512, !dbg !14
  %25 = icmp slt i32 %22, 512, !dbg !14
  %26 = icmp slt i32 %23, 512, !dbg !14
  %27 = lshr i32 %13, 6, !dbg !15
  %.lobit2 = and i32 %27, 1, !dbg !15
  %28 = lshr i32 %13, 6, !dbg !15
  %29 = and i32 %28, 2, !dbg !15
  %30 = or disjoint i32 %.lobit2, %29, !dbg !15
  %31 = lshr exact i32 %17, 6, !dbg !15
  %32 = or disjoint i32 %30, %31, !dbg !15
  %33 = or disjoint i32 %32, 8, !dbg !15
  %34 = or disjoint i32 %32, 16, !dbg !15
  %35 = or disjoint i32 %32, 24, !dbg !15
  %36 = or disjoint i32 %32, 32, !dbg !15
  %37 = or disjoint i32 %32, 40, !dbg !15
  %38 = or disjoint i32 %32, 48, !dbg !15
  %39 = or disjoint i32 %32, 56, !dbg !15
  %40 = shl i32 %13, 2, !dbg !15
  %41 = and i32 %40, 60, !dbg !15
  %.frozen = freeze i32 %21, !dbg !16
  %42 = sdiv i32 %.frozen, 4, !dbg !16
  %43 = mul i32 %42, 4, !dbg !17
  %.decomposed = sub i32 %.frozen, %43, !dbg !17
  %44 = srem i32 %42, 32, !dbg !18
  %45 = sext i32 %44 to i64, !dbg !19
  %46 = getelementptr float, ptr addrspace(1) %2, i64 %45, !dbg !19
  %47 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %46, i1 %24) #3, !dbg !20
  %48 = bitcast i32 %47 to float, !dbg !20
  %49 = shl nsw i32 %.decomposed, 4, !dbg !21
  %50 = shl i32 %22, 16, !dbg !22
  %51 = shl i32 %23, 16, !dbg !22
  %52 = shl i32 %42, 15, !dbg !23
  %53 = sext i32 %52 to i64, !dbg !24
  %54 = zext nneg i32 %32 to i64
  %55 = getelementptr i64, ptr addrspace(1) %0, i64 %54
  %56 = zext nneg i32 %33 to i64
  %57 = getelementptr i64, ptr addrspace(1) %0, i64 %56
  %58 = zext nneg i32 %34 to i64
  %59 = getelementptr i64, ptr addrspace(1) %0, i64 %58
  %60 = zext nneg i32 %35 to i64
  %61 = getelementptr i64, ptr addrspace(1) %0, i64 %60
  %62 = zext nneg i32 %36 to i64
  %63 = getelementptr i64, ptr addrspace(1) %0, i64 %62
  %64 = zext nneg i32 %37 to i64
  %65 = getelementptr i64, ptr addrspace(1) %0, i64 %64
  %66 = zext nneg i32 %38 to i64
  %67 = getelementptr i64, ptr addrspace(1) %0, i64 %66
  %68 = zext nneg i32 %39 to i64
  %69 = getelementptr i64, ptr addrspace(1) %0, i64 %68
  %70 = shl i32 %13, 8
  %71 = and i32 %70, 3840
  %.reass = or disjoint i32 %71, %16
  %72 = or disjoint i32 %.reass, %18
  %73 = and i32 %13, 511
  %74 = lshr exact i32 %71, 4
  %75 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %74
  %76 = getelementptr inbounds float, ptr addrspace(3) %75, i32 %72
  %77 = or disjoint i32 %72, 64
  %78 = lshr i32 %77, 6
  %79 = getelementptr float, ptr addrspace(3) @global_smem, i32 %78
  %80 = getelementptr float, ptr addrspace(3) %79, i32 %77
  %81 = or disjoint i32 %72, 128
  %82 = lshr i32 %81, 6
  %83 = getelementptr float, ptr addrspace(3) @global_smem, i32 %82
  %84 = getelementptr float, ptr addrspace(3) %83, i32 %81
  %85 = or disjoint i32 %72, 192
  %86 = lshr i32 %85, 6
  %87 = getelementptr float, ptr addrspace(3) @global_smem, i32 %86
  %88 = getelementptr float, ptr addrspace(3) %87, i32 %85
  %89 = or disjoint i32 %72, 32
  %90 = getelementptr float, ptr addrspace(3) %75, i32 %89
  %91 = or disjoint i32 %72, 96
  %92 = lshr i32 %91, 6
  %93 = getelementptr float, ptr addrspace(3) @global_smem, i32 %92
  %94 = getelementptr float, ptr addrspace(3) %93, i32 %91
  %95 = or disjoint i32 %72, 160
  %96 = lshr i32 %95, 6
  %97 = getelementptr float, ptr addrspace(3) @global_smem, i32 %96
  %98 = getelementptr float, ptr addrspace(3) %97, i32 %95
  %99 = or disjoint i32 %72, 224
  %100 = lshr i32 %99, 6
  %101 = getelementptr float, ptr addrspace(3) @global_smem, i32 %100
  %102 = getelementptr float, ptr addrspace(3) %101, i32 %99
  %103 = lshr i32 %73, 6
  %104 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %103
  %105 = getelementptr inbounds float, ptr addrspace(3) %104, i32 %73
  %106 = or disjoint i32 %73, 512
  %107 = lshr i32 %106, 6
  %108 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %107
  %109 = getelementptr inbounds float, ptr addrspace(3) %108, i32 %106
  %110 = or disjoint i32 %73, 1024
  %111 = lshr i32 %110, 6
  %112 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %111
  %113 = getelementptr inbounds float, ptr addrspace(3) %112, i32 %110
  %114 = or disjoint i32 %73, 1536
  %115 = lshr i32 %114, 6
  %116 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %115
  %117 = getelementptr inbounds float, ptr addrspace(3) %116, i32 %114
  %118 = or disjoint i32 %73, 2048
  %119 = lshr i32 %118, 6
  %120 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %119
  %121 = getelementptr inbounds float, ptr addrspace(3) %120, i32 %118
  %122 = or disjoint i32 %73, 2560
  %123 = lshr i32 %122, 6
  %124 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %123
  %125 = getelementptr inbounds float, ptr addrspace(3) %124, i32 %122
  %126 = or disjoint i32 %73, 3072
  %127 = lshr i32 %126, 6
  %128 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %127
  %129 = getelementptr inbounds float, ptr addrspace(3) %128, i32 %126
  %130 = or disjoint i32 %73, 3584
  %131 = lshr i32 %130, 6
  %132 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %131
  %133 = getelementptr inbounds float, ptr addrspace(3) %132, i32 %130
  %134 = shl i32 %13, 6
  %135 = and i32 %134, 4032
  %.reass56 = or disjoint i32 %135, %32
  %136 = and i32 %40, 2044
  %137 = lshr exact i32 %135, 2
  %138 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %137
  %139 = getelementptr float, ptr addrspace(3) %138, i32 %.reass56
  %140 = or disjoint i32 %.reass56, 8
  %141 = getelementptr float, ptr addrspace(3) %138, i32 %140
  %142 = or disjoint i32 %.reass56, 16
  %143 = getelementptr float, ptr addrspace(3) %138, i32 %142
  %144 = or disjoint i32 %.reass56, 24
  %145 = getelementptr float, ptr addrspace(3) %138, i32 %144
  %146 = or disjoint i32 %.reass56, 32
  %147 = getelementptr float, ptr addrspace(3) %138, i32 %146
  %148 = or disjoint i32 %.reass56, 40
  %149 = getelementptr float, ptr addrspace(3) %138, i32 %148
  %150 = or disjoint i32 %.reass56, 48
  %151 = getelementptr float, ptr addrspace(3) %138, i32 %150
  %152 = or disjoint i32 %.reass56, 56
  %153 = getelementptr float, ptr addrspace(3) %138, i32 %152
  %154 = lshr i32 %40, 4
  %155 = and i32 %154, 124
  %156 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %155
  %157 = getelementptr inbounds float, ptr addrspace(3) %156, i32 %136
  %158 = or disjoint i32 %136, 2048
  %159 = lshr i32 %158, 4
  %160 = and i32 %159, 252
  %161 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %160
  %162 = getelementptr inbounds float, ptr addrspace(3) %161, i32 %158
  %163 = zext nneg i32 %41 to i64, !dbg !25
  %164 = sext i32 %50 to i64, !dbg !25
  %165 = sext i32 %51 to i64, !dbg !25
  %166 = zext nneg i32 %39 to i64, !dbg !25
  %167 = zext nneg i32 %38 to i64, !dbg !25
  %168 = zext nneg i32 %37 to i64, !dbg !25
  %169 = zext nneg i32 %36 to i64, !dbg !25
  %170 = zext nneg i32 %35 to i64, !dbg !25
  %171 = zext nneg i32 %34 to i64, !dbg !25
  %172 = zext nneg i32 %33 to i64, !dbg !25
  %173 = getelementptr inbounds i8, ptr addrspace(3) %157, i32 4
  %174 = getelementptr inbounds i8, ptr addrspace(3) %157, i32 8
  %175 = getelementptr inbounds i8, ptr addrspace(3) %157, i32 12
  br label %176, !dbg !25

176:                                              ; preds = %10, %._crit_edge
  %indvars.iv = phi i64 [ 0, %10 ], [ %indvars.iv.next, %._crit_edge ]
  %177 = phi float [ 0.000000e+00, %10 ], [ %553, %._crit_edge ]
  %178 = phi float [ 0.000000e+00, %10 ], [ %554, %._crit_edge ]
  %179 = phi float [ 0.000000e+00, %10 ], [ %555, %._crit_edge ]
  %180 = phi float [ 0.000000e+00, %10 ], [ %556, %._crit_edge ]
  %181 = phi float [ 0.000000e+00, %10 ], [ %557, %._crit_edge ]
  %182 = phi float [ 0.000000e+00, %10 ], [ %558, %._crit_edge ]
  %183 = phi float [ 0.000000e+00, %10 ], [ %559, %._crit_edge ]
  %184 = phi float [ 0.000000e+00, %10 ], [ %560, %._crit_edge ]
  %185 = phi float [ 0.000000e+00, %10 ], [ %545, %._crit_edge ]
  %186 = phi float [ 0.000000e+00, %10 ], [ %546, %._crit_edge ]
  %187 = phi float [ 0.000000e+00, %10 ], [ %547, %._crit_edge ]
  %188 = phi float [ 0.000000e+00, %10 ], [ %548, %._crit_edge ]
  %189 = phi float [ 0.000000e+00, %10 ], [ %549, %._crit_edge ]
  %190 = phi float [ 0.000000e+00, %10 ], [ %550, %._crit_edge ]
  %191 = phi float [ 0.000000e+00, %10 ], [ %551, %._crit_edge ]
  %192 = phi float [ 0.000000e+00, %10 ], [ %552, %._crit_edge ]
  %193 = phi float [ 0.000000e+00, %10 ], [ %537, %._crit_edge ]
  %194 = phi float [ 0.000000e+00, %10 ], [ %538, %._crit_edge ]
  %195 = phi float [ 0.000000e+00, %10 ], [ %539, %._crit_edge ]
  %196 = phi float [ 0.000000e+00, %10 ], [ %540, %._crit_edge ]
  %197 = phi float [ 0.000000e+00, %10 ], [ %541, %._crit_edge ]
  %198 = phi float [ 0.000000e+00, %10 ], [ %542, %._crit_edge ]
  %199 = phi float [ 0.000000e+00, %10 ], [ %543, %._crit_edge ]
  %200 = phi float [ 0.000000e+00, %10 ], [ %544, %._crit_edge ]
  %201 = or disjoint i64 %indvars.iv, %172, !dbg !26
  %202 = or disjoint i64 %indvars.iv, %171, !dbg !26
  %203 = or disjoint i64 %indvars.iv, %170, !dbg !26
  %204 = or disjoint i64 %indvars.iv, %169, !dbg !26
  %205 = or disjoint i64 %indvars.iv, %168, !dbg !26
  %206 = or disjoint i64 %indvars.iv, %167, !dbg !26
  %207 = or disjoint i64 %indvars.iv, %166, !dbg !26
  %208 = or disjoint i64 %indvars.iv, %163, !dbg !26
  %209 = trunc nuw nsw i64 %indvars.iv to i32, !dbg !27
  %210 = lshr i32 %209, 12, !dbg !27
  %211 = trunc nuw nsw i64 %201 to i32, !dbg !27
  %212 = lshr i32 %211, 12, !dbg !27
  %213 = trunc nuw nsw i64 %202 to i32, !dbg !27
  %214 = lshr i32 %213, 12, !dbg !27
  %215 = trunc nuw nsw i64 %203 to i32, !dbg !27
  %216 = lshr i32 %215, 12, !dbg !27
  %217 = trunc nuw nsw i64 %204 to i32, !dbg !27
  %218 = lshr i32 %217, 12, !dbg !27
  %219 = trunc nuw nsw i64 %205 to i32, !dbg !27
  %220 = lshr i32 %219, 12, !dbg !27
  %221 = trunc nuw nsw i64 %206 to i32, !dbg !27
  %222 = lshr i32 %221, 12, !dbg !27
  %223 = trunc nuw nsw i64 %207 to i32, !dbg !27
  %224 = lshr i32 %223, 12, !dbg !27
  %225 = lshr exact i64 %indvars.iv, 6, !dbg !28
  %226 = and i64 %225, 63, !dbg !28
  %227 = lshr i64 %201, 6, !dbg !28
  %228 = and i64 %227, 63, !dbg !28
  %229 = lshr i64 %202, 6, !dbg !28
  %230 = and i64 %229, 63, !dbg !28
  %231 = lshr i64 %203, 6, !dbg !28
  %232 = and i64 %231, 63, !dbg !28
  %233 = lshr i64 %204, 6, !dbg !28
  %234 = and i64 %233, 63, !dbg !28
  %235 = lshr i64 %205, 6, !dbg !28
  %236 = and i64 %235, 63, !dbg !28
  %237 = lshr i64 %206, 6, !dbg !28
  %238 = and i64 %237, 63, !dbg !28
  %239 = lshr i64 %207, 6, !dbg !28
  %240 = and i64 %239, 63, !dbg !28
  %241 = or disjoint i32 %210, %49, !dbg !29
  %242 = add nsw i32 %212, %49, !dbg !29
  %243 = add nsw i32 %214, %49, !dbg !29
  %244 = add nsw i32 %216, %49, !dbg !29
  %245 = add nsw i32 %218, %49, !dbg !29
  %246 = add nsw i32 %220, %49, !dbg !29
  %247 = add nsw i32 %222, %49, !dbg !29
  %248 = add nsw i32 %224, %49, !dbg !29
  %249 = sext i32 %241 to i64, !dbg !30
  %250 = getelementptr i64, ptr addrspace(1) %0, i64 %249, !dbg !30
  %251 = sext i32 %242 to i64, !dbg !30
  %252 = getelementptr i64, ptr addrspace(1) %0, i64 %251, !dbg !30
  %253 = sext i32 %243 to i64, !dbg !30
  %254 = getelementptr i64, ptr addrspace(1) %0, i64 %253, !dbg !30
  %255 = sext i32 %244 to i64, !dbg !30
  %256 = getelementptr i64, ptr addrspace(1) %0, i64 %255, !dbg !30
  %257 = sext i32 %245 to i64, !dbg !30
  %258 = getelementptr i64, ptr addrspace(1) %0, i64 %257, !dbg !30
  %259 = sext i32 %246 to i64, !dbg !30
  %260 = getelementptr i64, ptr addrspace(1) %0, i64 %259, !dbg !30
  %261 = sext i32 %247 to i64, !dbg !30
  %262 = getelementptr i64, ptr addrspace(1) %0, i64 %261, !dbg !30
  %263 = sext i32 %248 to i64, !dbg !30
  %264 = getelementptr i64, ptr addrspace(1) %0, i64 %263, !dbg !30
  %265 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %250, i1 %24, i1 %24) #3, !dbg !31
  %266 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %252, i1 %24, i1 %24) #3, !dbg !31
  %267 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %254, i1 %24, i1 %24) #3, !dbg !31
  %268 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %256, i1 %24, i1 %24) #3, !dbg !31
  %269 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %258, i1 %24, i1 %24) #3, !dbg !31
  %270 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %260, i1 %24, i1 %24) #3, !dbg !31
  %271 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %262, i1 %24, i1 %24) #3, !dbg !31
  %272 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];\0A\09@!$3 mov.u64 $0, 0x0;", "=l,l,b,b"(ptr addrspace(1) %264, i1 %24, i1 %24) #3, !dbg !31
  %273 = getelementptr i64, ptr addrspace(1) %0, i64 %226, !dbg !32
  %274 = getelementptr i64, ptr addrspace(1) %0, i64 %228, !dbg !32
  %275 = getelementptr i64, ptr addrspace(1) %0, i64 %230, !dbg !32
  %276 = getelementptr i64, ptr addrspace(1) %0, i64 %232, !dbg !32
  %277 = getelementptr i64, ptr addrspace(1) %0, i64 %234, !dbg !32
  %278 = getelementptr i64, ptr addrspace(1) %0, i64 %236, !dbg !32
  %279 = getelementptr i64, ptr addrspace(1) %0, i64 %238, !dbg !32
  %280 = getelementptr i64, ptr addrspace(1) %0, i64 %240, !dbg !32
  %281 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %273, i1 true) #3, !dbg !33
  %282 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %274, i1 true) #3, !dbg !33
  %283 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %275, i1 true) #3, !dbg !33
  %284 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %276, i1 true) #3, !dbg !33
  %285 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %277, i1 true) #3, !dbg !33
  %286 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %278, i1 true) #3, !dbg !33
  %287 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %279, i1 true) #3, !dbg !33
  %288 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %280, i1 true) #3, !dbg !33
  %289 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %55, i1 true) #3, !dbg !34
  %290 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %57, i1 true) #3, !dbg !34
  %291 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %59, i1 true) #3, !dbg !34
  %292 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %61, i1 true) #3, !dbg !34
  %293 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %63, i1 true) #3, !dbg !34
  %294 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %65, i1 true) #3, !dbg !34
  %295 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %67, i1 true) #3, !dbg !34
  %296 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %69, i1 true) #3, !dbg !34
  %297 = add nuw nsw i64 %208, %164, !dbg !35
  %298 = add nuw nsw i64 %208, %165, !dbg !35
  %299 = getelementptr float, ptr addrspace(1) %3, i64 %297, !dbg !36
  %300 = getelementptr float, ptr addrspace(1) %3, i64 %298, !dbg !36
  %301 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %299, i1 %25, i32 0, i1 %25, i32 0, i1 %25, i32 0, i1 %25, i32 0, i1 %25) #3, !dbg !37
  %302 = extractvalue { i32, i32, i32, i32 } %301, 0, !dbg !37
  %303 = extractvalue { i32, i32, i32, i32 } %301, 1, !dbg !37
  %304 = extractvalue { i32, i32, i32, i32 } %301, 2, !dbg !37
  %305 = extractvalue { i32, i32, i32, i32 } %301, 3, !dbg !37
  %306 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %300, i1 %26, i32 0, i1 %26, i32 0, i1 %26, i32 0, i1 %26, i32 0, i1 %26) #3, !dbg !37
  %307 = extractvalue { i32, i32, i32, i32 } %306, 0, !dbg !37
  %308 = extractvalue { i32, i32, i32, i32 } %306, 1, !dbg !37
  %309 = extractvalue { i32, i32, i32, i32 } %306, 2, !dbg !37
  %310 = extractvalue { i32, i32, i32, i32 } %306, 3, !dbg !37
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %311 = insertelement <1 x i32> poison, i32 %302, i64 0, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %76, <1 x i32> %311, i1 true) #3, !dbg !37
  %312 = insertelement <1 x i32> poison, i32 %303, i64 0, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %80, <1 x i32> %312, i1 true) #3, !dbg !37
  %313 = insertelement <1 x i32> poison, i32 %304, i64 0, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %84, <1 x i32> %313, i1 true) #3, !dbg !37
  %314 = insertelement <1 x i32> poison, i32 %305, i64 0, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %88, <1 x i32> %314, i1 true) #3, !dbg !37
  %315 = insertelement <1 x i32> poison, i32 %307, i64 0, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %90, <1 x i32> %315, i1 true) #3, !dbg !37
  %316 = insertelement <1 x i32> poison, i32 %308, i64 0, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %94, <1 x i32> %316, i1 true) #3, !dbg !37
  %317 = insertelement <1 x i32> poison, i32 %309, i64 0, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %98, <1 x i32> %317, i1 true) #3, !dbg !37
  %318 = insertelement <1 x i32> poison, i32 %310, i64 0, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %102, <1 x i32> %318, i1 true) #3, !dbg !37
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %319 = load float, ptr addrspace(3) %105, align 4, !dbg !37
  %320 = load float, ptr addrspace(3) %109, align 4, !dbg !37
  %321 = load float, ptr addrspace(3) %113, align 4, !dbg !37
  %322 = load float, ptr addrspace(3) %117, align 4, !dbg !37
  %323 = load float, ptr addrspace(3) %121, align 4, !dbg !37
  %324 = load float, ptr addrspace(3) %125, align 4, !dbg !37
  %325 = load float, ptr addrspace(3) %129, align 4, !dbg !37
  %326 = load float, ptr addrspace(3) %133, align 4, !dbg !37
  %327 = lshr i64 %265, 58, !dbg !38
  %328 = and i64 %327, 32, !dbg !38
  %329 = add i64 %328, %265, !dbg !38
  %330 = lshr i64 %266, 58, !dbg !38
  %331 = and i64 %330, 32, !dbg !38
  %332 = add i64 %331, %266, !dbg !38
  %333 = lshr i64 %267, 58, !dbg !38
  %334 = and i64 %333, 32, !dbg !38
  %335 = add i64 %334, %267, !dbg !38
  %336 = lshr i64 %268, 58, !dbg !38
  %337 = and i64 %336, 32, !dbg !38
  %338 = add i64 %337, %268, !dbg !38
  %339 = lshr i64 %269, 58, !dbg !38
  %340 = and i64 %339, 32, !dbg !38
  %341 = add i64 %340, %269, !dbg !38
  %342 = lshr i64 %270, 58, !dbg !38
  %343 = and i64 %342, 32, !dbg !38
  %344 = add i64 %343, %270, !dbg !38
  %345 = lshr i64 %271, 58, !dbg !38
  %346 = and i64 %345, 32, !dbg !38
  %347 = add i64 %346, %271, !dbg !38
  %348 = lshr i64 %272, 58, !dbg !38
  %349 = and i64 %348, 32, !dbg !38
  %350 = add i64 %349, %272, !dbg !38
  %351 = lshr i64 %281, 58, !dbg !39
  %352 = and i64 %351, 32, !dbg !39
  %353 = add i64 %352, %281, !dbg !39
  %354 = lshr i64 %282, 58, !dbg !39
  %355 = and i64 %354, 32, !dbg !39
  %356 = add i64 %355, %282, !dbg !39
  %357 = lshr i64 %283, 58, !dbg !39
  %358 = and i64 %357, 32, !dbg !39
  %359 = add i64 %358, %283, !dbg !39
  %360 = lshr i64 %284, 58, !dbg !39
  %361 = and i64 %360, 32, !dbg !39
  %362 = add i64 %361, %284, !dbg !39
  %363 = lshr i64 %285, 58, !dbg !39
  %364 = and i64 %363, 32, !dbg !39
  %365 = add i64 %364, %285, !dbg !39
  %366 = lshr i64 %286, 58, !dbg !39
  %367 = and i64 %366, 32, !dbg !39
  %368 = add i64 %367, %286, !dbg !39
  %369 = lshr i64 %287, 58, !dbg !39
  %370 = and i64 %369, 32, !dbg !39
  %371 = add i64 %370, %287, !dbg !39
  %372 = lshr i64 %288, 58, !dbg !39
  %373 = and i64 %372, 32, !dbg !39
  %374 = add i64 %373, %288, !dbg !39
  %375 = lshr i64 %289, 58, !dbg !40
  %376 = and i64 %375, 32, !dbg !40
  %377 = lshr i64 %290, 58, !dbg !40
  %378 = and i64 %377, 32, !dbg !40
  %379 = lshr i64 %291, 58, !dbg !40
  %380 = and i64 %379, 32, !dbg !40
  %381 = lshr i64 %292, 58, !dbg !40
  %382 = and i64 %381, 32, !dbg !40
  %383 = lshr i64 %293, 58, !dbg !40
  %384 = and i64 %383, 32, !dbg !40
  %385 = lshr i64 %294, 58, !dbg !40
  %386 = and i64 %385, 32, !dbg !40
  %387 = lshr i64 %295, 58, !dbg !40
  %388 = and i64 %387, 32, !dbg !40
  %389 = lshr i64 %296, 58, !dbg !40
  %390 = and i64 %389, 32, !dbg !40
  %391 = getelementptr float, ptr addrspace(1) %1, i64 %289, !dbg !41
  %392 = getelementptr float, ptr addrspace(1) %391, i64 %376, !dbg !41
  %.idx = shl i64 %353, 7, !dbg !41
  %393 = getelementptr i8, ptr addrspace(1) %392, i64 %.idx, !dbg !41
  %.idx4 = shl i64 %329, 12, !dbg !41
  %394 = getelementptr i8, ptr addrspace(1) %393, i64 %.idx4, !dbg !41
  %395 = getelementptr float, ptr addrspace(1) %394, i64 %53, !dbg !41
  %396 = getelementptr float, ptr addrspace(1) %1, i64 %290, !dbg !41
  %397 = getelementptr float, ptr addrspace(1) %396, i64 %378, !dbg !41
  %.idx5 = shl i64 %356, 7, !dbg !41
  %398 = getelementptr i8, ptr addrspace(1) %397, i64 %.idx5, !dbg !41
  %.idx6 = shl i64 %332, 12, !dbg !41
  %399 = getelementptr i8, ptr addrspace(1) %398, i64 %.idx6, !dbg !41
  %400 = getelementptr float, ptr addrspace(1) %399, i64 %53, !dbg !41
  %401 = getelementptr float, ptr addrspace(1) %1, i64 %291, !dbg !41
  %402 = getelementptr float, ptr addrspace(1) %401, i64 %380, !dbg !41
  %.idx7 = shl i64 %359, 7, !dbg !41
  %403 = getelementptr i8, ptr addrspace(1) %402, i64 %.idx7, !dbg !41
  %.idx8 = shl i64 %335, 12, !dbg !41
  %404 = getelementptr i8, ptr addrspace(1) %403, i64 %.idx8, !dbg !41
  %405 = getelementptr float, ptr addrspace(1) %404, i64 %53, !dbg !41
  %406 = getelementptr float, ptr addrspace(1) %1, i64 %292, !dbg !41
  %407 = getelementptr float, ptr addrspace(1) %406, i64 %382, !dbg !41
  %.idx9 = shl i64 %362, 7, !dbg !41
  %408 = getelementptr i8, ptr addrspace(1) %407, i64 %.idx9, !dbg !41
  %.idx10 = shl i64 %338, 12, !dbg !41
  %409 = getelementptr i8, ptr addrspace(1) %408, i64 %.idx10, !dbg !41
  %410 = getelementptr float, ptr addrspace(1) %409, i64 %53, !dbg !41
  %411 = getelementptr float, ptr addrspace(1) %1, i64 %293, !dbg !41
  %412 = getelementptr float, ptr addrspace(1) %411, i64 %384, !dbg !41
  %.idx11 = shl i64 %365, 7, !dbg !41
  %413 = getelementptr i8, ptr addrspace(1) %412, i64 %.idx11, !dbg !41
  %.idx12 = shl i64 %341, 12, !dbg !41
  %414 = getelementptr i8, ptr addrspace(1) %413, i64 %.idx12, !dbg !41
  %415 = getelementptr float, ptr addrspace(1) %414, i64 %53, !dbg !41
  %416 = getelementptr float, ptr addrspace(1) %1, i64 %294, !dbg !41
  %417 = getelementptr float, ptr addrspace(1) %416, i64 %386, !dbg !41
  %.idx13 = shl i64 %368, 7, !dbg !41
  %418 = getelementptr i8, ptr addrspace(1) %417, i64 %.idx13, !dbg !41
  %.idx14 = shl i64 %344, 12, !dbg !41
  %419 = getelementptr i8, ptr addrspace(1) %418, i64 %.idx14, !dbg !41
  %420 = getelementptr float, ptr addrspace(1) %419, i64 %53, !dbg !41
  %421 = getelementptr float, ptr addrspace(1) %1, i64 %295, !dbg !41
  %422 = getelementptr float, ptr addrspace(1) %421, i64 %388, !dbg !41
  %.idx15 = shl i64 %371, 7, !dbg !41
  %423 = getelementptr i8, ptr addrspace(1) %422, i64 %.idx15, !dbg !41
  %.idx16 = shl i64 %347, 12, !dbg !41
  %424 = getelementptr i8, ptr addrspace(1) %423, i64 %.idx16, !dbg !41
  %425 = getelementptr float, ptr addrspace(1) %424, i64 %53, !dbg !41
  %426 = getelementptr float, ptr addrspace(1) %1, i64 %296, !dbg !41
  %427 = getelementptr float, ptr addrspace(1) %426, i64 %390, !dbg !41
  %.idx17 = shl i64 %374, 7, !dbg !41
  %428 = getelementptr i8, ptr addrspace(1) %427, i64 %.idx17, !dbg !41
  %.idx18 = shl i64 %350, 12, !dbg !41
  %429 = getelementptr i8, ptr addrspace(1) %428, i64 %.idx18, !dbg !41
  %430 = getelementptr float, ptr addrspace(1) %429, i64 %53, !dbg !41
  %431 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %395, i1 %24) #3, !dbg !42
  %432 = bitcast i32 %431 to float, !dbg !42
  %433 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %400, i1 %24) #3, !dbg !42
  %434 = bitcast i32 %433 to float, !dbg !42
  %435 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %405, i1 %24) #3, !dbg !42
  %436 = bitcast i32 %435 to float, !dbg !42
  %437 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %410, i1 %24) #3, !dbg !42
  %438 = bitcast i32 %437 to float, !dbg !42
  %439 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %415, i1 %24) #3, !dbg !42
  %440 = bitcast i32 %439 to float, !dbg !42
  %441 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %420, i1 %24) #3, !dbg !42
  %442 = bitcast i32 %441 to float, !dbg !42
  %443 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %425, i1 %24) #3, !dbg !42
  %444 = bitcast i32 %443 to float, !dbg !42
  %445 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %430, i1 %24) #3, !dbg !42
  %446 = bitcast i32 %445 to float, !dbg !42
  %447 = fadd float %48, %432, !dbg !43
  %448 = fadd float %48, %434, !dbg !43
  %449 = fadd float %48, %436, !dbg !43
  %450 = fadd float %48, %438, !dbg !43
  %451 = fadd float %48, %440, !dbg !43
  %452 = fadd float %48, %442, !dbg !43
  %453 = fadd float %48, %444, !dbg !43
  %454 = fadd float %48, %446, !dbg !43
  %455 = fadd float %319, %447, !dbg !44
  %456 = fadd float %320, %448, !dbg !44
  %457 = fadd float %321, %449, !dbg !44
  %458 = fadd float %322, %450, !dbg !44
  %459 = fadd float %323, %451, !dbg !44
  %460 = fadd float %324, %452, !dbg !44
  %461 = fadd float %325, %453, !dbg !44
  %462 = fadd float %326, %454, !dbg !44
  %463 = icmp eq i64 %indvars.iv, 0, !dbg !45
  br i1 %463, label %._crit_edge, label %464, !dbg !46

464:                                              ; preds = %176
  %465 = fsub float %455, %193, !dbg !50
  %466 = fsub float %456, %194, !dbg !50
  %467 = fsub float %457, %195, !dbg !50
  %468 = fsub float %458, %196, !dbg !50
  %469 = fsub float %459, %197, !dbg !50
  %470 = fsub float %460, %198, !dbg !50
  %471 = fsub float %461, %199, !dbg !50
  %472 = fsub float %462, %200, !dbg !50
  %473 = fadd float %177, 1.000000e+00, !dbg !51
  %474 = fadd float %178, 1.000000e+00, !dbg !51
  %475 = fadd float %179, 1.000000e+00, !dbg !51
  %476 = fadd float %180, 1.000000e+00, !dbg !51
  %477 = fadd float %181, 1.000000e+00, !dbg !51
  %478 = fadd float %182, 1.000000e+00, !dbg !51
  %479 = fadd float %183, 1.000000e+00, !dbg !51
  %480 = fadd float %184, 1.000000e+00, !dbg !51
  %481 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %465, float %473) #3, !dbg !52
  %482 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %466, float %474) #3, !dbg !52
  %483 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %467, float %475) #3, !dbg !52
  %484 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %468, float %476) #3, !dbg !52
  %485 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %469, float %477) #3, !dbg !52
  %486 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %470, float %478) #3, !dbg !52
  %487 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %471, float %479) #3, !dbg !52
  %488 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %472, float %480) #3, !dbg !52
  %489 = fadd float %193, %481, !dbg !53
  %490 = fadd float %194, %482, !dbg !53
  %491 = fadd float %195, %483, !dbg !53
  %492 = fadd float %196, %484, !dbg !53
  %493 = fadd float %197, %485, !dbg !53
  %494 = fadd float %198, %486, !dbg !53
  %495 = fadd float %199, %487, !dbg !53
  %496 = fadd float %200, %488, !dbg !53
  %497 = fsub float %455, %489, !dbg !54
  %498 = fsub float %456, %490, !dbg !54
  %499 = fsub float %457, %491, !dbg !54
  %500 = fsub float %458, %492, !dbg !54
  %501 = fsub float %459, %493, !dbg !54
  %502 = fsub float %460, %494, !dbg !54
  %503 = fsub float %461, %495, !dbg !54
  %504 = fsub float %462, %496, !dbg !54
  %505 = fmul float %465, %497, !dbg !55
  %506 = fmul float %466, %498, !dbg !55
  %507 = fmul float %467, %499, !dbg !55
  %508 = fmul float %468, %500, !dbg !55
  %509 = fmul float %469, %501, !dbg !55
  %510 = fmul float %470, %502, !dbg !55
  %511 = fmul float %471, %503, !dbg !55
  %512 = fmul float %472, %504, !dbg !55
  %513 = fadd float %185, %505, !dbg !56
  %514 = fadd float %186, %506, !dbg !56
  %515 = fadd float %187, %507, !dbg !56
  %516 = fadd float %188, %508, !dbg !56
  %517 = fadd float %189, %509, !dbg !56
  %518 = fadd float %190, %510, !dbg !56
  %519 = fadd float %191, %511, !dbg !56
  %520 = fadd float %192, %512, !dbg !56
  br label %._crit_edge, !dbg !46

._crit_edge:                                      ; preds = %176, %464
  %521 = phi float [ %513, %464 ], [ 0.000000e+00, %176 ], !dbg !49
  %522 = phi float [ %514, %464 ], [ 0.000000e+00, %176 ], !dbg !49
  %523 = phi float [ %515, %464 ], [ 0.000000e+00, %176 ], !dbg !49
  %524 = phi float [ %516, %464 ], [ 0.000000e+00, %176 ], !dbg !49
  %525 = phi float [ %517, %464 ], [ 0.000000e+00, %176 ], !dbg !49
  %526 = phi float [ %518, %464 ], [ 0.000000e+00, %176 ], !dbg !49
  %527 = phi float [ %519, %464 ], [ 0.000000e+00, %176 ], !dbg !49
  %528 = phi float [ %520, %464 ], [ 0.000000e+00, %176 ], !dbg !49
  %.pn33 = phi float [ %489, %464 ], [ %455, %176 ]
  %.pn31 = phi float [ %490, %464 ], [ %456, %176 ]
  %.pn29 = phi float [ %491, %464 ], [ %457, %176 ]
  %.pn27 = phi float [ %492, %464 ], [ %458, %176 ]
  %.pn25 = phi float [ %493, %464 ], [ %459, %176 ]
  %.pn23 = phi float [ %494, %464 ], [ %460, %176 ]
  %.pn21 = phi float [ %495, %464 ], [ %461, %176 ]
  %.pn19 = phi float [ %496, %464 ], [ %462, %176 ]
  %529 = phi float [ %473, %464 ], [ 1.000000e+00, %176 ], !dbg !49
  %530 = phi float [ %474, %464 ], [ 1.000000e+00, %176 ], !dbg !49
  %531 = phi float [ %475, %464 ], [ 1.000000e+00, %176 ], !dbg !49
  %532 = phi float [ %476, %464 ], [ 1.000000e+00, %176 ], !dbg !49
  %533 = phi float [ %477, %464 ], [ 1.000000e+00, %176 ], !dbg !49
  %534 = phi float [ %478, %464 ], [ 1.000000e+00, %176 ], !dbg !49
  %535 = phi float [ %479, %464 ], [ 1.000000e+00, %176 ], !dbg !49
  %536 = phi float [ %480, %464 ], [ 1.000000e+00, %176 ], !dbg !49
  %537 = select i1 %24, float %.pn33, float %193, !dbg !57
  %538 = select i1 %24, float %.pn31, float %194, !dbg !57
  %539 = select i1 %24, float %.pn29, float %195, !dbg !57
  %540 = select i1 %24, float %.pn27, float %196, !dbg !57
  %541 = select i1 %24, float %.pn25, float %197, !dbg !57
  %542 = select i1 %24, float %.pn23, float %198, !dbg !57
  %543 = select i1 %24, float %.pn21, float %199, !dbg !57
  %544 = select i1 %24, float %.pn19, float %200, !dbg !57
  %545 = select i1 %24, float %521, float %185, !dbg !58
  %546 = select i1 %24, float %522, float %186, !dbg !58
  %547 = select i1 %24, float %523, float %187, !dbg !58
  %548 = select i1 %24, float %524, float %188, !dbg !58
  %549 = select i1 %24, float %525, float %189, !dbg !58
  %550 = select i1 %24, float %526, float %190, !dbg !58
  %551 = select i1 %24, float %527, float %191, !dbg !58
  %552 = select i1 %24, float %528, float %192, !dbg !58
  %553 = select i1 %24, float %529, float %177, !dbg !59
  %554 = select i1 %24, float %530, float %178, !dbg !59
  %555 = select i1 %24, float %531, float %179, !dbg !59
  %556 = select i1 %24, float %532, float %180, !dbg !59
  %557 = select i1 %24, float %533, float %181, !dbg !59
  %558 = select i1 %24, float %534, float %182, !dbg !59
  %559 = select i1 %24, float %535, float %183, !dbg !59
  %560 = select i1 %24, float %536, float %184, !dbg !59
  %561 = getelementptr float, ptr addrspace(1) %4, i64 %297, !dbg !60
  %562 = getelementptr float, ptr addrspace(1) %4, i64 %298, !dbg !60
  tail call void @llvm.nvvm.barrier0(), !dbg !61
  %563 = bitcast float %455 to <1 x i32>, !dbg !61
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %139, <1 x i32> %563, i1 true) #3, !dbg !61
  %564 = bitcast float %456 to <1 x i32>, !dbg !61
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %141, <1 x i32> %564, i1 true) #3, !dbg !61
  %565 = bitcast float %457 to <1 x i32>, !dbg !61
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %143, <1 x i32> %565, i1 true) #3, !dbg !61
  %566 = bitcast float %458 to <1 x i32>, !dbg !61
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %145, <1 x i32> %566, i1 true) #3, !dbg !61
  %567 = bitcast float %459 to <1 x i32>, !dbg !61
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %147, <1 x i32> %567, i1 true) #3, !dbg !61
  %568 = bitcast float %460 to <1 x i32>, !dbg !61
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %149, <1 x i32> %568, i1 true) #3, !dbg !61
  %569 = bitcast float %461 to <1 x i32>, !dbg !61
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %151, <1 x i32> %569, i1 true) #3, !dbg !61
  %570 = bitcast float %462 to <1 x i32>, !dbg !61
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %153, <1 x i32> %570, i1 true) #3, !dbg !61
  tail call void @llvm.nvvm.barrier0(), !dbg !61
  %571 = load <4 x i32>, ptr addrspace(3) %162, align 16, !dbg !61
  %.extract = load i32, ptr addrspace(3) %157, align 16, !dbg !61
  %.extract41 = load i32, ptr addrspace(3) %173, align 4, !dbg !61
  %.extract42 = load i32, ptr addrspace(3) %174, align 8, !dbg !61
  %.extract43 = load i32, ptr addrspace(3) %175, align 4, !dbg !61
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract41, i32 %.extract42, i32 %.extract43, ptr addrspace(1) %561, i1 %25) #3, !dbg !61
  %.extract44 = extractelement <4 x i32> %571, i64 0, !dbg !61
  %.extract45 = extractelement <4 x i32> %571, i64 1, !dbg !61
  %.extract46 = extractelement <4 x i32> %571, i64 2, !dbg !61
  %.extract47 = extractelement <4 x i32> %571, i64 3, !dbg !61
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract44, i32 %.extract45, i32 %.extract46, i32 %.extract47, ptr addrspace(1) %562, i1 %26) #3, !dbg !61
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 64, !dbg !25
  %572 = icmp samesign ult i64 %indvars.iv, 65472, !dbg !25
  br i1 %572, label %176, label %573, !dbg !25

573:                                              ; preds = %._crit_edge
  tail call void @llvm.nvvm.barrier0(), !dbg !62
  %574 = fsub float %538, %537, !dbg !64
  %575 = fadd float %553, %554, !dbg !66
  %576 = fcmp oeq float %575, 0.000000e+00, !dbg !67
  %577 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %554, float %575) #3, !dbg !68
  %578 = select i1 %576, float 0.000000e+00, float %577, !dbg !69
  %579 = fmul float %574, %578, !dbg !70
  %580 = fadd float %537, %579, !dbg !71
  %581 = fadd float %545, %546, !dbg !72
  %582 = fmul float %574, %574, !dbg !73
  %583 = fmul float %582, %553, !dbg !74
  %584 = fmul float %583, %578, !dbg !75
  %585 = fadd float %581, %584, !dbg !76
  %586 = fsub float %539, %580, !dbg !64
  %587 = fadd float %555, %575, !dbg !66
  %588 = fcmp oeq float %587, 0.000000e+00, !dbg !67
  %589 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %555, float %587) #3, !dbg !68
  %590 = select i1 %588, float 0.000000e+00, float %589, !dbg !69
  %591 = fmul float %590, %586, !dbg !70
  %592 = fadd float %580, %591, !dbg !71
  %593 = fadd float %547, %585, !dbg !72
  %594 = fmul float %586, %586, !dbg !73
  %595 = fmul float %575, %594, !dbg !74
  %596 = fmul float %590, %595, !dbg !75
  %597 = fadd float %593, %596, !dbg !76
  %598 = fsub float %540, %592, !dbg !64
  %599 = fadd float %556, %587, !dbg !66
  %600 = fcmp oeq float %599, 0.000000e+00, !dbg !67
  %601 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %556, float %599) #3, !dbg !68
  %602 = select i1 %600, float 0.000000e+00, float %601, !dbg !69
  %603 = fmul float %602, %598, !dbg !70
  %604 = fadd float %592, %603, !dbg !71
  %605 = fadd float %548, %597, !dbg !72
  %606 = fmul float %598, %598, !dbg !73
  %607 = fmul float %587, %606, !dbg !74
  %608 = fmul float %602, %607, !dbg !75
  %609 = fadd float %605, %608, !dbg !76
  %610 = fsub float %541, %604, !dbg !64
  %611 = fadd float %557, %599, !dbg !66
  %612 = fcmp oeq float %611, 0.000000e+00, !dbg !67
  %613 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %557, float %611) #3, !dbg !68
  %614 = select i1 %612, float 0.000000e+00, float %613, !dbg !69
  %615 = fmul float %614, %610, !dbg !70
  %616 = fadd float %604, %615, !dbg !71
  %617 = fadd float %549, %609, !dbg !72
  %618 = fmul float %610, %610, !dbg !73
  %619 = fmul float %599, %618, !dbg !74
  %620 = fmul float %614, %619, !dbg !75
  %621 = fadd float %617, %620, !dbg !76
  %622 = fsub float %542, %616, !dbg !64
  %623 = fadd float %558, %611, !dbg !66
  %624 = fcmp oeq float %623, 0.000000e+00, !dbg !67
  %625 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %558, float %623) #3, !dbg !68
  %626 = select i1 %624, float 0.000000e+00, float %625, !dbg !69
  %627 = fmul float %626, %622, !dbg !70
  %628 = fadd float %616, %627, !dbg !71
  %629 = fadd float %550, %621, !dbg !72
  %630 = fmul float %622, %622, !dbg !73
  %631 = fmul float %611, %630, !dbg !74
  %632 = fmul float %626, %631, !dbg !75
  %633 = fadd float %629, %632, !dbg !76
  %634 = fsub float %543, %628, !dbg !64
  %635 = fadd float %559, %623, !dbg !66
  %636 = fcmp oeq float %635, 0.000000e+00, !dbg !67
  %637 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %559, float %635) #3, !dbg !68
  %638 = select i1 %636, float 0.000000e+00, float %637, !dbg !69
  %639 = fmul float %638, %634, !dbg !70
  %640 = fadd float %628, %639, !dbg !71
  %641 = fadd float %551, %633, !dbg !72
  %642 = fmul float %634, %634, !dbg !73
  %643 = fmul float %623, %642, !dbg !74
  %644 = fmul float %638, %643, !dbg !75
  %645 = fadd float %641, %644, !dbg !76
  %646 = fsub float %544, %640, !dbg !64
  %647 = fadd float %560, %635, !dbg !66
  %648 = fcmp oeq float %647, 0.000000e+00, !dbg !67
  %649 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %560, float %647) #3, !dbg !68
  %650 = select i1 %648, float 0.000000e+00, float %649, !dbg !69
  %651 = fmul float %650, %646, !dbg !70
  %652 = fadd float %640, %651, !dbg !71
  %653 = fadd float %552, %645, !dbg !72
  %654 = fmul float %646, %646, !dbg !73
  %655 = fmul float %635, %654, !dbg !74
  %656 = fmul float %650, %655, !dbg !75
  %657 = fadd float %653, %656, !dbg !76
  %658 = lshr i32 %13, 6, !dbg !62
  %659 = and i32 %658, 7, !dbg !62
  %660 = shl nuw nsw i32 %14, 3, !dbg !62
  %661 = or disjoint i32 %660, %659, !dbg !62
  %662 = getelementptr float, ptr addrspace(3) @global_smem, i32 %661, !dbg !62
  %663 = bitcast float %652 to <1 x i32>, !dbg !62
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %662, <1 x i32> %663, i1 true) #3, !dbg !62
  %664 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 2048), i32 %661, !dbg !62
  %665 = bitcast float %657 to <1 x i32>, !dbg !62
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %664, <1 x i32> %665, i1 true) #3, !dbg !62
  %666 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 4096), i32 %661, !dbg !62
  %667 = bitcast float %647 to <1 x i32>, !dbg !62
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %666, <1 x i32> %667, i1 true) #3, !dbg !62
  tail call void @llvm.nvvm.barrier0(), !dbg !62
  %668 = icmp slt i32 %13, 512, !dbg !62
  %669 = getelementptr float, ptr addrspace(3) @global_smem, i32 %13, !dbg !62
  %670 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %669, i1 %668) #3, !dbg !62
  %671 = bitcast i32 %670 to float, !dbg !62
  %672 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 2048), i32 %13, !dbg !62
  %673 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %672, i1 %668) #3, !dbg !62
  %674 = bitcast i32 %673 to float, !dbg !62
  %675 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 4096), i32 %13, !dbg !62
  %676 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %675, i1 %668) #3, !dbg !62
  %677 = bitcast i32 %676 to float, !dbg !62
  %678 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %670, i32 4, i32 31), !dbg !62
  %679 = bitcast i32 %678 to float, !dbg !62
  %680 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %673, i32 4, i32 31), !dbg !62
  %681 = bitcast i32 %680 to float, !dbg !62
  %682 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %676, i32 4, i32 31), !dbg !62
  %683 = bitcast i32 %682 to float, !dbg !62
  %684 = fsub float %679, %671, !dbg !64
  %685 = fadd float %677, %683, !dbg !66
  %686 = fcmp oeq float %685, 0.000000e+00, !dbg !67
  %687 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %683, float %685) #3, !dbg !68
  %688 = select i1 %686, float 0.000000e+00, float %687, !dbg !69
  %689 = fmul float %684, %688, !dbg !70
  %690 = fadd float %689, %671, !dbg !71
  %691 = fadd float %674, %681, !dbg !72
  %692 = fmul float %684, %684, !dbg !73
  %693 = fmul float %692, %677, !dbg !74
  %694 = fmul float %693, %688, !dbg !75
  %695 = fadd float %691, %694, !dbg !76
  %696 = bitcast float %690 to i32, !dbg !62
  %697 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %696, i32 2, i32 31), !dbg !62
  %698 = bitcast i32 %697 to float, !dbg !62
  %699 = bitcast float %695 to i32, !dbg !62
  %700 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %699, i32 2, i32 31), !dbg !62
  %701 = bitcast i32 %700 to float, !dbg !62
  %702 = bitcast float %685 to i32, !dbg !62
  %703 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %702, i32 2, i32 31), !dbg !62
  %704 = bitcast i32 %703 to float, !dbg !62
  %705 = fsub float %698, %690, !dbg !64
  %706 = fadd float %685, %704, !dbg !66
  %707 = fcmp oeq float %706, 0.000000e+00, !dbg !67
  %708 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %704, float %706) #3, !dbg !68
  %709 = select i1 %707, float 0.000000e+00, float %708, !dbg !69
  %710 = fmul float %705, %709, !dbg !70
  %711 = fadd float %690, %710, !dbg !71
  %712 = fadd float %695, %701, !dbg !72
  %713 = fmul float %705, %705, !dbg !73
  %714 = fmul float %685, %713, !dbg !74
  %715 = fmul float %709, %714, !dbg !75
  %716 = fadd float %712, %715, !dbg !76
  %717 = bitcast float %711 to i32, !dbg !62
  %718 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %717, i32 1, i32 31), !dbg !62
  %719 = bitcast i32 %718 to float, !dbg !62
  %720 = bitcast float %716 to i32, !dbg !62
  %721 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %720, i32 1, i32 31), !dbg !62
  %722 = bitcast i32 %721 to float, !dbg !62
  %723 = bitcast float %706 to i32, !dbg !62
  %724 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %723, i32 1, i32 31), !dbg !62
  %725 = bitcast i32 %724 to float, !dbg !62
  %726 = fsub float %719, %711, !dbg !64
  %727 = fadd float %706, %725, !dbg !66
  %728 = fcmp oeq float %727, 0.000000e+00, !dbg !67
  %729 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %725, float %727) #3, !dbg !68
  %730 = select i1 %728, float 0.000000e+00, float %729, !dbg !69
  %731 = fmul float %726, %730, !dbg !70
  %732 = fadd float %711, %731, !dbg !71
  %733 = fadd float %716, %722, !dbg !72
  %734 = fmul float %726, %726, !dbg !73
  %735 = fmul float %706, %734, !dbg !74
  %736 = fmul float %730, %735, !dbg !75
  %737 = fadd float %733, %736, !dbg !76
  %738 = and i32 %13, 7, !dbg !62
  %739 = icmp eq i32 %738, 0, !dbg !62
  %740 = and i1 %668, %739, !dbg !62
  %741 = bitcast float %732 to <1 x i32>, !dbg !62
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %669, <1 x i32> %741, i1 %740) #3, !dbg !62
  %742 = bitcast float %737 to <1 x i32>, !dbg !62
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %672, <1 x i32> %742, i1 %740) #3, !dbg !62
  %743 = bitcast float %727 to <1 x i32>, !dbg !62
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %675, <1 x i32> %743, i1 %740) #3, !dbg !62
  tail call void @llvm.nvvm.barrier0(), !dbg !62
  %744 = getelementptr float, ptr addrspace(3) @global_smem, i32 %660, !dbg !62
  %745 = load i32, ptr addrspace(3) %744, align 16, !dbg !62
  %746 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 2048), i32 %660, !dbg !62
  %747 = load i32, ptr addrspace(3) %746, align 16, !dbg !62
  %748 = getelementptr float, ptr addrspace(3) getelementptr (i8, ptr addrspace(3) @global_smem, i32 4096), i32 %660, !dbg !62
  %749 = load i32, ptr addrspace(3) %748, align 16, !dbg !62
  %750 = sext i32 %21 to i64, !dbg !77
  %751 = getelementptr float, ptr addrspace(1) %5, i64 %750, !dbg !77
  %752 = icmp eq i32 %659, 0, !dbg !78
  %753 = and i1 %752, %24, !dbg !78
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %745, ptr addrspace(1) %751, i1 %753) #3, !dbg !78
  %754 = getelementptr float, ptr addrspace(1) %6, i64 %750, !dbg !79
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %747, ptr addrspace(1) %754, i1 %753) #3, !dbg !80
  %755 = getelementptr float, ptr addrspace(1) %7, i64 %750, !dbg !81
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %749, ptr addrspace(1) %755, i1 %753) #3, !dbg !82
  ret void, !dbg !83
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cvufye4t4qgcnv7awu2oaqubrgkts4trqohebzwjbrqt5mgtqpsa.py", directory: "inductor_cache/vu")
!4 = !{ptr @triton_red_fused__unsafe_index_add_convolution_native_group_norm_33, !"kernel", i32 1}
!5 = !{ptr @triton_red_fused__unsafe_index_add_convolution_native_group_norm_33, !"reqntidx", i32 512}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_red_fused__unsafe_index_add_convolution_native_group_norm_33", linkageName: "triton_red_fused__unsafe_index_add_convolution_native_group_norm_33", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 27, column: 19, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 28, column: 26, scope: !7)
!19 = !DILocation(line: 29, column: 31, scope: !7)
!20 = !DILocation(line: 29, column: 36, scope: !7)
!21 = !DILocation(line: 41, column: 42, scope: !7)
!22 = !DILocation(line: 44, column: 46, scope: !7)
!23 = !DILocation(line: 55, column: 71, scope: !7)
!24 = !DILocation(line: 55, column: 65, scope: !7)
!25 = !DILocation(line: 34, column: 36, scope: !7)
!26 = !DILocation(line: 35, column: 27, scope: !7)
!27 = !DILocation(line: 37, column: 23, scope: !7)
!28 = !DILocation(line: 38, column: 31, scope: !7)
!29 = !DILocation(line: 41, column: 39, scope: !7)
!30 = !DILocation(line: 41, column: 34, scope: !7)
!31 = !DILocation(line: 41, column: 47, scope: !7)
!32 = !DILocation(line: 42, column: 34, scope: !7)
!33 = !DILocation(line: 42, column: 39, scope: !7)
!34 = !DILocation(line: 43, column: 39, scope: !7)
!35 = !DILocation(line: 44, column: 40, scope: !7)
!36 = !DILocation(line: 44, column: 35, scope: !7)
!37 = !DILocation(line: 44, column: 51, scope: !7)
!38 = !DILocation(line: 48, column: 36, scope: !7)
!39 = !DILocation(line: 51, column: 36, scope: !7)
!40 = !DILocation(line: 54, column: 39, scope: !7)
!41 = !DILocation(line: 55, column: 35, scope: !7)
!42 = !DILocation(line: 55, column: 76, scope: !7)
!43 = !DILocation(line: 56, column: 24, scope: !7)
!44 = !DILocation(line: 57, column: 24, scope: !7)
!45 = !DILocation(line: 60, column: 66, scope: !7)
!46 = !DILocation(line: 178, column: 7, scope: !47, inlinedAt: !49)
!47 = distinct !DILexicalBlockFile(scope: !7, file: !48, discriminator: 0)
!48 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!49 = !DILocation(line: 60, column: 55, scope: !7)
!50 = !DILocation(line: 183, column: 24, scope: !47, inlinedAt: !49)
!51 = !DILocation(line: 184, column: 30, scope: !47, inlinedAt: !49)
!52 = !DILocation(line: 185, column: 34, scope: !47, inlinedAt: !49)
!53 = !DILocation(line: 185, column: 26, scope: !47, inlinedAt: !49)
!54 = !DILocation(line: 186, column: 39, scope: !47, inlinedAt: !49)
!55 = !DILocation(line: 186, column: 31, scope: !47, inlinedAt: !49)
!56 = !DILocation(line: 186, column: 22, scope: !47, inlinedAt: !49)
!57 = !DILocation(line: 62, column: 54, scope: !7)
!58 = !DILocation(line: 63, column: 50, scope: !7)
!59 = !DILocation(line: 64, column: 58, scope: !7)
!60 = !DILocation(line: 65, column: 29, scope: !7)
!61 = !DILocation(line: 65, column: 52, scope: !7)
!62 = !DILocation(line: 204, column: 46, scope: !47, inlinedAt: !63)
!63 = !DILocation(line: 67, column: 44, scope: !7)
!64 = !DILocation(line: 192, column: 21, scope: !65, inlinedAt: !63)
!65 = distinct !DILexicalBlockFile(scope: !47, file: !48, discriminator: 0)
!66 = !DILocation(line: 193, column: 28, scope: !65, inlinedAt: !63)
!67 = !DILocation(line: 194, column: 39, scope: !65, inlinedAt: !63)
!68 = !DILocation(line: 194, column: 60, scope: !65, inlinedAt: !63)
!69 = !DILocation(line: 194, column: 49, scope: !65, inlinedAt: !63)
!70 = !DILocation(line: 196, column: 25, scope: !65, inlinedAt: !63)
!71 = !DILocation(line: 196, column: 17, scope: !65, inlinedAt: !63)
!72 = !DILocation(line: 197, column: 15, scope: !65, inlinedAt: !63)
!73 = !DILocation(line: 197, column: 30, scope: !65, inlinedAt: !63)
!74 = !DILocation(line: 197, column: 38, scope: !65, inlinedAt: !63)
!75 = !DILocation(line: 197, column: 49, scope: !65, inlinedAt: !63)
!76 = !DILocation(line: 197, column: 22, scope: !65, inlinedAt: !63)
!77 = !DILocation(line: 72, column: 25, scope: !7)
!78 = !DILocation(line: 72, column: 37, scope: !7)
!79 = !DILocation(line: 73, column: 25, scope: !7)
!80 = !DILocation(line: 73, column: 37, scope: !7)
!81 = !DILocation(line: 74, column: 25, scope: !7)
!82 = !DILocation(line: 74, column: 37, scope: !7)
!83 = !DILocation(line: 74, column: 4, scope: !7)
