<stg><name>master_fix</name>


<trans_list>

<trans id="214" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="9" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="12" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="25" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="51" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="32">
<![CDATA[
arrayctor.loop67:0 %d = alloca i32 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop67:1 %m_3_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_3_10_loc"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop67:2 %m_3_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_3_7_loc"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop67:3 %m_2_03_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_2_03_loc"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop67:4 %m_3_04_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_3_04_loc"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="36" op_0_bw="64">
<![CDATA[
arrayctor.loop67:5 %den2_V_0_0_05_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="den2_V_0_0_05_loc"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="36" op_0_bw="64">
<![CDATA[
arrayctor.loop67:6 %den2_V_0_1_06_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="den2_V_0_1_06_loc"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="36" op_0_bw="64">
<![CDATA[
arrayctor.loop67:7 %den2_V_0_2_07_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="den2_V_0_2_07_loc"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="36" op_0_bw="64">
<![CDATA[
arrayctor.loop67:8 %den2_V_0_3_08_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="den2_V_0_3_08_loc"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="36" op_0_bw="64">
<![CDATA[
arrayctor.loop67:9 %num_V_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_V_8_loc"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="35" op_0_bw="64">
<![CDATA[
arrayctor.loop67:15 %conv1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="35" op_0_bw="64">
<![CDATA[
arrayctor.loop67:16 %max1_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max1_V_0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="35" op_0_bw="64">
<![CDATA[
arrayctor.loop67:17 %conv2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2_0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="35" op_0_bw="64">
<![CDATA[
arrayctor.loop67:18 %max2_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max2_V_0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="35" op_0_bw="64">
<![CDATA[
arrayctor.loop67:19 %den1_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="den1_V_0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="35" op_3_bw="19" op_4_bw="19" op_5_bw="20" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="19" op_14_bw="19" op_15_bw="22">
<![CDATA[
arrayctor.loop67:20 %call_ln15 = call void @convolution1_fix, i16 %input_r, i35 %conv1, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop67:24 %store_ln254 = store i5 0, i5 %d

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="35" op_3_bw="19" op_4_bw="19" op_5_bw="20" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="19" op_14_bw="19" op_15_bw="22">
<![CDATA[
arrayctor.loop67:20 %call_ln15 = call void @convolution1_fix, i16 %input_r, i35 %conv1, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayctor.loop67:21 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2, i35 %conv1, i35 %max1_V_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayctor.loop67:21 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2, i35 %conv1, i35 %max1_V_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="20" op_4_bw="19" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="19" op_10_bw="19" op_11_bw="18" op_12_bw="20" op_13_bw="19" op_14_bw="19" op_15_bw="20" op_16_bw="19" op_17_bw="20" op_18_bw="19" op_19_bw="18" op_20_bw="21" op_21_bw="19" op_22_bw="19" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="19" op_27_bw="20" op_28_bw="21" op_29_bw="19" op_30_bw="18" op_31_bw="20" op_32_bw="20" op_33_bw="20" op_34_bw="20" op_35_bw="21" op_36_bw="0" op_37_bw="0">
<![CDATA[
arrayctor.loop67:22 %call_ln17 = call void @convolution2_fix, i35 %max1_V_0, i35 %conv2_0, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="20" op_4_bw="19" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="19" op_10_bw="19" op_11_bw="18" op_12_bw="20" op_13_bw="19" op_14_bw="19" op_15_bw="20" op_16_bw="19" op_17_bw="20" op_18_bw="19" op_19_bw="18" op_20_bw="21" op_21_bw="19" op_22_bw="19" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="19" op_27_bw="20" op_28_bw="21" op_29_bw="19" op_30_bw="18" op_31_bw="20" op_32_bw="20" op_33_bw="20" op_34_bw="20" op_35_bw="21" op_36_bw="0" op_37_bw="0">
<![CDATA[
arrayctor.loop67:22 %call_ln17 = call void @convolution2_fix, i35 %max1_V_0, i35 %conv2_0, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="75" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayctor.loop67:23 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_235_2, i35 %conv2_0, i35 %max2_V_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop67:10 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop67:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_12, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop67:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop67:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_12, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop67:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayctor.loop67:23 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_235_2, i35 %conv2_0, i35 %max2_V_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop67:25 %br_ln254 = br void %_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit:0 %d_2 = load i5 %d

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit:1 %icmp_ln254 = icmp_eq  i5 %d_2, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln254"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit:3 %add_ln254 = add i5 %d_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln254"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit:4 %br_ln254 = br i1 %icmp_ln254, void %.split17, void %_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="5">
<![CDATA[
.split17:0 %zext_ln254 = zext i5 %d_2

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:7 %thirdBias_f_V_addr = getelementptr i21 %thirdBias_f_V, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="thirdBias_f_V_addr"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="21" op_0_bw="4">
<![CDATA[
.split17:8 %num_V = load i4 %thirdBias_f_V_addr

]]></Node>
<StgValue><ssdm name="num_V"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:16 %store_ln254 = store i5 %add_ln254, i5 %d

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="32">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:2 %den1_V_0_addr = getelementptr i35 %den1_V_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="den1_V_0_addr"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:3 %den1_V_0_load = load i4 %den1_V_0_addr

]]></Node>
<StgValue><ssdm name="den1_V_0_load"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:4 %den1_V_0_addr_1 = getelementptr i35 %den1_V_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:5 %den1_V_0_load_1 = load i4 %den1_V_0_addr_1

]]></Node>
<StgValue><ssdm name="den1_V_0_load_1"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:44 %store_ln297 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:45 %store_ln297 = store i64 0, i64 %sum

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.split17:1 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %d_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="9">
<![CDATA[
.split17:2 %zext_ln259 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln259"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.split17:3 %tmp_16 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %d_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="6">
<![CDATA[
.split17:4 %zext_ln259_4 = zext i6 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln259_4"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split17:5 %sub_ln259 = sub i10 %zext_ln259, i10 %zext_ln259_4

]]></Node>
<StgValue><ssdm name="sub_ln259"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="21" op_0_bw="4">
<![CDATA[
.split17:8 %num_V = load i4 %thirdBias_f_V_addr

]]></Node>
<StgValue><ssdm name="num_V"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="10" op_3_bw="35" op_4_bw="36" op_5_bw="21" op_6_bw="0">
<![CDATA[
.split17:9 %call_ln255 = call void @master_fix_Pipeline_VITIS_LOOP_256_2_VITIS_LOOP_257_3, i21 %num_V, i10 %sub_ln259, i35 %max2_V_0, i36 %num_V_8_loc, i21 %firstDense_f_V

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="107" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="10" op_3_bw="35" op_4_bw="36" op_5_bw="21" op_6_bw="0">
<![CDATA[
.split17:9 %call_ln255 = call void @master_fix_Pipeline_VITIS_LOOP_256_2_VITIS_LOOP_257_3, i21 %num_V, i10 %sub_ln259, i35 %max2_V_0, i36 %num_V_8_loc, i21 %firstDense_f_V

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:6 %specloopname_ln249 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln249"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.split17:10 %num_V_8_loc_load = load i36 %num_V_8_loc

]]></Node>
<StgValue><ssdm name="num_V_8_loc_load"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="35" op_0_bw="36">
<![CDATA[
.split17:11 %trunc_ln256 = trunc i36 %num_V_8_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln256"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
.split17:12 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %num_V_8_loc_load, i32 35

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.split17:13 %num_V_3 = select i1 %tmp, i35 0, i35 %trunc_ln256

]]></Node>
<StgValue><ssdm name="num_V_3"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:14 %den1_V_0_addr_16 = getelementptr i35 %den1_V_0, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_16"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.split17:15 %store_ln264 = store i35 %num_V_3, i4 %den1_V_0_addr_16

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.split17:17 %br_ln0 = br void %_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="116" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:3 %den1_V_0_load = load i4 %den1_V_0_addr

]]></Node>
<StgValue><ssdm name="den1_V_0_load"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:5 %den1_V_0_load_1 = load i4 %den1_V_0_addr_1

]]></Node>
<StgValue><ssdm name="den1_V_0_load_1"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:6 %den1_V_0_addr_2 = getelementptr i35 %den1_V_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_2"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:7 %den1_V_0_load_2 = load i4 %den1_V_0_addr_2

]]></Node>
<StgValue><ssdm name="den1_V_0_load_2"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:8 %den1_V_0_addr_3 = getelementptr i35 %den1_V_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_3"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:9 %den1_V_0_load_3 = load i4 %den1_V_0_addr_3

]]></Node>
<StgValue><ssdm name="den1_V_0_load_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="122" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:7 %den1_V_0_load_2 = load i4 %den1_V_0_addr_2

]]></Node>
<StgValue><ssdm name="den1_V_0_load_2"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:9 %den1_V_0_load_3 = load i4 %den1_V_0_addr_3

]]></Node>
<StgValue><ssdm name="den1_V_0_load_3"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:10 %den1_V_0_addr_4 = getelementptr i35 %den1_V_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_4"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:11 %den1_V_0_load_4 = load i4 %den1_V_0_addr_4

]]></Node>
<StgValue><ssdm name="den1_V_0_load_4"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:12 %den1_V_0_addr_5 = getelementptr i35 %den1_V_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_5"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:13 %den1_V_0_load_5 = load i4 %den1_V_0_addr_5

]]></Node>
<StgValue><ssdm name="den1_V_0_load_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="128" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:11 %den1_V_0_load_4 = load i4 %den1_V_0_addr_4

]]></Node>
<StgValue><ssdm name="den1_V_0_load_4"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:13 %den1_V_0_load_5 = load i4 %den1_V_0_addr_5

]]></Node>
<StgValue><ssdm name="den1_V_0_load_5"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:14 %den1_V_0_addr_6 = getelementptr i35 %den1_V_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_6"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:15 %den1_V_0_load_6 = load i4 %den1_V_0_addr_6

]]></Node>
<StgValue><ssdm name="den1_V_0_load_6"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:16 %den1_V_0_addr_7 = getelementptr i35 %den1_V_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_7"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:17 %den1_V_0_load_7 = load i4 %den1_V_0_addr_7

]]></Node>
<StgValue><ssdm name="den1_V_0_load_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="134" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:15 %den1_V_0_load_6 = load i4 %den1_V_0_addr_6

]]></Node>
<StgValue><ssdm name="den1_V_0_load_6"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:17 %den1_V_0_load_7 = load i4 %den1_V_0_addr_7

]]></Node>
<StgValue><ssdm name="den1_V_0_load_7"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:18 %den1_V_0_addr_8 = getelementptr i35 %den1_V_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_8"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:19 %den1_V_0_load_8 = load i4 %den1_V_0_addr_8

]]></Node>
<StgValue><ssdm name="den1_V_0_load_8"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:20 %den1_V_0_addr_9 = getelementptr i35 %den1_V_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_9"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:21 %den1_V_0_load_9 = load i4 %den1_V_0_addr_9

]]></Node>
<StgValue><ssdm name="den1_V_0_load_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:19 %den1_V_0_load_8 = load i4 %den1_V_0_addr_8

]]></Node>
<StgValue><ssdm name="den1_V_0_load_8"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:21 %den1_V_0_load_9 = load i4 %den1_V_0_addr_9

]]></Node>
<StgValue><ssdm name="den1_V_0_load_9"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:22 %den1_V_0_addr_10 = getelementptr i35 %den1_V_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_10"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:23 %den1_V_0_load_10 = load i4 %den1_V_0_addr_10

]]></Node>
<StgValue><ssdm name="den1_V_0_load_10"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:24 %den1_V_0_addr_11 = getelementptr i35 %den1_V_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_11"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:25 %den1_V_0_load_11 = load i4 %den1_V_0_addr_11

]]></Node>
<StgValue><ssdm name="den1_V_0_load_11"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="146" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:23 %den1_V_0_load_10 = load i4 %den1_V_0_addr_10

]]></Node>
<StgValue><ssdm name="den1_V_0_load_10"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:25 %den1_V_0_load_11 = load i4 %den1_V_0_addr_11

]]></Node>
<StgValue><ssdm name="den1_V_0_load_11"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:26 %den1_V_0_addr_12 = getelementptr i35 %den1_V_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_12"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:27 %den1_V_0_load_12 = load i4 %den1_V_0_addr_12

]]></Node>
<StgValue><ssdm name="den1_V_0_load_12"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:28 %den1_V_0_addr_13 = getelementptr i35 %den1_V_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_13"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:29 %den1_V_0_load_13 = load i4 %den1_V_0_addr_13

]]></Node>
<StgValue><ssdm name="den1_V_0_load_13"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="152" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:27 %den1_V_0_load_12 = load i4 %den1_V_0_addr_12

]]></Node>
<StgValue><ssdm name="den1_V_0_load_12"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:29 %den1_V_0_load_13 = load i4 %den1_V_0_addr_13

]]></Node>
<StgValue><ssdm name="den1_V_0_load_13"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:30 %den1_V_0_addr_14 = getelementptr i35 %den1_V_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_14"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:31 %den1_V_0_load_14 = load i4 %den1_V_0_addr_14

]]></Node>
<StgValue><ssdm name="den1_V_0_load_14"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:32 %den1_V_0_addr_15 = getelementptr i35 %den1_V_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_15"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:33 %den1_V_0_load_15 = load i4 %den1_V_0_addr_15

]]></Node>
<StgValue><ssdm name="den1_V_0_load_15"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="158" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:31 %den1_V_0_load_14 = load i4 %den1_V_0_addr_14

]]></Node>
<StgValue><ssdm name="den1_V_0_load_14"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:33 %den1_V_0_load_15 = load i4 %den1_V_0_addr_15

]]></Node>
<StgValue><ssdm name="den1_V_0_load_15"/></StgValue>
</operation>

<operation id="160" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="35" op_4_bw="35" op_5_bw="35" op_6_bw="35" op_7_bw="35" op_8_bw="35" op_9_bw="35" op_10_bw="35" op_11_bw="35" op_12_bw="35" op_13_bw="35" op_14_bw="35" op_15_bw="35" op_16_bw="35" op_17_bw="36" op_18_bw="36" op_19_bw="36" op_20_bw="36">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:34 %call_ln1169 = call void @master_fix_Pipeline_VITIS_LOOP_276_1, i35 %den1_V_0_load, i35 %den1_V_0_load_1, i35 %den1_V_0_load_2, i35 %den1_V_0_load_3, i35 %den1_V_0_load_4, i35 %den1_V_0_load_5, i35 %den1_V_0_load_6, i35 %den1_V_0_load_7, i35 %den1_V_0_load_8, i35 %den1_V_0_load_9, i35 %den1_V_0_load_10, i35 %den1_V_0_load_11, i35 %den1_V_0_load_12, i35 %den1_V_0_load_13, i35 %den1_V_0_load_14, i35 %den1_V_0_load_15, i36 %den2_V_0_3_08_loc, i36 %den2_V_0_2_07_loc, i36 %den2_V_0_1_06_loc, i36 %den2_V_0_0_05_loc

]]></Node>
<StgValue><ssdm name="call_ln1169"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="161" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="35" op_4_bw="35" op_5_bw="35" op_6_bw="35" op_7_bw="35" op_8_bw="35" op_9_bw="35" op_10_bw="35" op_11_bw="35" op_12_bw="35" op_13_bw="35" op_14_bw="35" op_15_bw="35" op_16_bw="35" op_17_bw="36" op_18_bw="36" op_19_bw="36" op_20_bw="36">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:34 %call_ln1169 = call void @master_fix_Pipeline_VITIS_LOOP_276_1, i35 %den1_V_0_load, i35 %den1_V_0_load_1, i35 %den1_V_0_load_2, i35 %den1_V_0_load_3, i35 %den1_V_0_load_4, i35 %den1_V_0_load_5, i35 %den1_V_0_load_6, i35 %den1_V_0_load_7, i35 %den1_V_0_load_8, i35 %den1_V_0_load_9, i35 %den1_V_0_load_10, i35 %den1_V_0_load_11, i35 %den1_V_0_load_12, i35 %den1_V_0_load_13, i35 %den1_V_0_load_14, i35 %den1_V_0_load_15, i36 %den2_V_0_3_08_loc, i36 %den2_V_0_2_07_loc, i36 %den2_V_0_1_06_loc, i36 %den2_V_0_0_05_loc

]]></Node>
<StgValue><ssdm name="call_ln1169"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:35 %den2_V_0_3_08_loc_load = load i36 %den2_V_0_3_08_loc

]]></Node>
<StgValue><ssdm name="den2_V_0_3_08_loc_load"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:36 %den2_V_0_2_07_loc_load = load i36 %den2_V_0_2_07_loc

]]></Node>
<StgValue><ssdm name="den2_V_0_2_07_loc_load"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:37 %den2_V_0_1_06_loc_load = load i36 %den2_V_0_1_06_loc

]]></Node>
<StgValue><ssdm name="den2_V_0_1_06_loc_load"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:38 %den2_V_0_0_05_loc_load = load i36 %den2_V_0_0_05_loc

]]></Node>
<StgValue><ssdm name="den2_V_0_0_05_loc_load"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:39 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_291_1, i36 %den2_V_0_0_05_loc_load, i36 %den2_V_0_1_06_loc_load, i36 %den2_V_0_2_07_loc_load, i36 %den2_V_0_3_08_loc_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="167" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:39 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_291_1, i36 %den2_V_0_0_05_loc_load, i36 %den2_V_0_1_06_loc_load, i36 %den2_V_0_2_07_loc_load, i36 %den2_V_0_3_08_loc_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="168" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:40 %m_3_04_loc_load = load i64 %m_3_04_loc

]]></Node>
<StgValue><ssdm name="m_3_04_loc_load"/></StgValue>
</operation>

<operation id="169" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:41 %m_2_03_loc_load = load i64 %m_2_03_loc

]]></Node>
<StgValue><ssdm name="m_2_03_loc_load"/></StgValue>
</operation>

<operation id="170" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:42 %m_3_7_loc_load = load i64 %m_3_7_loc

]]></Node>
<StgValue><ssdm name="m_3_7_loc_load"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:43 %m_3_10_loc_load = load i64 %m_3_10_loc

]]></Node>
<StgValue><ssdm name="m_3_10_loc_load"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:46 %br_ln297 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="173" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader7:0 %i_3 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:1 %icmp_ln297 = icmp_eq  i3 %i_3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln297"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2 %empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:3 %add_ln297 = add i3 %i_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln297"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4 %br_ln297 = br i1 %icmp_ln297, void %.split7, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="3">
<![CDATA[
.split7:2 %trunc_ln299 = trunc i3 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln299"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7:3 %tmp_17 = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i2 %trunc_ln299

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7:6 %store_ln297 = store i3 %add_ln297, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader.preheader:0 %sum_load_1 = load i64 %sum

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="32">
<![CDATA[
.preheader.preheader:1 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_302_3, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="183" st_id="26" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="184" st_id="27" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="185" st_id="28" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="186" st_id="29" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="187" st_id="30" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="188" st_id="31" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="189" st_id="32" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="190" st_id="33" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="191" st_id="34" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="192" st_id="35" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="193" st_id="36" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="194" st_id="37" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="195" st_id="38" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="196" st_id="39" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="197" st_id="40" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="198" st_id="41" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="199" st_id="42" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="200" st_id="43" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="201" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split7:0 %sum_load = load i64 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="202" st_id="44" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="203" st_id="45" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="204" st_id="46" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="205" st_id="47" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="206" st_id="48" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="207" st_id="49" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="208" st_id="50" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="209" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:1 %specloopname_ln290 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln290"/></StgValue>
</operation>

<operation id="210" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7:7 %store_ln299 = store i64 %sum_1, i64 %sum

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="211" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.split7:8 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="212" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="32">
<![CDATA[
.preheader.preheader:1 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_302_3, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="213" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0">
<![CDATA[
.preheader.preheader:2 %ret_ln23 = ret

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
