<stg><name>load_weights_one_layer</name>


<trans_list>

<trans id="253" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="9" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="13" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="21" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="25" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %gat_net_scoring_fn_target_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_scoring_fn_target_fixed

]]></Node>
<StgValue><ssdm name="gat_net_scoring_fn_target_fixed_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer

]]></Node>
<StgValue><ssdm name="layer_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:9 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %layer_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="11">
<![CDATA[
:10 %zext_ln304 = zext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %add_ln304 = add i64 %zext_ln304, i64 %gat_net_scoring_fn_target_fixed_read

]]></Node>
<StgValue><ssdm name="add_ln304"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln304, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="62">
<![CDATA[
:13 %sext_ln304 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln304"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:14 %mem_addr = getelementptr i32 %mem, i64 %sext_ln304

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:16 %store_ln304 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %gat_net_skip_proj_weight_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_skip_proj_weight_fixed

]]></Node>
<StgValue><ssdm name="gat_net_skip_proj_weight_fixed_read"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %gat_net_linear_proj_weight_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_linear_proj_weight_fixed

]]></Node>
<StgValue><ssdm name="gat_net_linear_proj_weight_fixed_read"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %gat_net_scoring_fn_source_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_scoring_fn_source_fixed

]]></Node>
<StgValue><ssdm name="gat_net_scoring_fn_source_fixed_read"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_51, i32 0, i32 0, void @empty_50, i32 0, i32 100000, void @empty_24, void @empty_49, void @empty_50, i32 16, i32 16, i32 16, i32 16, void @empty_50, void @empty_50

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
:7 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %layer_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:8 %tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %layer_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln304 = br void

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0 %i_2 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="3">
<![CDATA[
:1 %zext_ln306 = zext i3 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln306"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %add_ln306 = add i5 %tmp_2, i5 %zext_ln306

]]></Node>
<StgValue><ssdm name="add_ln306"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="5">
<![CDATA[
:3 %zext_ln306_1 = zext i5 %add_ln306

]]></Node>
<StgValue><ssdm name="zext_ln306_1"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %scoring_fn_target_V_0_addr = getelementptr i28 %scoring_fn_target_V_0, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_0_addr"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %scoring_fn_target_V_1_addr = getelementptr i28 %scoring_fn_target_V_1, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_1_addr"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %scoring_fn_target_V_10_addr = getelementptr i28 %scoring_fn_target_V_10, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_10_addr"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %scoring_fn_target_V_11_addr = getelementptr i28 %scoring_fn_target_V_11, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_11_addr"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %scoring_fn_target_V_12_addr = getelementptr i28 %scoring_fn_target_V_12, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_12_addr"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %scoring_fn_target_V_13_addr = getelementptr i28 %scoring_fn_target_V_13, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_13_addr"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %scoring_fn_target_V_14_addr = getelementptr i28 %scoring_fn_target_V_14, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_14_addr"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %scoring_fn_target_V_15_addr = getelementptr i28 %scoring_fn_target_V_15, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_15_addr"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %scoring_fn_target_V_2_addr = getelementptr i28 %scoring_fn_target_V_2, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_2_addr"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %scoring_fn_target_V_3_addr = getelementptr i28 %scoring_fn_target_V_3, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_3_addr"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %scoring_fn_target_V_4_addr = getelementptr i28 %scoring_fn_target_V_4, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_4_addr"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %scoring_fn_target_V_5_addr = getelementptr i28 %scoring_fn_target_V_5, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_5_addr"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %scoring_fn_target_V_6_addr = getelementptr i28 %scoring_fn_target_V_6, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_6_addr"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %scoring_fn_target_V_7_addr = getelementptr i28 %scoring_fn_target_V_7, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_7_addr"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %scoring_fn_target_V_8_addr = getelementptr i28 %scoring_fn_target_V_8, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_8_addr"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %scoring_fn_target_V_9_addr = getelementptr i28 %scoring_fn_target_V_9, i64 0, i64 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="scoring_fn_target_V_9_addr"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:20 %icmp_ln304 = icmp_eq  i3 %i_2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln304"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:21 %empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:22 %add_ln304_1 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln304_1"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23 %br_ln304 = br i1 %icmp_ln304, void %.split17, void

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:0 %specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln304"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
.split17:1 %br_ln305 = br void

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="32">
<![CDATA[
:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %add_ln310 = add i64 %zext_ln304, i64 %gat_net_scoring_fn_source_fixed_read

]]></Node>
<StgValue><ssdm name="add_ln310"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln310, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="62">
<![CDATA[
:3 %sext_ln310 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln310"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4 %mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln310

]]></Node>
<StgValue><ssdm name="mem_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %store_ln310 = store i3 0, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %j = phi i5 %add_ln305, void %.split1581, i5 0, void %.split17

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %icmp_ln305 = icmp_eq  i5 %j, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln305"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %add_ln305 = add i5 %j, i5 1

]]></Node>
<StgValue><ssdm name="add_ln305"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln305 = br i1 %icmp_ln305, void %.split15, void

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="5">
<![CDATA[
.split15:1 %trunc_ln306 = trunc i5 %j

]]></Node>
<StgValue><ssdm name="trunc_ln306"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln304 = store i3 %add_ln304_1, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split15:0 %specloopname_ln305 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln305"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split15:2 %mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="28" op_0_bw="32">
<![CDATA[
.split15:3 %trunc_ln306_1 = trunc i32 %mem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln306_1"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split15:4 %switch_ln306 = switch i4 %trunc_ln306, void %branch79, i4 0, void %branch64, i4 1, void %branch65, i4 2, void %branch66, i4 3, void %branch67, i4 4, void %branch68, i4 5, void %branch69, i4 6, void %branch70, i4 7, void %branch71, i4 8, void %branch72, i4 9, void %branch73, i4 10, void %branch74, i4 11, void %branch75, i4 12, void %branch76, i4 13, void %branch77, i4 14, void %branch78

]]></Node>
<StgValue><ssdm name="switch_ln306"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="112" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch78:0 %store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch78:1 %br_ln306 = br void %.split1581

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch77:0 %store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch77:1 %br_ln306 = br void %.split1581

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch76:0 %store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch76:1 %br_ln306 = br void %.split1581

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch75:0 %store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch75:1 %br_ln306 = br void %.split1581

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch74:0 %store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch74:1 %br_ln306 = br void %.split1581

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch73:0 %store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
branch73:1 %br_ln306 = br void %.split1581

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch72:0 %store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
branch72:1 %br_ln306 = br void %.split1581

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch71:0 %store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch71:1 %br_ln306 = br void %.split1581

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch70:0 %store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
branch70:1 %br_ln306 = br void %.split1581

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch69:0 %store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
branch69:1 %br_ln306 = br void %.split1581

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch68:0 %store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch68:1 %br_ln306 = br void %.split1581

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch67:0 %store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch67:1 %br_ln306 = br void %.split1581

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch66:0 %store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch66:1 %br_ln306 = br void %.split1581

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch65:0 %store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch65:1 %br_ln306 = br void %.split1581

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch64:0 %store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
branch64:1 %br_ln306 = br void %.split1581

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch79:0 %store_ln306 = store i28 %trunc_ln306_1, i5 %scoring_fn_target_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln306" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch79:1 %br_ln306 = br void %.split1581

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
.split1581:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="145" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 64

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="146" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 64

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="147" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 64

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="148" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 64

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="149" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 64

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="150" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 64

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="151" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 64

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="152" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln310 = br void

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="153" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0 %i_3 = load i3 %i_1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="3">
<![CDATA[
:1 %zext_ln312 = zext i3 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln312"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %add_ln312 = add i5 %tmp_2, i5 %zext_ln312

]]></Node>
<StgValue><ssdm name="add_ln312"/></StgValue>
</operation>

<operation id="156" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="5">
<![CDATA[
:3 %zext_ln312_1 = zext i5 %add_ln312

]]></Node>
<StgValue><ssdm name="zext_ln312_1"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %scoring_fn_source_V_0_addr = getelementptr i28 %scoring_fn_source_V_0, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_0_addr"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %scoring_fn_source_V_1_addr = getelementptr i28 %scoring_fn_source_V_1, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_1_addr"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %scoring_fn_source_V_10_addr = getelementptr i28 %scoring_fn_source_V_10, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_10_addr"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %scoring_fn_source_V_11_addr = getelementptr i28 %scoring_fn_source_V_11, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_11_addr"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %scoring_fn_source_V_12_addr = getelementptr i28 %scoring_fn_source_V_12, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_12_addr"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %scoring_fn_source_V_13_addr = getelementptr i28 %scoring_fn_source_V_13, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_13_addr"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %scoring_fn_source_V_14_addr = getelementptr i28 %scoring_fn_source_V_14, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_14_addr"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %scoring_fn_source_V_15_addr = getelementptr i28 %scoring_fn_source_V_15, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_15_addr"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %scoring_fn_source_V_2_addr = getelementptr i28 %scoring_fn_source_V_2, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_2_addr"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %scoring_fn_source_V_3_addr = getelementptr i28 %scoring_fn_source_V_3, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_3_addr"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %scoring_fn_source_V_4_addr = getelementptr i28 %scoring_fn_source_V_4, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_4_addr"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %scoring_fn_source_V_5_addr = getelementptr i28 %scoring_fn_source_V_5, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_5_addr"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %scoring_fn_source_V_6_addr = getelementptr i28 %scoring_fn_source_V_6, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_6_addr"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %scoring_fn_source_V_7_addr = getelementptr i28 %scoring_fn_source_V_7, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_7_addr"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %scoring_fn_source_V_8_addr = getelementptr i28 %scoring_fn_source_V_8, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_8_addr"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %scoring_fn_source_V_9_addr = getelementptr i28 %scoring_fn_source_V_9, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_9_addr"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:20 %icmp_ln310 = icmp_eq  i3 %i_3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln310"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:21 %empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:22 %add_ln310_1 = add i3 %i_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln310_1"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23 %br_ln310 = br i1 %icmp_ln310, void %.split13, void %codeRepl

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="177" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln310 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln310"/></StgValue>
</operation>

<operation id="178" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
.split13:1 %br_ln311 = br void

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="179" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="17" op_0_bw="17" op_1_bw="3" op_2_bw="14">
<![CDATA[
codeRepl:0 %shl_ln1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i3.i14, i3 %layer_read, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="180" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="17">
<![CDATA[
codeRepl:1 %zext_ln316 = zext i17 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln316"/></StgValue>
</operation>

<operation id="181" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:2 %add_ln316 = add i64 %zext_ln316, i64 %gat_net_linear_proj_weight_fixed_read

]]></Node>
<StgValue><ssdm name="add_ln316"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:3 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln316, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:8 %add_ln322 = add i64 %zext_ln316, i64 %gat_net_skip_proj_weight_fixed_read

]]></Node>
<StgValue><ssdm name="add_ln322"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:9 %trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln322, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="185" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %j_1 = phi i5 %add_ln311, void %.split1198, i5 0, void %.split13

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="186" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %icmp_ln311 = icmp_eq  i5 %j_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln311"/></StgValue>
</operation>

<operation id="187" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="188" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %add_ln311 = add i5 %j_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln311"/></StgValue>
</operation>

<operation id="189" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln311 = br i1 %icmp_ln311, void %.split11, void

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>

<operation id="190" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="5">
<![CDATA[
.split11:1 %trunc_ln312 = trunc i5 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln312"/></StgValue>
</operation>

<operation id="191" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln310 = store i3 %add_ln310_1, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="192" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="193" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:0 %specloopname_ln311 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln311"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split11:2 %mem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_1

]]></Node>
<StgValue><ssdm name="mem_addr_1_read"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="28" op_0_bw="32">
<![CDATA[
.split11:3 %trunc_ln312_1 = trunc i32 %mem_addr_1_read

]]></Node>
<StgValue><ssdm name="trunc_ln312_1"/></StgValue>
</operation>

<operation id="196" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split11:4 %switch_ln312 = switch i4 %trunc_ln312, void %branch95, i4 0, void %branch80, i4 1, void %branch81, i4 2, void %branch82, i4 3, void %branch83, i4 4, void %branch84, i4 5, void %branch85, i4 6, void %branch86, i4 7, void %branch87, i4 8, void %branch88, i4 9, void %branch89, i4 10, void %branch90, i4 11, void %branch91, i4 12, void %branch92, i4 13, void %branch93, i4 14, void %branch94

]]></Node>
<StgValue><ssdm name="switch_ln312"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="197" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch94:0 %store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
branch94:1 %br_ln312 = br void %.split1198

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="199" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch93:0 %store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="200" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch93:1 %br_ln312 = br void %.split1198

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch92:0 %store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="202" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch92:1 %br_ln312 = br void %.split1198

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch91:0 %store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch91:1 %br_ln312 = br void %.split1198

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch90:0 %store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
branch90:1 %br_ln312 = br void %.split1198

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch89:0 %store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
branch89:1 %br_ln312 = br void %.split1198

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch88:0 %store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="210" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
branch88:1 %br_ln312 = br void %.split1198

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch87:0 %store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="212" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
branch87:1 %br_ln312 = br void %.split1198

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch86:0 %store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch86:1 %br_ln312 = br void %.split1198

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch85:0 %store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="216" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch85:1 %br_ln312 = br void %.split1198

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="217" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch84:0 %store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="218" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch84:1 %br_ln312 = br void %.split1198

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="219" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch83:0 %store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="220" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch83:1 %br_ln312 = br void %.split1198

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="221" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch82:0 %store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="222" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch82:1 %br_ln312 = br void %.split1198

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="223" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch81:0 %store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="224" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch81:1 %br_ln312 = br void %.split1198

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="225" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch80:0 %store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="226" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch80:1 %br_ln312 = br void %.split1198

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="227" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch95:0 %store_ln312 = store i28 %trunc_ln312_1, i5 %scoring_fn_source_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="228" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln312" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch95:1 %br_ln312 = br void %.split1198

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="229" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
.split1198:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="230" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="62">
<![CDATA[
codeRepl:4 %sext_ln316 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln316"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
codeRepl:5 %mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln316

]]></Node>
<StgValue><ssdm name="mem_addr_2"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:6 %empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 4096

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="233" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:6 %empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 4096

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="234" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:6 %empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 4096

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="235" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:6 %empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 4096

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="236" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:6 %empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 4096

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="237" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:6 %empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 4096

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="238" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:6 %empty_84 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 4096

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="239" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="9" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="28" op_66_bw="28" op_67_bw="28" op_68_bw="0" op_69_bw="0" op_70_bw="0">
<![CDATA[
codeRepl:7 %call_ln316 = call void @load_weights_one_layer_Pipeline_VITIS_LOOP_316_5_VITIS_LOOP_317_6, i32 %mem, i62 %trunc_ln3, i9 %tmp, i28 %linear_proj_weight_V_0, i28 %linear_proj_weight_V_1, i28 %linear_proj_weight_V_2, i28 %linear_proj_weight_V_3, i28 %linear_proj_weight_V_4, i28 %linear_proj_weight_V_5, i28 %linear_proj_weight_V_6, i28 %linear_proj_weight_V_7, i28 %linear_proj_weight_V_8, i28 %linear_proj_weight_V_9, i28 %linear_proj_weight_V_10, i28 %linear_proj_weight_V_11, i28 %linear_proj_weight_V_12, i28 %linear_proj_weight_V_13, i28 %linear_proj_weight_V_14, i28 %linear_proj_weight_V_15, i28 %linear_proj_weight_V_16, i28 %linear_proj_weight_V_17, i28 %linear_proj_weight_V_18, i28 %linear_proj_weight_V_19, i28 %linear_proj_weight_V_20, i28 %linear_proj_weight_V_21, i28 %linear_proj_weight_V_22, i28 %linear_proj_weight_V_23, i28 %linear_proj_weight_V_24, i28 %linear_proj_weight_V_25, i28 %linear_proj_weight_V_26, i28 %linear_proj_weight_V_27, i28 %linear_proj_weight_V_28, i28 %linear_proj_weight_V_29, i28 %linear_proj_weight_V_30, i28 %linear_proj_weight_V_31, i28 %linear_proj_weight_V_32, i28 %linear_proj_weight_V_33, i28 %linear_proj_weight_V_34, i28 %linear_proj_weight_V_35, i28 %linear_proj_weight_V_36, i28 %linear_proj_weight_V_37, i28 %linear_proj_weight_V_38, i28 %linear_proj_weight_V_39, i28 %linear_proj_weight_V_40, i28 %linear_proj_weight_V_41, i28 %linear_proj_weight_V_42, i28 %linear_proj_weight_V_43, i28 %linear_proj_weight_V_44, i28 %linear_proj_weight_V_45, i28 %linear_proj_weight_V_46, i28 %linear_proj_weight_V_47, i28 %linear_proj_weight_V_48, i28 %linear_proj_weight_V_49, i28 %linear_proj_weight_V_50, i28 %linear_proj_weight_V_51, i28 %linear_proj_weight_V_52, i28 %linear_proj_weight_V_53, i28 %linear_proj_weight_V_54, i28 %linear_proj_weight_V_55, i28 %linear_proj_weight_V_56, i28 %linear_proj_weight_V_57, i28 %linear_proj_weight_V_58, i28 %linear_proj_weight_V_59, i28 %linear_proj_weight_V_60, i28 %linear_proj_weight_V_61, i28 %linear_proj_weight_V_62, i28 %linear_proj_weight_V_63

]]></Node>
<StgValue><ssdm name="call_ln316"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="240" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="9" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="28" op_66_bw="28" op_67_bw="28" op_68_bw="0" op_69_bw="0" op_70_bw="0">
<![CDATA[
codeRepl:7 %call_ln316 = call void @load_weights_one_layer_Pipeline_VITIS_LOOP_316_5_VITIS_LOOP_317_6, i32 %mem, i62 %trunc_ln3, i9 %tmp, i28 %linear_proj_weight_V_0, i28 %linear_proj_weight_V_1, i28 %linear_proj_weight_V_2, i28 %linear_proj_weight_V_3, i28 %linear_proj_weight_V_4, i28 %linear_proj_weight_V_5, i28 %linear_proj_weight_V_6, i28 %linear_proj_weight_V_7, i28 %linear_proj_weight_V_8, i28 %linear_proj_weight_V_9, i28 %linear_proj_weight_V_10, i28 %linear_proj_weight_V_11, i28 %linear_proj_weight_V_12, i28 %linear_proj_weight_V_13, i28 %linear_proj_weight_V_14, i28 %linear_proj_weight_V_15, i28 %linear_proj_weight_V_16, i28 %linear_proj_weight_V_17, i28 %linear_proj_weight_V_18, i28 %linear_proj_weight_V_19, i28 %linear_proj_weight_V_20, i28 %linear_proj_weight_V_21, i28 %linear_proj_weight_V_22, i28 %linear_proj_weight_V_23, i28 %linear_proj_weight_V_24, i28 %linear_proj_weight_V_25, i28 %linear_proj_weight_V_26, i28 %linear_proj_weight_V_27, i28 %linear_proj_weight_V_28, i28 %linear_proj_weight_V_29, i28 %linear_proj_weight_V_30, i28 %linear_proj_weight_V_31, i28 %linear_proj_weight_V_32, i28 %linear_proj_weight_V_33, i28 %linear_proj_weight_V_34, i28 %linear_proj_weight_V_35, i28 %linear_proj_weight_V_36, i28 %linear_proj_weight_V_37, i28 %linear_proj_weight_V_38, i28 %linear_proj_weight_V_39, i28 %linear_proj_weight_V_40, i28 %linear_proj_weight_V_41, i28 %linear_proj_weight_V_42, i28 %linear_proj_weight_V_43, i28 %linear_proj_weight_V_44, i28 %linear_proj_weight_V_45, i28 %linear_proj_weight_V_46, i28 %linear_proj_weight_V_47, i28 %linear_proj_weight_V_48, i28 %linear_proj_weight_V_49, i28 %linear_proj_weight_V_50, i28 %linear_proj_weight_V_51, i28 %linear_proj_weight_V_52, i28 %linear_proj_weight_V_53, i28 %linear_proj_weight_V_54, i28 %linear_proj_weight_V_55, i28 %linear_proj_weight_V_56, i28 %linear_proj_weight_V_57, i28 %linear_proj_weight_V_58, i28 %linear_proj_weight_V_59, i28 %linear_proj_weight_V_60, i28 %linear_proj_weight_V_61, i28 %linear_proj_weight_V_62, i28 %linear_proj_weight_V_63

]]></Node>
<StgValue><ssdm name="call_ln316"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="241" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="62">
<![CDATA[
codeRepl:10 %sext_ln322 = sext i62 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln322"/></StgValue>
</operation>

<operation id="242" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
codeRepl:11 %mem_addr_3 = getelementptr i32 %mem, i64 %sext_ln322

]]></Node>
<StgValue><ssdm name="mem_addr_3"/></StgValue>
</operation>

<operation id="243" st_id="35" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:12 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_3, i32 4096

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="244" st_id="36" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:12 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_3, i32 4096

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="245" st_id="37" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:12 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_3, i32 4096

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="246" st_id="38" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:12 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_3, i32 4096

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="247" st_id="39" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:12 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_3, i32 4096

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="248" st_id="40" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:12 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_3, i32 4096

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="249" st_id="41" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:12 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_3, i32 4096

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="250" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="9" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="28" op_66_bw="28" op_67_bw="28" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0">
<![CDATA[
codeRepl:13 %call_ln322 = call void @load_weights_one_layer_Pipeline_VITIS_LOOP_322_7_VITIS_LOOP_323_8, i32 %mem, i62 %trunc_ln5, i9 %tmp, i28 %skip_proj_weight_V_0, i28 %skip_proj_weight_V_1, i28 %skip_proj_weight_V_2, i28 %skip_proj_weight_V_3, i28 %skip_proj_weight_V_4, i28 %skip_proj_weight_V_5, i28 %skip_proj_weight_V_6, i28 %skip_proj_weight_V_7, i28 %skip_proj_weight_V_8, i28 %skip_proj_weight_V_9, i28 %skip_proj_weight_V_10, i28 %skip_proj_weight_V_11, i28 %skip_proj_weight_V_12, i28 %skip_proj_weight_V_13, i28 %skip_proj_weight_V_14, i28 %skip_proj_weight_V_15, i28 %skip_proj_weight_V_16, i28 %skip_proj_weight_V_17, i28 %skip_proj_weight_V_18, i28 %skip_proj_weight_V_19, i28 %skip_proj_weight_V_20, i28 %skip_proj_weight_V_21, i28 %skip_proj_weight_V_22, i28 %skip_proj_weight_V_23, i28 %skip_proj_weight_V_24, i28 %skip_proj_weight_V_25, i28 %skip_proj_weight_V_26, i28 %skip_proj_weight_V_27, i28 %skip_proj_weight_V_28, i28 %skip_proj_weight_V_29, i28 %skip_proj_weight_V_30, i28 %skip_proj_weight_V_31, i28 %skip_proj_weight_V_32, i28 %skip_proj_weight_V_33, i28 %skip_proj_weight_V_34, i28 %skip_proj_weight_V_35, i28 %skip_proj_weight_V_36, i28 %skip_proj_weight_V_37, i28 %skip_proj_weight_V_38, i28 %skip_proj_weight_V_39, i28 %skip_proj_weight_V_40, i28 %skip_proj_weight_V_41, i28 %skip_proj_weight_V_42, i28 %skip_proj_weight_V_43, i28 %skip_proj_weight_V_44, i28 %skip_proj_weight_V_45, i28 %skip_proj_weight_V_46, i28 %skip_proj_weight_V_47, i28 %skip_proj_weight_V_48, i28 %skip_proj_weight_V_49, i28 %skip_proj_weight_V_50, i28 %skip_proj_weight_V_51, i28 %skip_proj_weight_V_52, i28 %skip_proj_weight_V_53, i28 %skip_proj_weight_V_54, i28 %skip_proj_weight_V_55, i28 %skip_proj_weight_V_56, i28 %skip_proj_weight_V_57, i28 %skip_proj_weight_V_58, i28 %skip_proj_weight_V_59, i28 %skip_proj_weight_V_60, i28 %skip_proj_weight_V_61, i28 %skip_proj_weight_V_62, i28 %skip_proj_weight_V_63

]]></Node>
<StgValue><ssdm name="call_ln322"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="251" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="9" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="28" op_66_bw="28" op_67_bw="28" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0">
<![CDATA[
codeRepl:13 %call_ln322 = call void @load_weights_one_layer_Pipeline_VITIS_LOOP_322_7_VITIS_LOOP_323_8, i32 %mem, i62 %trunc_ln5, i9 %tmp, i28 %skip_proj_weight_V_0, i28 %skip_proj_weight_V_1, i28 %skip_proj_weight_V_2, i28 %skip_proj_weight_V_3, i28 %skip_proj_weight_V_4, i28 %skip_proj_weight_V_5, i28 %skip_proj_weight_V_6, i28 %skip_proj_weight_V_7, i28 %skip_proj_weight_V_8, i28 %skip_proj_weight_V_9, i28 %skip_proj_weight_V_10, i28 %skip_proj_weight_V_11, i28 %skip_proj_weight_V_12, i28 %skip_proj_weight_V_13, i28 %skip_proj_weight_V_14, i28 %skip_proj_weight_V_15, i28 %skip_proj_weight_V_16, i28 %skip_proj_weight_V_17, i28 %skip_proj_weight_V_18, i28 %skip_proj_weight_V_19, i28 %skip_proj_weight_V_20, i28 %skip_proj_weight_V_21, i28 %skip_proj_weight_V_22, i28 %skip_proj_weight_V_23, i28 %skip_proj_weight_V_24, i28 %skip_proj_weight_V_25, i28 %skip_proj_weight_V_26, i28 %skip_proj_weight_V_27, i28 %skip_proj_weight_V_28, i28 %skip_proj_weight_V_29, i28 %skip_proj_weight_V_30, i28 %skip_proj_weight_V_31, i28 %skip_proj_weight_V_32, i28 %skip_proj_weight_V_33, i28 %skip_proj_weight_V_34, i28 %skip_proj_weight_V_35, i28 %skip_proj_weight_V_36, i28 %skip_proj_weight_V_37, i28 %skip_proj_weight_V_38, i28 %skip_proj_weight_V_39, i28 %skip_proj_weight_V_40, i28 %skip_proj_weight_V_41, i28 %skip_proj_weight_V_42, i28 %skip_proj_weight_V_43, i28 %skip_proj_weight_V_44, i28 %skip_proj_weight_V_45, i28 %skip_proj_weight_V_46, i28 %skip_proj_weight_V_47, i28 %skip_proj_weight_V_48, i28 %skip_proj_weight_V_49, i28 %skip_proj_weight_V_50, i28 %skip_proj_weight_V_51, i28 %skip_proj_weight_V_52, i28 %skip_proj_weight_V_53, i28 %skip_proj_weight_V_54, i28 %skip_proj_weight_V_55, i28 %skip_proj_weight_V_56, i28 %skip_proj_weight_V_57, i28 %skip_proj_weight_V_58, i28 %skip_proj_weight_V_59, i28 %skip_proj_weight_V_60, i28 %skip_proj_weight_V_61, i28 %skip_proj_weight_V_62, i28 %skip_proj_weight_V_63

]]></Node>
<StgValue><ssdm name="call_ln322"/></StgValue>
</operation>

<operation id="252" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0">
<![CDATA[
codeRepl:14 %ret_ln328 = ret

]]></Node>
<StgValue><ssdm name="ret_ln328"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
