
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Sun Sep 15 23:01:35 2024

Design Information
------------------

Command line:   map -pdc C:/Users/oaksh/Desktop/E155/lab3/fpga/lab3.pdc -i
     lab3_impl_1_syn.udb -o lab3_impl_1_map.udb -mp lab3_impl_1.mrp -hierrpt
     -gui -msgset C:/Users/oaksh/Desktop/E155/lab3/fpga/promote.xml

Design Summary
--------------

   Number of slice registers:  62 out of  5280 (1%)
   Number of I/O registers:      4 out of   117 (3%)
   Number of LUT4s:           150 out of  5280 (3%)
      Number of logic LUT4s:              96
      Number of inserted feedthru LUT4s:   8
      Number of replicated LUT4s:          2
      Number of ripple logic:             22 (44 LUT4s)
   Number of IO sites used:   18 out of 39 (46%)
      Number of IO sites used for general PIO: 18
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 18 out of 36 (50%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 18 out of 39 (46%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk: 56 loads, 56 rising, 0 falling (Driver: Pin hf_osc/CLKHF)
   Number of Clock Enables:  5
      Net VCC_net: 1 loads, 0 SLICEs
      Net n540: 7 loads, 7 SLICEs
      Net n888: 1 loads, 1 SLICEs
      Net SHIFT_REGISTER.n234: 4 loads, 4 SLICEs
      Net debouncer.n232: 14 loads, 14 SLICEs
   Number of LSRs:  3
      Net reset_c_N_81: 33 loads, 33 SLICEs
      Net debouncer.n836: 1 loads, 1 SLICEs
      Net dual_seg_driver.time_mux.n206: 8 loads, 8 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
   Top 10 highest fanout non-clock nets:
      Net reset_c_N_81: 33 loads
      Net debouncer.n161[1]: 18 loads
      Net debouncer.n232: 14 loads
      Net reset_c: 12 loads
      Net n75: 10 loads
      Net col[0]: 9 loads
      Net col[1]: 9 loads
      Net pulse: 9 loads
      Net scanner_decoder.row_c_1_N_62: 9 loads
      Net scanner_decoder.row_c_2_N_60: 9 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| col_in[0]           | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| col_in[1]           | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| col_in[2]           | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| col_in[3]           | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| en2                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| en1                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| seg[6]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| row[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| row[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| row[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| row[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     clk
  DIV Setting:                                  10

ASIC Components
---------------

Instance Name: hf_osc
         Type: HFOSC
Instance Name: col_temp_i3
         Type: IOLOGIC
Instance Name: col_temp_i2
         Type: IOLOGIC
Instance Name: col_temp_i1
         Type: IOLOGIC
Instance Name: col_temp_i0
         Type: IOLOGIC

Constraint Summary
------------------

   Total number of constraints: 19
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 66 MB
Checksum -- map: e723140cc81cd744143b4da818b2a8dbfbb33282





                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
