Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 22:56:39 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_41/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.074        0.000                      0                  702        0.011        0.000                      0                  702        1.775        0.000                       0                   703  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.050}        4.100           243.902         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.074        0.000                      0                  702        0.011        0.000                      0                  702        1.775        0.000                       0                   703  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.775ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 demux/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            demux/sel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (vclock rise@4.100ns - vclock rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.787ns (45.355%)  route 2.153ns (54.645%))
  Logic Levels:           16  (CARRY8=9 LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.327ns = ( 6.427 - 4.100 ) 
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.859ns (routing 0.958ns, distribution 0.901ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.871ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=702, routed)         1.859     2.820    demux/CLK
    SLICE_X102Y494       FDRE                                         r  demux/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y494       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.898 r  demux/sel_reg[0]/Q
                         net (fo=43, routed)          0.200     3.098    demux/sel[0]
    SLICE_X102Y493       CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.131     3.229 r  demux/sel_reg[7]_i_6/O[2]
                         net (fo=27, routed)          0.295     3.524    demux/O[2]
    SLICE_X102Y488       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     3.575 r  demux/sel[7]_i_188/O
                         net (fo=1, routed)           0.025     3.600    demux/sel[7]_i_188_n_0
    SLICE_X102Y488       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.763 r  demux/sel_reg[7]_i_143/CO[7]
                         net (fo=1, routed)           0.026     3.789    demux/sel_reg[7]_i_143_n_0
    SLICE_X102Y489       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092     3.881 r  demux/sel_reg[7]_i_88/CO[4]
                         net (fo=41, routed)          0.212     4.093    demux/CO[0]
    SLICE_X100Y490       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     4.145 r  demux/sel[7]_i_125/O
                         net (fo=1, routed)           0.016     4.161    demux/sel[7]_i_125_n_0
    SLICE_X100Y490       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.224     4.385 r  demux/sel_reg[7]_i_58/O[6]
                         net (fo=3, routed)           0.144     4.529    demux/sel_reg[7]_i_58_n_9
    SLICE_X100Y488       LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.139     4.668 r  demux/sel[7]_i_79/O
                         net (fo=2, routed)           0.134     4.802    demux/sel[7]_i_79_n_0
    SLICE_X100Y489       LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     4.937 r  demux/sel[7]_i_39/O
                         net (fo=2, routed)           0.227     5.164    demux/sel[7]_i_39_n_0
    SLICE_X101Y490       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     5.253 r  demux/sel[7]_i_47/O
                         net (fo=1, routed)           0.008     5.261    demux/sel[7]_i_47_n_0
    SLICE_X101Y490       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.376 r  demux/sel_reg[7]_i_21/CO[7]
                         net (fo=1, routed)           0.026     5.402    demux/sel_reg[7]_i_21_n_0
    SLICE_X101Y491       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     5.505 r  demux/sel_reg[7]_i_18/O[6]
                         net (fo=1, routed)           0.406     5.911    demux_n_28
    SLICE_X100Y494       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     5.976 r  sel_reg[7]_i_17/O[0]
                         net (fo=1, routed)           0.169     6.145    demux/sel_reg[7]_i_5_0[0]
    SLICE_X101Y493       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     6.234 r  demux/sel[7]_i_9/O
                         net (fo=1, routed)           0.008     6.242    demux/sel[7]_i_9_n_0
    SLICE_X101Y493       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     6.357 r  demux/sel_reg[7]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.383    demux/sel_reg[7]_i_4_n_0
    SLICE_X101Y494       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.439 r  demux/sel_reg[7]_i_5/O[0]
                         net (fo=8, routed)           0.178     6.617    demux/sel_reg[7]_i_5_n_15
    SLICE_X100Y495       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.090     6.707 r  demux/sel[4]_i_1/O
                         net (fo=1, routed)           0.053     6.760    demux/sel20_in[4]
    SLICE_X100Y495       FDRE                                         r  demux/sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.100     4.100 r  
    AR14                                              0.000     4.100 r  clk (IN)
                         net (fo=0)                   0.000     4.100    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.459 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.459    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.459 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.746    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.770 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=702, routed)         1.657     6.427    demux/CLK
    SLICE_X100Y495       FDRE                                         r  demux/sel_reg[4]/C
                         clock pessimism              0.417     6.844    
                         clock uncertainty           -0.035     6.809    
    SLICE_X100Y495       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     6.834    demux/sel_reg[4]
  -------------------------------------------------------------------
                         required time                          6.834    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  0.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 demux/genblk1[3].z_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            genblk1[3].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.061ns (35.672%)  route 0.110ns (64.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      1.665ns (routing 0.871ns, distribution 0.794ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.958ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=702, routed)         1.665     2.335    demux/CLK
    SLICE_X106Y484       FDRE                                         r  demux/genblk1[3].z_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y484       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.396 r  demux/genblk1[3].z_reg[3][0]/Q
                         net (fo=1, routed)           0.110     2.506    genblk1[3].reg_in/D[0]
    SLICE_X105Y485       FDRE                                         r  genblk1[3].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=702, routed)         1.891     2.852    genblk1[3].reg_in/CLK
    SLICE_X105Y485       FDRE                                         r  genblk1[3].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.417     2.435    
    SLICE_X105Y485       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.495    genblk1[3].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.050 }
Period(ns):         4.100
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.100       2.810      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.050       1.775      SLICE_X105Y488  demux/genblk1[11].z_reg[11][2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.050       1.775      SLICE_X101Y478  demux/genblk1[97].z_reg[97][5]/C



