Loading plugins phase: Elapsed time ==> 0s.156ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -d CY8C5888LTI-LP097 -s \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.834ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.072ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 MIDI_EXAMPLE.v -verilog
======================================================================

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 MIDI_EXAMPLE.v -verilog
======================================================================

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Nov 20 23:13:55 2020


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   vpp
Options  :    -yv2 -q10 MIDI_EXAMPLE.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Nov 20 23:13:55 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'MIDI_EXAMPLE.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
MIDI_EXAMPLE.v (line 1425, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1427, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1429, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1431, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1433, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1435, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.
MIDI_EXAMPLE.v (line 1437, col 55):  Note: Substituting module 'cmp_vv_vv' for '>'.

vlogfe:  No errors.


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Nov 20 23:13:56 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Nov 20 23:13:56 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_4826
	Net_4827
	Net_4828
	Net_4829
	Net_4830
	Net_4831
	Net_4832
	\USB:dma_complete_0\
	\USB:Net_1922\
	\USB:dma_complete_1\
	\USB:Net_1921\
	\USB:dma_complete_2\
	\USB:Net_1920\
	\USB:dma_complete_3\
	\USB:Net_1919\
	\USB:dma_complete_4\
	\USB:Net_1918\
	\USB:dma_complete_5\
	\USB:Net_1917\
	\USB:dma_complete_6\
	\USB:Net_1916\
	\USB:dma_complete_7\
	\USB:Net_1915\
	Net_2066_7
	\MIDI_NOTES_REG:control_out_7\
	Net_2066_6
	\MIDI_NOTES_REG:control_out_6\
	Net_2066_5
	\MIDI_NOTES_REG:control_out_5\
	Net_2066_4
	\MIDI_NOTES_REG:control_out_4\
	Net_2066_3
	\MIDI_NOTES_REG:control_out_3\
	Net_2066_2
	\MIDI_NOTES_REG:control_out_2\
	Net_2066_1
	\MIDI_NOTES_REG:control_out_1\
	Net_2066_0
	\MIDI_NOTES_REG:control_out_0\
	\MIDI_BIN_REG:control_bus_7\
	\MIDI_BIN_REG:control_bus_6\
	\MIDI_BIN_REG:control_bus_5\
	\MIDI_BIN_REG:control_bus_4\
	\MIDI_BIN_REG:control_bus_3\
	\BRIGHTNESS_RAMP:Net_280\
	\BRIGHTNESS_RAMP:Net_80\
	\TRIANGLE_SEL:Net_280\
	\TRIANGLE_SEL:Net_80\
	\RAMP_COMP:Net_9\
	\WAVETABLE_COUNTER:MODULE_9:b_31\
	\WAVETABLE_COUNTER:MODULE_9:b_30\
	\WAVETABLE_COUNTER:MODULE_9:b_29\
	\WAVETABLE_COUNTER:MODULE_9:b_28\
	\WAVETABLE_COUNTER:MODULE_9:b_27\
	\WAVETABLE_COUNTER:MODULE_9:b_26\
	\WAVETABLE_COUNTER:MODULE_9:b_25\
	\WAVETABLE_COUNTER:MODULE_9:b_24\
	\WAVETABLE_COUNTER:MODULE_9:b_23\
	\WAVETABLE_COUNTER:MODULE_9:b_22\
	\WAVETABLE_COUNTER:MODULE_9:b_21\
	\WAVETABLE_COUNTER:MODULE_9:b_20\
	\WAVETABLE_COUNTER:MODULE_9:b_19\
	\WAVETABLE_COUNTER:MODULE_9:b_18\
	\WAVETABLE_COUNTER:MODULE_9:b_17\
	\WAVETABLE_COUNTER:MODULE_9:b_16\
	\WAVETABLE_COUNTER:MODULE_9:b_15\
	\WAVETABLE_COUNTER:MODULE_9:b_14\
	\WAVETABLE_COUNTER:MODULE_9:b_13\
	\WAVETABLE_COUNTER:MODULE_9:b_12\
	\WAVETABLE_COUNTER:MODULE_9:b_11\
	\WAVETABLE_COUNTER:MODULE_9:b_10\
	\WAVETABLE_COUNTER:MODULE_9:b_9\
	\WAVETABLE_COUNTER:MODULE_9:b_8\
	\WAVETABLE_COUNTER:MODULE_9:b_7\
	\WAVETABLE_COUNTER:MODULE_9:b_6\
	\WAVETABLE_COUNTER:MODULE_9:b_5\
	\WAVETABLE_COUNTER:MODULE_9:b_4\
	\WAVETABLE_COUNTER:MODULE_9:b_3\
	\WAVETABLE_COUNTER:MODULE_9:b_2\
	\WAVETABLE_COUNTER:MODULE_9:b_1\
	\WAVETABLE_COUNTER:MODULE_9:b_0\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:a_31\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:a_30\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:a_29\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:a_28\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:a_27\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:a_26\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:a_25\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:a_24\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_31\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_30\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_29\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_28\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_27\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_26\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_25\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_24\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_23\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_22\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_21\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_20\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_19\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_18\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_17\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_16\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_15\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_14\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_13\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_12\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_11\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_10\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_9\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_8\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_7\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_6\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_5\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_4\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_3\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_2\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_1\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:b_0\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_31\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_30\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_29\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_28\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_27\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_26\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_25\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_24\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_23\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_22\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_21\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_20\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_19\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_18\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_17\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_16\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_15\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_14\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_13\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_12\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_11\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	\LEDs_Out_1:demux_1:tmp__demux_1_7_reg\
	\LEDs_Out_1:Net_34\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_31\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_30\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_29\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_28\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_27\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_26\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_25\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_24\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_23\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_22\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_21\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_20\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_19\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_18\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_17\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_16\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_15\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_14\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_13\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_12\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_11\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_10\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_9\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_8\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_7\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_6\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_5\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_4\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_3\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_2\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_1\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:b_0\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_31\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_30\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_29\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_28\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_27\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_26\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_25\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_24\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_31\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_30\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_29\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_28\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_27\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_26\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_25\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_24\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_23\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_22\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_21\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_20\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_19\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_18\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_17\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_16\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_15\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_14\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_13\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_12\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_11\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_10\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_9\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_8\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_7\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_6\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_5\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_4\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_3\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_2\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_1\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:b_0\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_31\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_30\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_29\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_28\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_27\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_26\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_25\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_24\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_23\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_22\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_21\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_20\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_19\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_18\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_17\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_16\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_15\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_14\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_13\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_12\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_11\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_10\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_9\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_8\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_2:g1:a0:xeq\
	\LEDs_Out_1:MODULE_2:g1:a0:xneq\
	\LEDs_Out_1:MODULE_2:g1:a0:xlt\
	\LEDs_Out_1:MODULE_2:g1:a0:xlte\
	\LEDs_Out_1:MODULE_2:g1:a0:xgte\
	\LEDs_Out_1:MODULE_2:lt\
	\LEDs_Out_1:MODULE_2:eq\
	\LEDs_Out_1:MODULE_2:gte\
	\LEDs_Out_1:MODULE_2:lte\
	\LEDs_Out_1:MODULE_2:neq\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_3:g1:a0:xeq\
	\LEDs_Out_1:MODULE_3:g1:a0:xneq\
	\LEDs_Out_1:MODULE_3:g1:a0:xlt\
	\LEDs_Out_1:MODULE_3:g1:a0:xlte\
	\LEDs_Out_1:MODULE_3:g1:a0:xgte\
	\LEDs_Out_1:MODULE_3:lt\
	\LEDs_Out_1:MODULE_3:eq\
	\LEDs_Out_1:MODULE_3:gte\
	\LEDs_Out_1:MODULE_3:lte\
	\LEDs_Out_1:MODULE_3:neq\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_4:g1:a0:xeq\
	\LEDs_Out_1:MODULE_4:g1:a0:xneq\
	\LEDs_Out_1:MODULE_4:g1:a0:xlt\
	\LEDs_Out_1:MODULE_4:g1:a0:xlte\
	\LEDs_Out_1:MODULE_4:g1:a0:xgte\
	\LEDs_Out_1:MODULE_4:lt\
	\LEDs_Out_1:MODULE_4:eq\
	\LEDs_Out_1:MODULE_4:gte\
	\LEDs_Out_1:MODULE_4:lte\
	\LEDs_Out_1:MODULE_4:neq\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_5:g1:a0:xeq\
	\LEDs_Out_1:MODULE_5:g1:a0:xneq\
	\LEDs_Out_1:MODULE_5:g1:a0:xlt\
	\LEDs_Out_1:MODULE_5:g1:a0:xlte\
	\LEDs_Out_1:MODULE_5:g1:a0:xgte\
	\LEDs_Out_1:MODULE_5:lt\
	\LEDs_Out_1:MODULE_5:eq\
	\LEDs_Out_1:MODULE_5:gte\
	\LEDs_Out_1:MODULE_5:lte\
	\LEDs_Out_1:MODULE_5:neq\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_6:g1:a0:xeq\
	\LEDs_Out_1:MODULE_6:g1:a0:xneq\
	\LEDs_Out_1:MODULE_6:g1:a0:xlt\
	\LEDs_Out_1:MODULE_6:g1:a0:xlte\
	\LEDs_Out_1:MODULE_6:g1:a0:xgte\
	\LEDs_Out_1:MODULE_6:lt\
	\LEDs_Out_1:MODULE_6:eq\
	\LEDs_Out_1:MODULE_6:gte\
	\LEDs_Out_1:MODULE_6:lte\
	\LEDs_Out_1:MODULE_6:neq\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_7:g1:a0:xeq\
	\LEDs_Out_1:MODULE_7:g1:a0:xneq\
	\LEDs_Out_1:MODULE_7:g1:a0:xlt\
	\LEDs_Out_1:MODULE_7:g1:a0:xlte\
	\LEDs_Out_1:MODULE_7:g1:a0:xgte\
	\LEDs_Out_1:MODULE_7:lt\
	\LEDs_Out_1:MODULE_7:eq\
	\LEDs_Out_1:MODULE_7:gte\
	\LEDs_Out_1:MODULE_7:lte\
	\LEDs_Out_1:MODULE_7:neq\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_6\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_3\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_0\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:aeqb_0\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_0\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_1\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_2\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_3\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_4\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_5\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_6\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eq_7\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:eqi_0\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:aeqb_1\
	\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_0\
	\LEDs_Out_1:MODULE_8:g1:a0:xeq\
	\LEDs_Out_1:MODULE_8:g1:a0:xneq\
	\LEDs_Out_1:MODULE_8:g1:a0:xlt\
	\LEDs_Out_1:MODULE_8:g1:a0:xlte\
	\LEDs_Out_1:MODULE_8:g1:a0:xgte\
	\LEDs_Out_1:MODULE_8:lt\
	\LEDs_Out_1:MODULE_8:eq\
	\LEDs_Out_1:MODULE_8:gte\
	\LEDs_Out_1:MODULE_8:lte\
	\LEDs_Out_1:MODULE_8:neq\

    Synthesized names
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_31\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_30\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_29\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_28\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_27\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_26\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_25\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_24\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_23\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_22\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_21\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_20\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_19\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_18\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_17\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_16\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_15\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_14\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_13\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_12\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_11\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_31\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_30\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_29\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_28\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_27\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_26\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_25\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_24\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_23\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_22\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_21\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_20\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_19\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_18\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_17\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_16\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_15\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_14\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_13\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_12\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_11\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_10\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_9\
	\LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_8\

Deleted 429 User equations/components.
Deleted 45 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SW2_net_0
Aliasing tmpOE__SW1_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_3_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_5_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_6_net_0 to tmpOE__SW2_net_0
Aliasing \NOTE_ON_REG:clk\ to zero
Aliasing \NOTE_ON_REG:rst\ to zero
Aliasing \USB:tmpOE__Dm_net_0\ to tmpOE__SW2_net_0
Aliasing \USB:tmpOE__Dp_net_0\ to tmpOE__SW2_net_0
Aliasing \MIDI_NOTES_REG:clk\ to zero
Aliasing \MIDI_NOTES_REG:rst\ to zero
Aliasing \MIDI_BIN_REG:clk\ to zero
Aliasing \MIDI_BIN_REG:rst\ to zero
Aliasing tmpOE__LED_7_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_4_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_2_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_1_net_0 to tmpOE__SW2_net_0
Aliasing Net_1962 to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_83\ to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_81\ to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_82\ to zero
Aliasing Net_1968 to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_83\ to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_81\ to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_82\ to zero
Aliasing \RAMP_COMP:clock\ to zero
Aliasing tmpOE__LED_8_net_0 to tmpOE__SW2_net_0
Aliasing Net_2948 to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_23\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_22\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_21\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_20\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_19\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_18\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_17\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_16\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_15\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_14\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_13\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_12\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_11\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW2_net_0
Aliasing \STORED_BRIGHTNESS_2:clk\ to zero
Aliasing \STORED_BRIGHTNESS_2:rst\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_23\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_22\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_21\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_20\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_19\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_18\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_17\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_16\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_15\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_14\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_13\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_12\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_11\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_10\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_9\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_8\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW2_net_0
Aliasing \LEDs_Out_1:MODIN3_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN3_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN3_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN3_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN3_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN3_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN3_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN3_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN5_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN5_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN5_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN5_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN5_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN5_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN5_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN5_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN7_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN7_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN7_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN7_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN7_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN7_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN7_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN7_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN9_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN9_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN9_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN9_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN9_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN9_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN9_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN9_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN11_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN11_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN11_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN11_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN11_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN11_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN11_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN11_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN13_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN13_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN13_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN13_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN13_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN13_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN13_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN13_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \LEDs_Out_1:MODIN15_7\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_7\
Aliasing \LEDs_Out_1:MODIN15_6\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_6\
Aliasing \LEDs_Out_1:MODIN15_5\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_5\
Aliasing \LEDs_Out_1:MODIN15_4\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_4\
Aliasing \LEDs_Out_1:MODIN15_3\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_3\
Aliasing \LEDs_Out_1:MODIN15_2\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_2\
Aliasing \LEDs_Out_1:MODIN15_1\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_1\
Aliasing \LEDs_Out_1:MODIN15_0\ to \LEDs_Out_1:PWM_COUNTER:MODIN1_0\
Aliasing \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_3\ to zero
Aliasing \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \STORED_BRIGHTNESS_1:clk\ to zero
Aliasing \STORED_BRIGHTNESS_1:rst\ to zero
Aliasing \WAVE_STATUS_LOW:status_7\ to \WAVETABLE_COUNTER:MODIN16_7\
Aliasing \WAVE_STATUS_LOW:status_6\ to \WAVETABLE_COUNTER:MODIN16_6\
Aliasing \WAVE_STATUS_LOW:status_5\ to \WAVETABLE_COUNTER:MODIN16_5\
Aliasing \WAVE_STATUS_LOW:status_4\ to \WAVETABLE_COUNTER:MODIN16_4\
Aliasing \WAVE_STATUS_LOW:status_3\ to \WAVETABLE_COUNTER:MODIN16_3\
Aliasing \WAVE_STATUS_LOW:status_2\ to \WAVETABLE_COUNTER:MODIN16_2\
Aliasing \WAVE_STATUS_LOW:status_1\ to \WAVETABLE_COUNTER:MODIN16_1\
Aliasing \WAVE_STATUS_LOW:status_0\ to \WAVETABLE_COUNTER:MODIN16_0\
Aliasing \WAVE_STATUS_HIGH:status_7\ to zero
Aliasing \WAVE_STATUS_HIGH:status_6\ to zero
Aliasing \WAVE_STATUS_HIGH:status_5\ to zero
Aliasing \WAVE_STATUS_HIGH:status_4\ to zero
Aliasing \WAVE_STATUS_HIGH:status_3\ to zero
Aliasing \WAVE_STATUS_HIGH:status_2\ to \WAVETABLE_COUNTER:MODIN16_10\
Aliasing \WAVE_STATUS_HIGH:status_1\ to \WAVETABLE_COUNTER:MODIN16_9\
Aliasing \WAVE_STATUS_HIGH:status_0\ to \WAVETABLE_COUNTER:MODIN16_8\
Aliasing \STORED_BRIGHTNESS_3:clk\ to zero
Aliasing \STORED_BRIGHTNESS_3:rst\ to zero
Aliasing \STORED_BRIGHTNESS_4:clk\ to zero
Aliasing \STORED_BRIGHTNESS_4:rst\ to zero
Aliasing \STORED_BRIGHTNESS_5:clk\ to zero
Aliasing \STORED_BRIGHTNESS_5:rst\ to zero
Aliasing \STORED_BRIGHTNESS_6:clk\ to zero
Aliasing \STORED_BRIGHTNESS_6:rst\ to zero
Aliasing \STORED_BRIGHTNESS_7:clk\ to zero
Aliasing \STORED_BRIGHTNESS_7:rst\ to zero
Removing Lhs of wire one[7] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW1_net_0[12] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_3_net_0[19] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_5_net_0[26] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_6_net_0[33] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \NOTE_ON_REG:clk\[39] = zero[2]
Removing Lhs of wire \NOTE_ON_REG:rst\[40] = zero[2]
Removing Rhs of wire Net_2703[41] = \NOTE_ON_REG:control_out_0\[42]
Removing Rhs of wire Net_2703[41] = \NOTE_ON_REG:control_0\[65]
Removing Lhs of wire \USB:tmpOE__Dm_net_0\[69] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[76] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI_NOTES_REG:clk\[131] = zero[2]
Removing Lhs of wire \MIDI_NOTES_REG:rst\[132] = zero[2]
Removing Lhs of wire \MIDI_BIN_REG:clk\[158] = zero[2]
Removing Lhs of wire \MIDI_BIN_REG:rst\[159] = zero[2]
Removing Rhs of wire Net_4582_2[170] = \MIDI_BIN_REG:control_out_2\[171]
Removing Rhs of wire Net_4582_2[170] = \MIDI_BIN_REG:control_2\[182]
Removing Rhs of wire Net_4582_1[172] = \MIDI_BIN_REG:control_out_1\[173]
Removing Rhs of wire Net_4582_1[172] = \MIDI_BIN_REG:control_1\[183]
Removing Rhs of wire Net_4582_0[174] = \MIDI_BIN_REG:control_out_0\[175]
Removing Rhs of wire Net_4582_0[174] = \MIDI_BIN_REG:control_0\[184]
Removing Lhs of wire tmpOE__LED_7_net_0[186] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_4_net_0[193] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_2_net_0[200] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_1_net_0[207] = tmpOE__SW2_net_0[1]
Removing Lhs of wire Net_1962[215] = zero[2]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_183\[226] = \BRIGHTNESS_RAMP:demux:tmp__demux_0_reg\[231]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_107\[229] = \BRIGHTNESS_RAMP:demux:tmp__demux_1_reg\[234]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_134\[232] = \BRIGHTNESS_RAMP:cydff_1\[246]
Removing Lhs of wire \BRIGHTNESS_RAMP:Net_336\[233] = Net_3013[214]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_83\[236] = zero[2]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_81\[237] = zero[2]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_82\[238] = zero[2]
Removing Lhs of wire Net_1968[247] = zero[2]
Removing Rhs of wire \TRIANGLE_SEL:Net_183\[260] = \TRIANGLE_SEL:demux:tmp__demux_0_reg\[265]
Removing Rhs of wire \TRIANGLE_SEL:Net_107\[263] = \TRIANGLE_SEL:demux:tmp__demux_1_reg\[268]
Removing Rhs of wire \TRIANGLE_SEL:Net_134\[266] = \TRIANGLE_SEL:cydff_1\[280]
Removing Lhs of wire \TRIANGLE_SEL:Net_336\[267] = Net_1945[249]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_83\[270] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_81\[271] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_82\[272] = zero[2]
Removing Lhs of wire \RAMP_COMP:clock\[282] = zero[2]
Removing Rhs of wire Net_5051[284] = \RAMP_COMP:Net_1\[283]
Removing Lhs of wire tmpOE__LED_8_net_0[287] = tmpOE__SW2_net_0[1]
Removing Lhs of wire Net_2948[288] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_10\[294] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_10\[464]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_9\[296] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_9\[465]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_8\[298] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_8\[466]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_7\[300] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_7\[467]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_6\[302] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_6\[468]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_5\[304] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_5\[469]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_4\[306] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_4\[470]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_3\[308] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_3\[471]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_2\[310] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_2\[472]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_1\[312] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_1\[473]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_9_0\[314] = \WAVETABLE_COUNTER:MODULE_9:g2:a0:s_0\[474]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_23\[355] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_22\[356] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_21\[357] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_20\[358] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_19\[359] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_18\[360] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_17\[361] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_16\[362] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_15\[363] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_14\[364] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_13\[365] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_12\[366] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_11\[367] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_10\[368] = \WAVETABLE_COUNTER:MODIN16_10\[369]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_10\[369] = Net_2965_10[293]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_9\[370] = \WAVETABLE_COUNTER:MODIN16_9\[371]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_9\[371] = Net_2965_9[295]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_8\[372] = \WAVETABLE_COUNTER:MODIN16_8\[373]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_8\[373] = Net_2965_8[297]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_7\[374] = \WAVETABLE_COUNTER:MODIN16_7\[375]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_7\[375] = Net_2965_7[299]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_6\[376] = \WAVETABLE_COUNTER:MODIN16_6\[377]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_6\[377] = Net_2965_6[301]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_5\[378] = \WAVETABLE_COUNTER:MODIN16_5\[379]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_5\[379] = Net_2965_5[303]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_4\[380] = \WAVETABLE_COUNTER:MODIN16_4\[381]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_4\[381] = Net_2965_4[305]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_3\[382] = \WAVETABLE_COUNTER:MODIN16_3\[383]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_3\[383] = Net_2965_3[307]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_2\[384] = \WAVETABLE_COUNTER:MODIN16_2\[385]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_2\[385] = Net_2965_2[309]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_1\[386] = \WAVETABLE_COUNTER:MODIN16_1\[387]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_1\[387] = Net_2965_1[311]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:a_0\[388] = \WAVETABLE_COUNTER:MODIN16_0\[389]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN16_0\[389] = Net_2965_0[313]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[512] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[513] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \STORED_BRIGHTNESS_2:clk\[514] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_2:rst\[515] = zero[2]
Removing Rhs of wire Net_4957_7[516] = \STORED_BRIGHTNESS_2:control_out_7\[517]
Removing Rhs of wire Net_4957_7[516] = \STORED_BRIGHTNESS_2:control_7\[533]
Removing Rhs of wire Net_4957_6[518] = \STORED_BRIGHTNESS_2:control_out_6\[519]
Removing Rhs of wire Net_4957_6[518] = \STORED_BRIGHTNESS_2:control_6\[534]
Removing Rhs of wire Net_4957_5[520] = \STORED_BRIGHTNESS_2:control_out_5\[521]
Removing Rhs of wire Net_4957_5[520] = \STORED_BRIGHTNESS_2:control_5\[535]
Removing Rhs of wire Net_4957_4[522] = \STORED_BRIGHTNESS_2:control_out_4\[523]
Removing Rhs of wire Net_4957_4[522] = \STORED_BRIGHTNESS_2:control_4\[536]
Removing Rhs of wire Net_4957_3[524] = \STORED_BRIGHTNESS_2:control_out_3\[525]
Removing Rhs of wire Net_4957_3[524] = \STORED_BRIGHTNESS_2:control_3\[537]
Removing Rhs of wire Net_4957_2[526] = \STORED_BRIGHTNESS_2:control_out_2\[527]
Removing Rhs of wire Net_4957_2[526] = \STORED_BRIGHTNESS_2:control_2\[538]
Removing Rhs of wire Net_4957_1[528] = \STORED_BRIGHTNESS_2:control_out_1\[529]
Removing Rhs of wire Net_4957_1[528] = \STORED_BRIGHTNESS_2:control_1\[539]
Removing Rhs of wire Net_4957_0[530] = \STORED_BRIGHTNESS_2:control_out_0\[531]
Removing Rhs of wire Net_4957_0[530] = \STORED_BRIGHTNESS_2:control_0\[540]
Removing Rhs of wire \LEDs_Out_1:Net_38\[549] = \LEDs_Out_1:demux_1:tmp__demux_1_0_reg\[541]
Removing Rhs of wire \LEDs_Out_1:Net_42\[550] = \LEDs_Out_1:demux_1:tmp__demux_1_1_reg\[542]
Removing Rhs of wire \LEDs_Out_1:Net_88\[551] = \LEDs_Out_1:demux_1:tmp__demux_1_2_reg\[543]
Removing Rhs of wire \LEDs_Out_1:Net_30\[552] = \LEDs_Out_1:demux_1:tmp__demux_1_3_reg\[544]
Removing Rhs of wire \LEDs_Out_1:Net_92\[553] = \LEDs_Out_1:demux_1:tmp__demux_1_4_reg\[545]
Removing Rhs of wire \LEDs_Out_1:Net_32\[554] = \LEDs_Out_1:demux_1:tmp__demux_1_5_reg\[546]
Removing Rhs of wire \LEDs_Out_1:Net_33\[555] = \LEDs_Out_1:demux_1:tmp__demux_1_6_reg\[547]
Removing Rhs of wire \LEDs_Out_1:Net_182\[559] = \LEDs_Out_1:cmp_vv_vv_MODGEN_2\[801]
Removing Rhs of wire \LEDs_Out_1:Net_182\[559] = \LEDs_Out_1:MODULE_2:g1:a0:xgt\[931]
Removing Rhs of wire \LEDs_Out_1:Net_182\[559] = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_0\[926]
Removing Rhs of wire \LEDs_Out_1:Net_183\[563] = \LEDs_Out_1:cmp_vv_vv_MODGEN_3\[802]
Removing Rhs of wire \LEDs_Out_1:Net_183\[563] = \LEDs_Out_1:MODULE_3:g1:a0:xgt\[1069]
Removing Rhs of wire \LEDs_Out_1:Net_183\[563] = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_0\[1064]
Removing Rhs of wire \LEDs_Out_1:Net_184\[567] = \LEDs_Out_1:cmp_vv_vv_MODGEN_4\[803]
Removing Rhs of wire \LEDs_Out_1:Net_184\[567] = \LEDs_Out_1:MODULE_4:g1:a0:xgt\[1199]
Removing Rhs of wire \LEDs_Out_1:Net_184\[567] = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_0\[1194]
Removing Rhs of wire \LEDs_Out_1:Net_185\[571] = \LEDs_Out_1:cmp_vv_vv_MODGEN_5\[804]
Removing Rhs of wire \LEDs_Out_1:Net_185\[571] = \LEDs_Out_1:MODULE_5:g1:a0:xgt\[1337]
Removing Rhs of wire \LEDs_Out_1:Net_185\[571] = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_0\[1332]
Removing Rhs of wire \LEDs_Out_1:Net_186\[575] = \LEDs_Out_1:cmp_vv_vv_MODGEN_6\[805]
Removing Rhs of wire \LEDs_Out_1:Net_186\[575] = \LEDs_Out_1:MODULE_6:g1:a0:xgt\[1475]
Removing Rhs of wire \LEDs_Out_1:Net_186\[575] = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_0\[1470]
Removing Rhs of wire \LEDs_Out_1:Net_187\[579] = \LEDs_Out_1:cmp_vv_vv_MODGEN_7\[806]
Removing Rhs of wire \LEDs_Out_1:Net_187\[579] = \LEDs_Out_1:MODULE_7:g1:a0:xgt\[1613]
Removing Rhs of wire \LEDs_Out_1:Net_187\[579] = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_0\[1608]
Removing Rhs of wire \LEDs_Out_1:Net_188\[583] = \LEDs_Out_1:cmp_vv_vv_MODGEN_8\[807]
Removing Rhs of wire \LEDs_Out_1:Net_188\[583] = \LEDs_Out_1:MODULE_8:g1:a0:xgt\[1751]
Removing Rhs of wire \LEDs_Out_1:Net_188\[583] = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_0\[1746]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_7\[587] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_7\[754]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_6\[589] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_6\[755]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_5\[591] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_5\[756]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_4\[593] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_4\[757]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_3\[595] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_3\[758]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_2\[597] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_2\[759]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_1\[599] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_1\[760]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:add_vi_vv_MODGEN_1_0\[601] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_0\[761]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_23\[642] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_22\[643] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_21\[644] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_20\[645] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_19\[646] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_18\[647] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_17\[648] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_16\[649] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_15\[650] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_14\[651] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_13\[652] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_12\[653] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_11\[654] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_10\[655] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_9\[656] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_8\[657] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_7\[658] = \LEDs_Out_1:PWM_COUNTER:MODIN1_7\[659]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_7\[659] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_6\[660] = \LEDs_Out_1:PWM_COUNTER:MODIN1_6\[661]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_6\[661] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_5\[662] = \LEDs_Out_1:PWM_COUNTER:MODIN1_5\[663]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_5\[663] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_4\[664] = \LEDs_Out_1:PWM_COUNTER:MODIN1_4\[665]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_4\[665] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_3\[666] = \LEDs_Out_1:PWM_COUNTER:MODIN1_3\[667]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_3\[667] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_2\[668] = \LEDs_Out_1:PWM_COUNTER:MODIN1_2\[669]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_2\[669] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_1\[670] = \LEDs_Out_1:PWM_COUNTER:MODIN1_1\[671]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_1\[671] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:a_0\[672] = \LEDs_Out_1:PWM_COUNTER:MODIN1_0\[673]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODIN1_0\[673] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[799] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[800] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_7\[808] = \LEDs_Out_1:MODIN2_7\[809]
Removing Lhs of wire \LEDs_Out_1:MODIN2_7\[809] = Net_4956_7[938]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_6\[810] = \LEDs_Out_1:MODIN2_6\[811]
Removing Lhs of wire \LEDs_Out_1:MODIN2_6\[811] = Net_4956_6[939]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_5\[812] = \LEDs_Out_1:MODIN2_5\[813]
Removing Lhs of wire \LEDs_Out_1:MODIN2_5\[813] = Net_4956_5[940]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_4\[814] = \LEDs_Out_1:MODIN2_4\[815]
Removing Lhs of wire \LEDs_Out_1:MODIN2_4\[815] = Net_4956_4[941]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_3\[816] = \LEDs_Out_1:MODIN2_3\[817]
Removing Lhs of wire \LEDs_Out_1:MODIN2_3\[817] = Net_4956_3[942]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_2\[818] = \LEDs_Out_1:MODIN2_2\[819]
Removing Lhs of wire \LEDs_Out_1:MODIN2_2\[819] = Net_4956_2[943]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_1\[820] = \LEDs_Out_1:MODIN2_1\[821]
Removing Lhs of wire \LEDs_Out_1:MODIN2_1\[821] = Net_4956_1[944]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newa_0\[822] = \LEDs_Out_1:MODIN2_0\[823]
Removing Lhs of wire \LEDs_Out_1:MODIN2_0\[823] = Net_4956_0[945]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_7\[824] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODIN3_7\[825] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_6\[826] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODIN3_6\[827] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_5\[828] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODIN3_5\[829] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_4\[830] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODIN3_4\[831] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_3\[832] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODIN3_3\[833] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_2\[834] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODIN3_2\[835] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_1\[836] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODIN3_1\[837] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:newb_0\[838] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODIN3_0\[839] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_7\[840] = Net_4956_7[938]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_6\[841] = Net_4956_6[939]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_5\[842] = Net_4956_5[940]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_4\[843] = Net_4956_4[941]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_3\[844] = Net_4956_3[942]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_2\[845] = Net_4956_2[943]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_1\[846] = Net_4956_1[944]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:dataa_0\[847] = Net_4956_0[945]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_7\[848] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_6\[849] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_5\[850] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_4\[851] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_3\[852] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_2\[853] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_1\[854] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:datab_0\[855] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_7\[856] = Net_4956_7[938]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_6\[857] = Net_4956_6[939]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_5\[858] = Net_4956_5[940]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_4\[859] = Net_4956_4[941]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_3\[860] = Net_4956_3[942]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_2\[861] = Net_4956_2[943]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_1\[862] = Net_4956_1[944]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:a_0\[863] = Net_4956_0[945]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_7\[864] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_6\[865] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_5\[866] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_4\[867] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_3\[868] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_2\[869] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_1\[870] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:b_0\[871] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_3\[891] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_3\[892] = zero[2]
Removing Rhs of wire Net_4956_7[938] = \STORED_BRIGHTNESS_1:control_out_7\[1769]
Removing Rhs of wire Net_4956_7[938] = \STORED_BRIGHTNESS_1:control_7\[1778]
Removing Rhs of wire Net_4956_6[939] = \STORED_BRIGHTNESS_1:control_out_6\[1770]
Removing Rhs of wire Net_4956_6[939] = \STORED_BRIGHTNESS_1:control_6\[1779]
Removing Rhs of wire Net_4956_5[940] = \STORED_BRIGHTNESS_1:control_out_5\[1771]
Removing Rhs of wire Net_4956_5[940] = \STORED_BRIGHTNESS_1:control_5\[1780]
Removing Rhs of wire Net_4956_4[941] = \STORED_BRIGHTNESS_1:control_out_4\[1772]
Removing Rhs of wire Net_4956_4[941] = \STORED_BRIGHTNESS_1:control_4\[1781]
Removing Rhs of wire Net_4956_3[942] = \STORED_BRIGHTNESS_1:control_out_3\[1773]
Removing Rhs of wire Net_4956_3[942] = \STORED_BRIGHTNESS_1:control_3\[1782]
Removing Rhs of wire Net_4956_2[943] = \STORED_BRIGHTNESS_1:control_out_2\[1774]
Removing Rhs of wire Net_4956_2[943] = \STORED_BRIGHTNESS_1:control_2\[1783]
Removing Rhs of wire Net_4956_1[944] = \STORED_BRIGHTNESS_1:control_out_1\[1775]
Removing Rhs of wire Net_4956_1[944] = \STORED_BRIGHTNESS_1:control_1\[1784]
Removing Rhs of wire Net_4956_0[945] = \STORED_BRIGHTNESS_1:control_out_0\[1776]
Removing Rhs of wire Net_4956_0[945] = \STORED_BRIGHTNESS_1:control_0\[1785]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_7\[946] = \LEDs_Out_1:MODIN4_7\[947]
Removing Lhs of wire \LEDs_Out_1:MODIN4_7\[947] = Net_4957_7[516]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_6\[948] = \LEDs_Out_1:MODIN4_6\[949]
Removing Lhs of wire \LEDs_Out_1:MODIN4_6\[949] = Net_4957_6[518]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_5\[950] = \LEDs_Out_1:MODIN4_5\[951]
Removing Lhs of wire \LEDs_Out_1:MODIN4_5\[951] = Net_4957_5[520]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_4\[952] = \LEDs_Out_1:MODIN4_4\[953]
Removing Lhs of wire \LEDs_Out_1:MODIN4_4\[953] = Net_4957_4[522]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_3\[954] = \LEDs_Out_1:MODIN4_3\[955]
Removing Lhs of wire \LEDs_Out_1:MODIN4_3\[955] = Net_4957_3[524]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_2\[956] = \LEDs_Out_1:MODIN4_2\[957]
Removing Lhs of wire \LEDs_Out_1:MODIN4_2\[957] = Net_4957_2[526]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_1\[958] = \LEDs_Out_1:MODIN4_1\[959]
Removing Lhs of wire \LEDs_Out_1:MODIN4_1\[959] = Net_4957_1[528]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newa_0\[960] = \LEDs_Out_1:MODIN4_0\[961]
Removing Lhs of wire \LEDs_Out_1:MODIN4_0\[961] = Net_4957_0[530]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_7\[962] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODIN5_7\[963] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_6\[964] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODIN5_6\[965] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_5\[966] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODIN5_5\[967] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_4\[968] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODIN5_4\[969] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_3\[970] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODIN5_3\[971] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_2\[972] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODIN5_2\[973] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_1\[974] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODIN5_1\[975] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:newb_0\[976] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODIN5_0\[977] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_7\[978] = Net_4957_7[516]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_6\[979] = Net_4957_6[518]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_5\[980] = Net_4957_5[520]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_4\[981] = Net_4957_4[522]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_3\[982] = Net_4957_3[524]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_2\[983] = Net_4957_2[526]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_1\[984] = Net_4957_1[528]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:dataa_0\[985] = Net_4957_0[530]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_7\[986] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_6\[987] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_5\[988] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_4\[989] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_3\[990] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_2\[991] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_1\[992] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:datab_0\[993] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_7\[994] = Net_4957_7[516]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_6\[995] = Net_4957_6[518]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_5\[996] = Net_4957_5[520]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_4\[997] = Net_4957_4[522]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_3\[998] = Net_4957_3[524]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_2\[999] = Net_4957_2[526]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_1\[1000] = Net_4957_1[528]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:a_0\[1001] = Net_4957_0[530]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_7\[1002] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_6\[1003] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_5\[1004] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_4\[1005] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_3\[1006] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_2\[1007] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_1\[1008] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:b_0\[1009] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_3\[1029] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_3\[1030] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_7\[1076] = \LEDs_Out_1:MODIN6_7\[1077]
Removing Lhs of wire \LEDs_Out_1:MODIN6_7\[1077] = Net_5096_7[1206]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_6\[1078] = \LEDs_Out_1:MODIN6_6\[1079]
Removing Lhs of wire \LEDs_Out_1:MODIN6_6\[1079] = Net_5096_6[1207]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_5\[1080] = \LEDs_Out_1:MODIN6_5\[1081]
Removing Lhs of wire \LEDs_Out_1:MODIN6_5\[1081] = Net_5096_5[1208]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_4\[1082] = \LEDs_Out_1:MODIN6_4\[1083]
Removing Lhs of wire \LEDs_Out_1:MODIN6_4\[1083] = Net_5096_4[1209]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_3\[1084] = \LEDs_Out_1:MODIN6_3\[1085]
Removing Lhs of wire \LEDs_Out_1:MODIN6_3\[1085] = Net_5096_3[1210]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_2\[1086] = \LEDs_Out_1:MODIN6_2\[1087]
Removing Lhs of wire \LEDs_Out_1:MODIN6_2\[1087] = Net_5096_2[1211]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_1\[1088] = \LEDs_Out_1:MODIN6_1\[1089]
Removing Lhs of wire \LEDs_Out_1:MODIN6_1\[1089] = Net_5096_1[1212]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newa_0\[1090] = \LEDs_Out_1:MODIN6_0\[1091]
Removing Lhs of wire \LEDs_Out_1:MODIN6_0\[1091] = Net_5096_0[1213]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_7\[1092] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODIN7_7\[1093] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_6\[1094] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODIN7_6\[1095] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_5\[1096] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODIN7_5\[1097] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_4\[1098] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODIN7_4\[1099] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_3\[1100] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODIN7_3\[1101] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_2\[1102] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODIN7_2\[1103] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_1\[1104] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODIN7_1\[1105] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:newb_0\[1106] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODIN7_0\[1107] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_7\[1108] = Net_5096_7[1206]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_6\[1109] = Net_5096_6[1207]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_5\[1110] = Net_5096_5[1208]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_4\[1111] = Net_5096_4[1209]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_3\[1112] = Net_5096_3[1210]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_2\[1113] = Net_5096_2[1211]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_1\[1114] = Net_5096_1[1212]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:dataa_0\[1115] = Net_5096_0[1213]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_7\[1116] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_6\[1117] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_5\[1118] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_4\[1119] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_3\[1120] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_2\[1121] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_1\[1122] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:datab_0\[1123] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_7\[1124] = Net_5096_7[1206]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_6\[1125] = Net_5096_6[1207]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_5\[1126] = Net_5096_5[1208]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_4\[1127] = Net_5096_4[1209]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_3\[1128] = Net_5096_3[1210]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_2\[1129] = Net_5096_2[1211]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_1\[1130] = Net_5096_1[1212]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:a_0\[1131] = Net_5096_0[1213]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_7\[1132] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_6\[1133] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_5\[1134] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_4\[1135] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_3\[1136] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_2\[1137] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_1\[1138] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:b_0\[1139] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_3\[1159] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_3\[1160] = zero[2]
Removing Rhs of wire Net_5096_7[1206] = \STORED_BRIGHTNESS_3:control_out_7\[1806]
Removing Rhs of wire Net_5096_7[1206] = \STORED_BRIGHTNESS_3:control_7\[1815]
Removing Rhs of wire Net_5096_6[1207] = \STORED_BRIGHTNESS_3:control_out_6\[1807]
Removing Rhs of wire Net_5096_6[1207] = \STORED_BRIGHTNESS_3:control_6\[1816]
Removing Rhs of wire Net_5096_5[1208] = \STORED_BRIGHTNESS_3:control_out_5\[1808]
Removing Rhs of wire Net_5096_5[1208] = \STORED_BRIGHTNESS_3:control_5\[1817]
Removing Rhs of wire Net_5096_4[1209] = \STORED_BRIGHTNESS_3:control_out_4\[1809]
Removing Rhs of wire Net_5096_4[1209] = \STORED_BRIGHTNESS_3:control_4\[1818]
Removing Rhs of wire Net_5096_3[1210] = \STORED_BRIGHTNESS_3:control_out_3\[1810]
Removing Rhs of wire Net_5096_3[1210] = \STORED_BRIGHTNESS_3:control_3\[1819]
Removing Rhs of wire Net_5096_2[1211] = \STORED_BRIGHTNESS_3:control_out_2\[1811]
Removing Rhs of wire Net_5096_2[1211] = \STORED_BRIGHTNESS_3:control_2\[1820]
Removing Rhs of wire Net_5096_1[1212] = \STORED_BRIGHTNESS_3:control_out_1\[1812]
Removing Rhs of wire Net_5096_1[1212] = \STORED_BRIGHTNESS_3:control_1\[1821]
Removing Rhs of wire Net_5096_0[1213] = \STORED_BRIGHTNESS_3:control_out_0\[1813]
Removing Rhs of wire Net_5096_0[1213] = \STORED_BRIGHTNESS_3:control_0\[1822]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_7\[1214] = \LEDs_Out_1:MODIN8_7\[1215]
Removing Lhs of wire \LEDs_Out_1:MODIN8_7\[1215] = Net_4959_7[1344]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_6\[1216] = \LEDs_Out_1:MODIN8_6\[1217]
Removing Lhs of wire \LEDs_Out_1:MODIN8_6\[1217] = Net_4959_6[1345]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_5\[1218] = \LEDs_Out_1:MODIN8_5\[1219]
Removing Lhs of wire \LEDs_Out_1:MODIN8_5\[1219] = Net_4959_5[1346]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_4\[1220] = \LEDs_Out_1:MODIN8_4\[1221]
Removing Lhs of wire \LEDs_Out_1:MODIN8_4\[1221] = Net_4959_4[1347]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_3\[1222] = \LEDs_Out_1:MODIN8_3\[1223]
Removing Lhs of wire \LEDs_Out_1:MODIN8_3\[1223] = Net_4959_3[1348]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_2\[1224] = \LEDs_Out_1:MODIN8_2\[1225]
Removing Lhs of wire \LEDs_Out_1:MODIN8_2\[1225] = Net_4959_2[1349]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_1\[1226] = \LEDs_Out_1:MODIN8_1\[1227]
Removing Lhs of wire \LEDs_Out_1:MODIN8_1\[1227] = Net_4959_1[1350]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newa_0\[1228] = \LEDs_Out_1:MODIN8_0\[1229]
Removing Lhs of wire \LEDs_Out_1:MODIN8_0\[1229] = Net_4959_0[1351]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_7\[1230] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODIN9_7\[1231] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_6\[1232] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODIN9_6\[1233] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_5\[1234] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODIN9_5\[1235] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_4\[1236] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODIN9_4\[1237] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_3\[1238] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODIN9_3\[1239] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_2\[1240] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODIN9_2\[1241] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_1\[1242] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODIN9_1\[1243] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:newb_0\[1244] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODIN9_0\[1245] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_7\[1246] = Net_4959_7[1344]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_6\[1247] = Net_4959_6[1345]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_5\[1248] = Net_4959_5[1346]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_4\[1249] = Net_4959_4[1347]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_3\[1250] = Net_4959_3[1348]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_2\[1251] = Net_4959_2[1349]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_1\[1252] = Net_4959_1[1350]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:dataa_0\[1253] = Net_4959_0[1351]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_7\[1254] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_6\[1255] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_5\[1256] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_4\[1257] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_3\[1258] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_2\[1259] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_1\[1260] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:datab_0\[1261] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_7\[1262] = Net_4959_7[1344]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_6\[1263] = Net_4959_6[1345]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_5\[1264] = Net_4959_5[1346]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_4\[1265] = Net_4959_4[1347]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_3\[1266] = Net_4959_3[1348]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_2\[1267] = Net_4959_2[1349]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_1\[1268] = Net_4959_1[1350]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:a_0\[1269] = Net_4959_0[1351]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_7\[1270] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_6\[1271] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_5\[1272] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_4\[1273] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_3\[1274] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_2\[1275] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_1\[1276] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:b_0\[1277] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_3\[1297] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_3\[1298] = zero[2]
Removing Rhs of wire Net_4959_7[1344] = \STORED_BRIGHTNESS_4:control_out_7\[1825]
Removing Rhs of wire Net_4959_7[1344] = \STORED_BRIGHTNESS_4:control_7\[1834]
Removing Rhs of wire Net_4959_6[1345] = \STORED_BRIGHTNESS_4:control_out_6\[1826]
Removing Rhs of wire Net_4959_6[1345] = \STORED_BRIGHTNESS_4:control_6\[1835]
Removing Rhs of wire Net_4959_5[1346] = \STORED_BRIGHTNESS_4:control_out_5\[1827]
Removing Rhs of wire Net_4959_5[1346] = \STORED_BRIGHTNESS_4:control_5\[1836]
Removing Rhs of wire Net_4959_4[1347] = \STORED_BRIGHTNESS_4:control_out_4\[1828]
Removing Rhs of wire Net_4959_4[1347] = \STORED_BRIGHTNESS_4:control_4\[1837]
Removing Rhs of wire Net_4959_3[1348] = \STORED_BRIGHTNESS_4:control_out_3\[1829]
Removing Rhs of wire Net_4959_3[1348] = \STORED_BRIGHTNESS_4:control_3\[1838]
Removing Rhs of wire Net_4959_2[1349] = \STORED_BRIGHTNESS_4:control_out_2\[1830]
Removing Rhs of wire Net_4959_2[1349] = \STORED_BRIGHTNESS_4:control_2\[1839]
Removing Rhs of wire Net_4959_1[1350] = \STORED_BRIGHTNESS_4:control_out_1\[1831]
Removing Rhs of wire Net_4959_1[1350] = \STORED_BRIGHTNESS_4:control_1\[1840]
Removing Rhs of wire Net_4959_0[1351] = \STORED_BRIGHTNESS_4:control_out_0\[1832]
Removing Rhs of wire Net_4959_0[1351] = \STORED_BRIGHTNESS_4:control_0\[1841]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_7\[1352] = \LEDs_Out_1:MODIN10_7\[1353]
Removing Lhs of wire \LEDs_Out_1:MODIN10_7\[1353] = Net_5097_7[1482]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_6\[1354] = \LEDs_Out_1:MODIN10_6\[1355]
Removing Lhs of wire \LEDs_Out_1:MODIN10_6\[1355] = Net_5097_6[1483]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_5\[1356] = \LEDs_Out_1:MODIN10_5\[1357]
Removing Lhs of wire \LEDs_Out_1:MODIN10_5\[1357] = Net_5097_5[1484]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_4\[1358] = \LEDs_Out_1:MODIN10_4\[1359]
Removing Lhs of wire \LEDs_Out_1:MODIN10_4\[1359] = Net_5097_4[1485]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_3\[1360] = \LEDs_Out_1:MODIN10_3\[1361]
Removing Lhs of wire \LEDs_Out_1:MODIN10_3\[1361] = Net_5097_3[1486]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_2\[1362] = \LEDs_Out_1:MODIN10_2\[1363]
Removing Lhs of wire \LEDs_Out_1:MODIN10_2\[1363] = Net_5097_2[1487]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_1\[1364] = \LEDs_Out_1:MODIN10_1\[1365]
Removing Lhs of wire \LEDs_Out_1:MODIN10_1\[1365] = Net_5097_1[1488]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newa_0\[1366] = \LEDs_Out_1:MODIN10_0\[1367]
Removing Lhs of wire \LEDs_Out_1:MODIN10_0\[1367] = Net_5097_0[1489]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_7\[1368] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODIN11_7\[1369] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_6\[1370] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODIN11_6\[1371] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_5\[1372] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODIN11_5\[1373] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_4\[1374] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODIN11_4\[1375] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_3\[1376] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODIN11_3\[1377] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_2\[1378] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODIN11_2\[1379] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_1\[1380] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODIN11_1\[1381] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:newb_0\[1382] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODIN11_0\[1383] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_7\[1384] = Net_5097_7[1482]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_6\[1385] = Net_5097_6[1483]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_5\[1386] = Net_5097_5[1484]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_4\[1387] = Net_5097_4[1485]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_3\[1388] = Net_5097_3[1486]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_2\[1389] = Net_5097_2[1487]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_1\[1390] = Net_5097_1[1488]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:dataa_0\[1391] = Net_5097_0[1489]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_7\[1392] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_6\[1393] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_5\[1394] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_4\[1395] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_3\[1396] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_2\[1397] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_1\[1398] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:datab_0\[1399] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_7\[1400] = Net_5097_7[1482]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_6\[1401] = Net_5097_6[1483]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_5\[1402] = Net_5097_5[1484]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_4\[1403] = Net_5097_4[1485]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_3\[1404] = Net_5097_3[1486]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_2\[1405] = Net_5097_2[1487]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_1\[1406] = Net_5097_1[1488]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:a_0\[1407] = Net_5097_0[1489]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_7\[1408] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_6\[1409] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_5\[1410] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_4\[1411] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_3\[1412] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_2\[1413] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_1\[1414] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:b_0\[1415] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_3\[1435] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_3\[1436] = zero[2]
Removing Rhs of wire Net_5097_7[1482] = \STORED_BRIGHTNESS_5:control_out_7\[1844]
Removing Rhs of wire Net_5097_7[1482] = \STORED_BRIGHTNESS_5:control_7\[1853]
Removing Rhs of wire Net_5097_6[1483] = \STORED_BRIGHTNESS_5:control_out_6\[1845]
Removing Rhs of wire Net_5097_6[1483] = \STORED_BRIGHTNESS_5:control_6\[1854]
Removing Rhs of wire Net_5097_5[1484] = \STORED_BRIGHTNESS_5:control_out_5\[1846]
Removing Rhs of wire Net_5097_5[1484] = \STORED_BRIGHTNESS_5:control_5\[1855]
Removing Rhs of wire Net_5097_4[1485] = \STORED_BRIGHTNESS_5:control_out_4\[1847]
Removing Rhs of wire Net_5097_4[1485] = \STORED_BRIGHTNESS_5:control_4\[1856]
Removing Rhs of wire Net_5097_3[1486] = \STORED_BRIGHTNESS_5:control_out_3\[1848]
Removing Rhs of wire Net_5097_3[1486] = \STORED_BRIGHTNESS_5:control_3\[1857]
Removing Rhs of wire Net_5097_2[1487] = \STORED_BRIGHTNESS_5:control_out_2\[1849]
Removing Rhs of wire Net_5097_2[1487] = \STORED_BRIGHTNESS_5:control_2\[1858]
Removing Rhs of wire Net_5097_1[1488] = \STORED_BRIGHTNESS_5:control_out_1\[1850]
Removing Rhs of wire Net_5097_1[1488] = \STORED_BRIGHTNESS_5:control_1\[1859]
Removing Rhs of wire Net_5097_0[1489] = \STORED_BRIGHTNESS_5:control_out_0\[1851]
Removing Rhs of wire Net_5097_0[1489] = \STORED_BRIGHTNESS_5:control_0\[1860]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_7\[1490] = \LEDs_Out_1:MODIN12_7\[1491]
Removing Lhs of wire \LEDs_Out_1:MODIN12_7\[1491] = Net_4961_7[1620]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_6\[1492] = \LEDs_Out_1:MODIN12_6\[1493]
Removing Lhs of wire \LEDs_Out_1:MODIN12_6\[1493] = Net_4961_6[1621]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_5\[1494] = \LEDs_Out_1:MODIN12_5\[1495]
Removing Lhs of wire \LEDs_Out_1:MODIN12_5\[1495] = Net_4961_5[1622]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_4\[1496] = \LEDs_Out_1:MODIN12_4\[1497]
Removing Lhs of wire \LEDs_Out_1:MODIN12_4\[1497] = Net_4961_4[1623]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_3\[1498] = \LEDs_Out_1:MODIN12_3\[1499]
Removing Lhs of wire \LEDs_Out_1:MODIN12_3\[1499] = Net_4961_3[1624]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_2\[1500] = \LEDs_Out_1:MODIN12_2\[1501]
Removing Lhs of wire \LEDs_Out_1:MODIN12_2\[1501] = Net_4961_2[1625]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_1\[1502] = \LEDs_Out_1:MODIN12_1\[1503]
Removing Lhs of wire \LEDs_Out_1:MODIN12_1\[1503] = Net_4961_1[1626]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newa_0\[1504] = \LEDs_Out_1:MODIN12_0\[1505]
Removing Lhs of wire \LEDs_Out_1:MODIN12_0\[1505] = Net_4961_0[1627]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_7\[1506] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODIN13_7\[1507] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_6\[1508] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODIN13_6\[1509] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_5\[1510] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODIN13_5\[1511] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_4\[1512] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODIN13_4\[1513] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_3\[1514] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODIN13_3\[1515] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_2\[1516] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODIN13_2\[1517] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_1\[1518] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODIN13_1\[1519] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:newb_0\[1520] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODIN13_0\[1521] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_7\[1522] = Net_4961_7[1620]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_6\[1523] = Net_4961_6[1621]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_5\[1524] = Net_4961_5[1622]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_4\[1525] = Net_4961_4[1623]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_3\[1526] = Net_4961_3[1624]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_2\[1527] = Net_4961_2[1625]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_1\[1528] = Net_4961_1[1626]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:dataa_0\[1529] = Net_4961_0[1627]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_7\[1530] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_6\[1531] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_5\[1532] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_4\[1533] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_3\[1534] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_2\[1535] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_1\[1536] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:datab_0\[1537] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_7\[1538] = Net_4961_7[1620]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_6\[1539] = Net_4961_6[1621]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_5\[1540] = Net_4961_5[1622]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_4\[1541] = Net_4961_4[1623]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_3\[1542] = Net_4961_3[1624]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_2\[1543] = Net_4961_2[1625]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_1\[1544] = Net_4961_1[1626]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:a_0\[1545] = Net_4961_0[1627]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_7\[1546] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_6\[1547] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_5\[1548] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_4\[1549] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_3\[1550] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_2\[1551] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_1\[1552] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:b_0\[1553] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_3\[1573] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_3\[1574] = zero[2]
Removing Rhs of wire Net_4961_7[1620] = \STORED_BRIGHTNESS_6:control_out_7\[1863]
Removing Rhs of wire Net_4961_7[1620] = \STORED_BRIGHTNESS_6:control_7\[1872]
Removing Rhs of wire Net_4961_6[1621] = \STORED_BRIGHTNESS_6:control_out_6\[1864]
Removing Rhs of wire Net_4961_6[1621] = \STORED_BRIGHTNESS_6:control_6\[1873]
Removing Rhs of wire Net_4961_5[1622] = \STORED_BRIGHTNESS_6:control_out_5\[1865]
Removing Rhs of wire Net_4961_5[1622] = \STORED_BRIGHTNESS_6:control_5\[1874]
Removing Rhs of wire Net_4961_4[1623] = \STORED_BRIGHTNESS_6:control_out_4\[1866]
Removing Rhs of wire Net_4961_4[1623] = \STORED_BRIGHTNESS_6:control_4\[1875]
Removing Rhs of wire Net_4961_3[1624] = \STORED_BRIGHTNESS_6:control_out_3\[1867]
Removing Rhs of wire Net_4961_3[1624] = \STORED_BRIGHTNESS_6:control_3\[1876]
Removing Rhs of wire Net_4961_2[1625] = \STORED_BRIGHTNESS_6:control_out_2\[1868]
Removing Rhs of wire Net_4961_2[1625] = \STORED_BRIGHTNESS_6:control_2\[1877]
Removing Rhs of wire Net_4961_1[1626] = \STORED_BRIGHTNESS_6:control_out_1\[1869]
Removing Rhs of wire Net_4961_1[1626] = \STORED_BRIGHTNESS_6:control_1\[1878]
Removing Rhs of wire Net_4961_0[1627] = \STORED_BRIGHTNESS_6:control_out_0\[1870]
Removing Rhs of wire Net_4961_0[1627] = \STORED_BRIGHTNESS_6:control_0\[1879]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_7\[1628] = \LEDs_Out_1:MODIN14_7\[1629]
Removing Lhs of wire \LEDs_Out_1:MODIN14_7\[1629] = Net_4962_7[1758]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_6\[1630] = \LEDs_Out_1:MODIN14_6\[1631]
Removing Lhs of wire \LEDs_Out_1:MODIN14_6\[1631] = Net_4962_6[1759]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_5\[1632] = \LEDs_Out_1:MODIN14_5\[1633]
Removing Lhs of wire \LEDs_Out_1:MODIN14_5\[1633] = Net_4962_5[1760]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_4\[1634] = \LEDs_Out_1:MODIN14_4\[1635]
Removing Lhs of wire \LEDs_Out_1:MODIN14_4\[1635] = Net_4962_4[1761]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_3\[1636] = \LEDs_Out_1:MODIN14_3\[1637]
Removing Lhs of wire \LEDs_Out_1:MODIN14_3\[1637] = Net_4962_3[1762]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_2\[1638] = \LEDs_Out_1:MODIN14_2\[1639]
Removing Lhs of wire \LEDs_Out_1:MODIN14_2\[1639] = Net_4962_2[1763]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_1\[1640] = \LEDs_Out_1:MODIN14_1\[1641]
Removing Lhs of wire \LEDs_Out_1:MODIN14_1\[1641] = Net_4962_1[1764]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newa_0\[1642] = \LEDs_Out_1:MODIN14_0\[1643]
Removing Lhs of wire \LEDs_Out_1:MODIN14_0\[1643] = Net_4962_0[1765]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_7\[1644] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODIN15_7\[1645] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_6\[1646] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODIN15_6\[1647] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_5\[1648] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODIN15_5\[1649] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_4\[1650] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODIN15_4\[1651] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_3\[1652] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODIN15_3\[1653] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_2\[1654] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODIN15_2\[1655] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_1\[1656] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODIN15_1\[1657] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:newb_0\[1658] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODIN15_0\[1659] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_7\[1660] = Net_4962_7[1758]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_6\[1661] = Net_4962_6[1759]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_5\[1662] = Net_4962_5[1760]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_4\[1663] = Net_4962_4[1761]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_3\[1664] = Net_4962_3[1762]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_2\[1665] = Net_4962_2[1763]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_1\[1666] = Net_4962_1[1764]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:dataa_0\[1667] = Net_4962_0[1765]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_7\[1668] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_6\[1669] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_5\[1670] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_4\[1671] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_3\[1672] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_2\[1673] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_1\[1674] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:datab_0\[1675] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_7\[1676] = Net_4962_7[1758]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_6\[1677] = Net_4962_6[1759]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_5\[1678] = Net_4962_5[1760]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_4\[1679] = Net_4962_4[1761]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_3\[1680] = Net_4962_3[1762]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_2\[1681] = Net_4962_2[1763]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_1\[1682] = Net_4962_1[1764]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:a_0\[1683] = Net_4962_0[1765]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_7\[1684] = \LEDs_Out_1:Net_213_7\[586]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_6\[1685] = \LEDs_Out_1:Net_213_6\[588]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_5\[1686] = \LEDs_Out_1:Net_213_5\[590]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_4\[1687] = \LEDs_Out_1:Net_213_4\[592]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_3\[1688] = \LEDs_Out_1:Net_213_3\[594]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_2\[1689] = \LEDs_Out_1:Net_213_2\[596]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_1\[1690] = \LEDs_Out_1:Net_213_1\[598]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:b_0\[1691] = \LEDs_Out_1:Net_213_0\[600]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_3\[1711] = zero[2]
Removing Lhs of wire \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_3\[1712] = zero[2]
Removing Rhs of wire Net_4962_7[1758] = \STORED_BRIGHTNESS_7:control_out_7\[1882]
Removing Rhs of wire Net_4962_7[1758] = \STORED_BRIGHTNESS_7:control_7\[1891]
Removing Rhs of wire Net_4962_6[1759] = \STORED_BRIGHTNESS_7:control_out_6\[1883]
Removing Rhs of wire Net_4962_6[1759] = \STORED_BRIGHTNESS_7:control_6\[1892]
Removing Rhs of wire Net_4962_5[1760] = \STORED_BRIGHTNESS_7:control_out_5\[1884]
Removing Rhs of wire Net_4962_5[1760] = \STORED_BRIGHTNESS_7:control_5\[1893]
Removing Rhs of wire Net_4962_4[1761] = \STORED_BRIGHTNESS_7:control_out_4\[1885]
Removing Rhs of wire Net_4962_4[1761] = \STORED_BRIGHTNESS_7:control_4\[1894]
Removing Rhs of wire Net_4962_3[1762] = \STORED_BRIGHTNESS_7:control_out_3\[1886]
Removing Rhs of wire Net_4962_3[1762] = \STORED_BRIGHTNESS_7:control_3\[1895]
Removing Rhs of wire Net_4962_2[1763] = \STORED_BRIGHTNESS_7:control_out_2\[1887]
Removing Rhs of wire Net_4962_2[1763] = \STORED_BRIGHTNESS_7:control_2\[1896]
Removing Rhs of wire Net_4962_1[1764] = \STORED_BRIGHTNESS_7:control_out_1\[1888]
Removing Rhs of wire Net_4962_1[1764] = \STORED_BRIGHTNESS_7:control_1\[1897]
Removing Rhs of wire Net_4962_0[1765] = \STORED_BRIGHTNESS_7:control_out_0\[1889]
Removing Rhs of wire Net_4962_0[1765] = \STORED_BRIGHTNESS_7:control_0\[1898]
Removing Lhs of wire \STORED_BRIGHTNESS_1:clk\[1767] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_1:rst\[1768] = zero[2]
Removing Lhs of wire \WAVE_STATUS_LOW:status_7\[1786] = Net_2965_7[299]
Removing Lhs of wire \WAVE_STATUS_LOW:status_6\[1787] = Net_2965_6[301]
Removing Lhs of wire \WAVE_STATUS_LOW:status_5\[1788] = Net_2965_5[303]
Removing Lhs of wire \WAVE_STATUS_LOW:status_4\[1789] = Net_2965_4[305]
Removing Lhs of wire \WAVE_STATUS_LOW:status_3\[1790] = Net_2965_3[307]
Removing Lhs of wire \WAVE_STATUS_LOW:status_2\[1791] = Net_2965_2[309]
Removing Lhs of wire \WAVE_STATUS_LOW:status_1\[1792] = Net_2965_1[311]
Removing Lhs of wire \WAVE_STATUS_LOW:status_0\[1793] = Net_2965_0[313]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_7\[1795] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_6\[1796] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_5\[1797] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_4\[1798] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_3\[1799] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_2\[1800] = Net_2965_10[293]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_1\[1801] = Net_2965_9[295]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_0\[1802] = Net_2965_8[297]
Removing Lhs of wire \STORED_BRIGHTNESS_3:clk\[1804] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_3:rst\[1805] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_4:clk\[1823] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_4:rst\[1824] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_5:clk\[1842] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_5:rst\[1843] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_6:clk\[1861] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_6:rst\[1862] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_7:clk\[1880] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS_7:rst\[1881] = zero[2]
Removing Lhs of wire \BRIGHTNESS_RAMP:cydff_1\\D\[1899] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:cydff_1\\D\[1900] = zero[2]
Removing Lhs of wire \LEDs_Out_1:Net_213_7\\D\[1912] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_7\[754]
Removing Lhs of wire \LEDs_Out_1:Net_213_6\\D\[1913] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_6\[755]
Removing Lhs of wire \LEDs_Out_1:Net_213_5\\D\[1914] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_5\[756]
Removing Lhs of wire \LEDs_Out_1:Net_213_4\\D\[1915] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_4\[757]
Removing Lhs of wire \LEDs_Out_1:Net_213_3\\D\[1916] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_3\[758]
Removing Lhs of wire \LEDs_Out_1:Net_213_2\\D\[1917] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_2\[759]
Removing Lhs of wire \LEDs_Out_1:Net_213_1\\D\[1918] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_1\[760]
Removing Lhs of wire \LEDs_Out_1:Net_213_0\\D\[1919] = \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:s_0\[761]

------------------------------------------------------
Aliased 0 equations, 777 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SW2_net_0' (cost = 0):
tmpOE__SW2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((Net_2965_8 and \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_8\' (cost = 2):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_8\ <= ((not \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_2965_8)
	OR (not Net_2965_8 and \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_2965_0);

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_0\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_0\ <= (not Net_2965_0);

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_38\' (cost = 5):
\LEDs_Out_1:Net_38\ <= ((not Net_4582_2 and not Net_4582_1 and not Net_4582_0 and Net_2703));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_42\' (cost = 5):
\LEDs_Out_1:Net_42\ <= ((not Net_4582_2 and not Net_4582_1 and Net_2703 and Net_4582_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_88\' (cost = 5):
\LEDs_Out_1:Net_88\ <= ((not Net_4582_2 and not Net_4582_0 and Net_2703 and Net_4582_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_30\' (cost = 5):
\LEDs_Out_1:Net_30\ <= ((not Net_4582_2 and Net_2703 and Net_4582_1 and Net_4582_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_92\' (cost = 5):
\LEDs_Out_1:Net_92\ <= ((not Net_4582_1 and not Net_4582_0 and Net_2703 and Net_4582_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_32\' (cost = 5):
\LEDs_Out_1:Net_32\ <= ((not Net_4582_1 and Net_2703 and Net_4582_2 and Net_4582_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_33\' (cost = 5):
\LEDs_Out_1:Net_33\ <= ((not Net_4582_0 and Net_2703 and Net_4582_2 and Net_4582_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_1:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_1:Net_3185\ <= (not Net_2703
	OR Net_4582_2
	OR Net_4582_1
	OR Net_4582_0);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_2:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_2:Net_3185\ <= (not Net_2703
	OR not Net_4582_0
	OR Net_4582_2
	OR Net_4582_1);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_3:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_3:Net_3185\ <= (not Net_2703
	OR not Net_4582_1
	OR Net_4582_2
	OR Net_4582_0);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_4:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_4:Net_3185\ <= (not Net_2703
	OR not Net_4582_1
	OR not Net_4582_0
	OR Net_4582_2);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_5:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_5:Net_3185\ <= (not Net_2703
	OR not Net_4582_2
	OR Net_4582_1
	OR Net_4582_0);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_6:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_6:Net_3185\ <= (not Net_2703
	OR not Net_4582_2
	OR not Net_4582_0
	OR Net_4582_1);

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_7:Net_3185\' (cost = 4):
\LEDs_Out_1:LED_Out_7:Net_3185\ <= (not Net_2703
	OR not Net_4582_2
	OR not Net_4582_1
	OR Net_4582_0);

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LEDs_Out_1:Net_213_0\);

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_4956_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_4956_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_4956_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_4956_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_4956_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_4956_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_4956_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_4956_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_4956_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_4956_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_6\ <= ((not Net_4956_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4956_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_3\ <= ((not Net_4956_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4956_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_4\ <= ((not Net_4956_4 and not Net_4956_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4956_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4956_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4956_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4956_4 and Net_4956_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4956_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_0\ <= ((not Net_4956_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4956_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_1\ <= ((not Net_4956_1 and not Net_4956_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4956_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4956_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4956_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4956_1 and Net_4956_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4956_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_4957_7 and not \LEDs_Out_1:Net_213_7\)
	OR (Net_4957_7 and \LEDs_Out_1:Net_213_7\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_4957_5 and not \LEDs_Out_1:Net_213_5\)
	OR (Net_4957_5 and \LEDs_Out_1:Net_213_5\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_4957_4 and not \LEDs_Out_1:Net_213_4\)
	OR (Net_4957_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_4957_2 and not \LEDs_Out_1:Net_213_2\)
	OR (Net_4957_2 and \LEDs_Out_1:Net_213_2\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_4957_1 and not \LEDs_Out_1:Net_213_1\)
	OR (Net_4957_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_6\ <= ((not Net_4957_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4957_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_3\ <= ((not Net_4957_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4957_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_4\ <= ((not Net_4957_4 and not Net_4957_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4957_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4957_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4957_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4957_4 and Net_4957_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4957_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_0\ <= ((not Net_4957_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4957_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_1\ <= ((not Net_4957_1 and not Net_4957_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4957_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4957_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4957_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4957_1 and Net_4957_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4957_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_5096_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_5096_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_5096_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_5096_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_5096_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_5096_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_5096_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_5096_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_5096_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_5096_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_6\ <= ((not Net_5096_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_5096_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_3\ <= ((not Net_5096_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_5096_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_4\ <= ((not Net_5096_4 and not Net_5096_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_5096_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_5096_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_5096_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_5096_4 and Net_5096_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_5096_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_0\ <= ((not Net_5096_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_5096_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_1\ <= ((not Net_5096_1 and not Net_5096_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_5096_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_5096_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_5096_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_5096_1 and Net_5096_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_5096_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_4959_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_4959_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_4959_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_4959_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_4959_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_4959_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_4959_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_4959_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_4959_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_4959_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_6\ <= ((not Net_4959_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4959_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_3\ <= ((not Net_4959_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4959_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_4\ <= ((not Net_4959_4 and not Net_4959_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4959_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4959_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4959_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4959_4 and Net_4959_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4959_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_0\ <= ((not Net_4959_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4959_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_1\ <= ((not Net_4959_1 and not Net_4959_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4959_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4959_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4959_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4959_1 and Net_4959_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4959_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_5097_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_5097_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_5097_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_5097_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_5097_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_5097_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_5097_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_5097_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_5097_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_5097_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_6\ <= ((not Net_5097_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_5097_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_3\ <= ((not Net_5097_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_5097_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_4\ <= ((not Net_5097_4 and not Net_5097_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_5097_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_5097_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_5097_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_5097_4 and Net_5097_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_5097_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_0\ <= ((not Net_5097_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_5097_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_1\ <= ((not Net_5097_1 and not Net_5097_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_5097_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_5097_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_5097_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_5097_1 and Net_5097_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_5097_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_4961_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_4961_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_4961_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_4961_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_4961_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_4961_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_4961_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_4961_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_4961_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_4961_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_6\ <= ((not Net_4961_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4961_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_3\ <= ((not Net_4961_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4961_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_4\ <= ((not Net_4961_4 and not Net_4961_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4961_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4961_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4961_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4961_4 and Net_4961_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4961_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_0\ <= ((not Net_4961_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4961_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_1\ <= ((not Net_4961_1 and not Net_4961_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4961_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4961_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4961_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4961_1 and Net_4961_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4961_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_7\ <= ((not \LEDs_Out_1:Net_213_7\ and not Net_4962_7)
	OR (\LEDs_Out_1:Net_213_7\ and Net_4962_7));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_5\ <= ((not \LEDs_Out_1:Net_213_5\ and not Net_4962_5)
	OR (\LEDs_Out_1:Net_213_5\ and Net_4962_5));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not Net_4962_4)
	OR (\LEDs_Out_1:Net_213_4\ and Net_4962_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_2\ <= ((not \LEDs_Out_1:Net_213_2\ and not Net_4962_2)
	OR (\LEDs_Out_1:Net_213_2\ and Net_4962_2));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not Net_4962_1)
	OR (\LEDs_Out_1:Net_213_1\ and Net_4962_1));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_6\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_6\ <= ((not Net_4962_6 and \LEDs_Out_1:Net_213_6\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_6\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_6\ <= ((not \LEDs_Out_1:Net_213_6\ and Net_4962_6));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_2\' (cost = 0):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_2\ <= (\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_2\' (cost = 0):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_2\ <= (\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_3\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_3\ <= ((not Net_4962_3 and \LEDs_Out_1:Net_213_3\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_3\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_3\ <= ((not \LEDs_Out_1:Net_213_3\ and Net_4962_3));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_4\' (cost = 6):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_4\ <= ((not Net_4962_4 and not Net_4962_3 and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4962_3 and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\)
	OR (not Net_4962_4 and \LEDs_Out_1:Net_213_4\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_4\' (cost = 6):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_4\ <= ((not \LEDs_Out_1:Net_213_4\ and not \LEDs_Out_1:Net_213_3\ and Net_4962_3)
	OR (not \LEDs_Out_1:Net_213_3\ and Net_4962_4 and Net_4962_3)
	OR (not \LEDs_Out_1:Net_213_4\ and Net_4962_4));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_0\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_0\ <= ((not Net_4962_0 and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_0\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_0\ <= ((not \LEDs_Out_1:Net_213_0\ and Net_4962_0));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_1\' (cost = 6):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_1\ <= ((not Net_4962_1 and not Net_4962_0 and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4962_0 and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\)
	OR (not Net_4962_1 and \LEDs_Out_1:Net_213_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_1\' (cost = 6):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_1\ <= ((not \LEDs_Out_1:Net_213_1\ and not \LEDs_Out_1:Net_213_0\ and Net_4962_0)
	OR (not \LEDs_Out_1:Net_213_0\ and Net_4962_1 and Net_4962_0)
	OR (not \LEDs_Out_1:Net_213_1\ and Net_4962_1));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_3:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_3:Net_3188\ <= ((not Net_4582_2 and not Net_4582_0 and Net_2703 and Net_4582_1 and Net_5051));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_5:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_5:Net_3188\ <= ((not Net_4582_1 and not Net_4582_0 and Net_2703 and Net_4582_2 and Net_5051));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_6:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_6:Net_3188\ <= ((not Net_4582_1 and Net_2703 and Net_4582_2 and Net_4582_0 and Net_5051));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_7:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_7:Net_3188\ <= ((not Net_4582_0 and Net_2703 and Net_4582_2 and Net_4582_1 and Net_5051));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_4:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_4:Net_3188\ <= ((not Net_4582_2 and Net_2703 and Net_4582_1 and Net_4582_0 and Net_5051));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_2:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_2:Net_3188\ <= ((not Net_4582_2 and not Net_4582_1 and Net_2703 and Net_4582_0 and Net_5051));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_1:Net_3188\' (cost = 1):
\LEDs_Out_1:LED_Out_1:Net_3188\ <= ((not Net_4582_2 and not Net_4582_1 and not Net_4582_0 and Net_2703 and Net_5051));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((Net_2965_9 and Net_2965_8 and \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_9\' (cost = 3):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_9\ <= ((not Net_2965_8 and Net_2965_9)
	OR (not \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_2965_9)
	OR (not Net_2965_9 and Net_2965_8 and \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_1\' (cost = 2):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_1\ <= ((not Net_2965_0 and Net_2965_1)
	OR (not Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((Net_2965_10 and Net_2965_9 and Net_2965_8 and \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_1\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:albi_1\ <= ((not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\)
	OR \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_1\' (cost = 2):
\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:agbi_1\ <= ((not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\)
	OR \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_10\' (cost = 4):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_10\ <= ((not Net_2965_9 and Net_2965_10)
	OR (not Net_2965_8 and Net_2965_10)
	OR (not \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_2965_10)
	OR (not Net_2965_10 and Net_2965_9 and Net_2965_8 and \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_2\' (cost = 3):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_2\ <= ((not Net_2965_1 and Net_2965_2)
	OR (not Net_2965_0 and Net_2965_2)
	OR (not Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_182\' (cost = 12):
\LEDs_Out_1:Net_182\ <= ((not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_183\' (cost = 12):
\LEDs_Out_1:Net_183\ <= ((not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_184\' (cost = 12):
\LEDs_Out_1:Net_184\ <= ((not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_185\' (cost = 12):
\LEDs_Out_1:Net_185\ <= ((not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_186\' (cost = 12):
\LEDs_Out_1:Net_186\ <= ((not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_187\' (cost = 12):
\LEDs_Out_1:Net_187\ <= ((not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:Net_188\' (cost = 12):
\LEDs_Out_1:Net_188\ <= ((not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\)
	OR \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\
	OR (not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\LEDs_Out_1:Net_213_2\ and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_3:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_3:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_1 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and Net_4582_2 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_2 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and Net_4582_2 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ and Net_4582_0 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_0 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ and Net_4582_0 and \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_5:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_5:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_2 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and Net_4582_1 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_1 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and Net_4582_1 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ and Net_4582_0 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_0 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ and Net_4582_0 and \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_6:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_6:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_2 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_0 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ and Net_4582_1 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_1 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ and Net_4582_1 and \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_7:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_7:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_2 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_2 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_1 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ and Net_4582_0 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_0 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ and Net_4582_0 and \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_4:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_4:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_1 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_1 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_0 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ and Net_4582_2 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_2 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ and Net_4582_2 and \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_2:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_2:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\)
	OR (not Net_4582_0 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\)
	OR (not Net_4582_0 and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and Net_4582_2 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_2 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and Net_4582_2 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ and Net_4582_1 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_1 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ and Net_4582_1 and \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\LEDs_Out_1:LED_Out_1:Net_3187\' (cost = 12):
\LEDs_Out_1:LED_Out_1:Net_3187\ <= ((not Net_2703 and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR (not Net_2703 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\)
	OR (not Net_2703 and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and Net_4582_2 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_2 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and Net_4582_2 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and Net_4582_1 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_1 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and Net_4582_1 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ and Net_4582_0 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\)
	OR (Net_4582_0 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\)
	OR (not \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ and Net_4582_0 and \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_3\' (cost = 4):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_3\ <= ((not Net_2965_2 and Net_2965_3)
	OR (not Net_2965_1 and Net_2965_3)
	OR (not Net_2965_0 and Net_2965_3)
	OR (not Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\LEDs_Out_1:Net_213_3\ and \LEDs_Out_1:Net_213_2\ and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_4\' (cost = 5):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_4\ <= ((not Net_2965_3 and Net_2965_4)
	OR (not Net_2965_2 and Net_2965_4)
	OR (not Net_2965_1 and Net_2965_4)
	OR (not Net_2965_0 and Net_2965_4)
	OR (not Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\ and \LEDs_Out_1:Net_213_2\ and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_5\' (cost = 6):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_5\ <= ((not Net_2965_4 and Net_2965_5)
	OR (not Net_2965_3 and Net_2965_5)
	OR (not Net_2965_2 and Net_2965_5)
	OR (not Net_2965_1 and Net_2965_5)
	OR (not Net_2965_0 and Net_2965_5)
	OR (not Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\LEDs_Out_1:Net_213_5\ and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\ and \LEDs_Out_1:Net_213_2\ and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_2965_6 and Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_6\' (cost = 7):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_6\ <= ((not Net_2965_5 and Net_2965_6)
	OR (not Net_2965_4 and Net_2965_6)
	OR (not Net_2965_3 and Net_2965_6)
	OR (not Net_2965_2 and Net_2965_6)
	OR (not Net_2965_1 and Net_2965_6)
	OR (not Net_2965_0 and Net_2965_6)
	OR (not Net_2965_6 and Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\LEDs_Out_1:Net_213_6\ and \LEDs_Out_1:Net_213_5\ and \LEDs_Out_1:Net_213_4\ and \LEDs_Out_1:Net_213_3\ and \LEDs_Out_1:Net_213_2\ and \LEDs_Out_1:Net_213_1\ and \LEDs_Out_1:Net_213_0\));

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_7\' (cost = 8):
\WAVETABLE_COUNTER:MODULE_9:g2:a0:s_7\ <= ((not Net_2965_6 and Net_2965_7)
	OR (not Net_2965_5 and Net_2965_7)
	OR (not Net_2965_4 and Net_2965_7)
	OR (not Net_2965_3 and Net_2965_7)
	OR (not Net_2965_2 and Net_2965_7)
	OR (not Net_2965_1 and Net_2965_7)
	OR (not Net_2965_0 and Net_2965_7)
	OR (not Net_2965_7 and Net_2965_6 and Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 223 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[483] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[493] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[770] = zero[2]
Removing Lhs of wire \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[780] = zero[2]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj" -dcpsoc3 MIDI_EXAMPLE.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.562ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Friday, 20 November 2020 23:13:57
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -d CY8C5888LTI-LP097 MIDI_EXAMPLE.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \LEDs_Out_1:PWM_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_2\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_2\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_1\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_1\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lti_0\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_2\
    Removed wire end \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gti_0\ kept \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \BRIGHTNESS_RAMP:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \TRIANGLE_SEL:Net_134\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_1945
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=8, Signal=Net_4763
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=14, Signal=Net_3013
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\MIDI_NOTES_REG:Sync:ctrl_reg\:controlcell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USB:Dm(0)\, \USB:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            annotation => Net_364 ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            annotation => Net_365 ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_3(0)__PA ,
            input => Net_5041 ,
            pad => LED_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_5(0)__PA ,
            input => Net_5043 ,
            pad => LED_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_6(0)__PA ,
            input => Net_5048 ,
            pad => LED_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );

    Pin : Name = LED_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_7(0)__PA ,
            input => Net_5045 ,
            pad => LED_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_4(0)__PA ,
            input => Net_5042 ,
            pad => LED_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_2(0)__PA ,
            input => Net_5047 ,
            pad => LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            input => Net_4624 ,
            pad => LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_8(0)__PA ,
            pad => LED_8(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_4624_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * !Net_4582_1 * !Net_4582_0 * Net_5051
            + Net_4582_2 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\
        );
        Output = Net_4624_split (fanout=1)

    MacroCell: Name=\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2965_7 * Net_2965_6 * Net_2965_5 * Net_2965_4 * Net_2965_3 * 
              Net_2965_2 * Net_2965_1 * Net_2965_0
        );
        Output = \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)

    MacroCell: Name=Net_4624, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * !Net_4582_1 * !Net_4624_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ * !Net_4624_split
            + \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ * !Net_4624_split
            + !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ * !Net_4624_split
        );
        Output = Net_4624 (fanout=1)

    MacroCell: Name=Net_5047, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * !Net_4582_1 * !Net_5047_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ * !Net_5047_split
            + \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ * !Net_5047_split
            + !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ * !Net_5047_split
        );
        Output = Net_5047 (fanout=1)

    MacroCell: Name=Net_5041, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * Net_4582_1 * !Net_5041_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ * !Net_5041_split
            + \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ * !Net_5041_split
            + !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ * !Net_5041_split
        );
        Output = Net_5041 (fanout=1)

    MacroCell: Name=Net_5042, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * Net_4582_1 * !Net_5042_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ * !Net_5042_split
            + \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ * !Net_5042_split
            + !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ * !Net_5042_split
        );
        Output = Net_5042 (fanout=1)

    MacroCell: Name=Net_5043, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * Net_4582_2 * !Net_4582_1 * !Net_5043_split
            + Net_2703 * Net_4582_2 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ * 
              !Net_5043_split
            + \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ * !Net_5043_split
            + !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ * !Net_5043_split
        );
        Output = Net_5043 (fanout=1)

    MacroCell: Name=Net_5048, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * Net_4582_2 * !Net_4582_1 * !Net_5048_split
            + Net_2703 * Net_4582_2 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ * 
              !Net_5048_split
            + \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ * !Net_5048_split
            + !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ * !Net_5048_split
        );
        Output = Net_5048 (fanout=1)

    MacroCell: Name=Net_5045, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * Net_4582_2 * Net_4582_1 * !Net_5045_split
            + Net_2703 * Net_4582_2 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !Net_5045_split
            + \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ * !Net_5045_split
            + !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\ * !Net_5045_split
        );
        Output = Net_5045 (fanout=1)

    MacroCell: Name=Net_5045_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + Net_2703 * Net_4582_2 * Net_4582_1 * !Net_4582_0 * Net_5051
            + !Net_4582_2 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5045_split (fanout=1)

    MacroCell: Name=Net_5048_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + Net_2703 * Net_4582_2 * !Net_4582_1 * Net_4582_0 * Net_5051
            + !Net_4582_2 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5048_split (fanout=1)

    MacroCell: Name=Net_5043_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_2703 * Net_4582_2 * !Net_4582_1 * !Net_4582_0 * Net_5051
            + !Net_4582_2 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5043_split (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4956_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4956_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4956_7 * !Net_4956_6
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4956_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4956_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4956_7 * Net_4956_6
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4956_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4956_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4956_4 * 
              !Net_4956_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4956_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4956_5 * 
              !Net_4956_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4956_5 * !Net_4956_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4956_5 * !Net_4956_4 * 
              !Net_4956_3
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4956_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4956_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4956_4 * 
              Net_4956_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4956_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4956_5 * 
              Net_4956_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4956_5 * Net_4956_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4956_5 * Net_4956_4 * Net_4956_3
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4956_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4956_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4956_1 * 
              Net_4956_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4956_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4956_2 * 
              Net_4956_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4956_2 * Net_4956_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4956_2 * Net_4956_1 * Net_4956_0
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_4957_7 * !Net_4957_6 * \LEDs_Out_1:Net_213_6\
            + !Net_4957_7 * \LEDs_Out_1:Net_213_7\
            + !Net_4957_6 * \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_4957_7 * Net_4957_6 * !\LEDs_Out_1:Net_213_6\
            + Net_4957_7 * !\LEDs_Out_1:Net_213_7\
            + Net_4957_6 * !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_4957_5 * !Net_4957_4 * !Net_4957_3 * 
              \LEDs_Out_1:Net_213_3\
            + !Net_4957_5 * !Net_4957_4 * \LEDs_Out_1:Net_213_4\
            + !Net_4957_5 * !Net_4957_3 * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\
            + !Net_4957_5 * \LEDs_Out_1:Net_213_5\
            + !Net_4957_4 * !Net_4957_3 * \LEDs_Out_1:Net_213_5\ * 
              \LEDs_Out_1:Net_213_3\
            + !Net_4957_4 * \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\
            + !Net_4957_3 * \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_4957_5 * Net_4957_4 * Net_4957_3 * !\LEDs_Out_1:Net_213_3\
            + Net_4957_5 * Net_4957_4 * !\LEDs_Out_1:Net_213_4\
            + Net_4957_5 * Net_4957_3 * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\
            + Net_4957_5 * !\LEDs_Out_1:Net_213_5\
            + Net_4957_4 * Net_4957_3 * !\LEDs_Out_1:Net_213_5\ * 
              !\LEDs_Out_1:Net_213_3\
            + Net_4957_4 * !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\
            + Net_4957_3 * !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_4957_2 * Net_4957_1 * Net_4957_0 * !\LEDs_Out_1:Net_213_0\
            + Net_4957_2 * Net_4957_1 * !\LEDs_Out_1:Net_213_1\
            + Net_4957_2 * Net_4957_0 * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\
            + Net_4957_2 * !\LEDs_Out_1:Net_213_2\
            + Net_4957_1 * Net_4957_0 * !\LEDs_Out_1:Net_213_2\ * 
              !\LEDs_Out_1:Net_213_0\
            + Net_4957_1 * !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\
            + Net_4957_0 * !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_5096_6
            + \LEDs_Out_1:Net_213_7\ * !Net_5096_7
            + \LEDs_Out_1:Net_213_6\ * !Net_5096_7 * !Net_5096_6
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_5096_6
            + !\LEDs_Out_1:Net_213_7\ * Net_5096_7
            + !\LEDs_Out_1:Net_213_6\ * Net_5096_7 * Net_5096_6
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_5096_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_5096_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_5096_4 * 
              !Net_5096_3
            + \LEDs_Out_1:Net_213_5\ * !Net_5096_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_5096_5 * 
              !Net_5096_3
            + \LEDs_Out_1:Net_213_4\ * !Net_5096_5 * !Net_5096_4
            + \LEDs_Out_1:Net_213_3\ * !Net_5096_5 * !Net_5096_4 * 
              !Net_5096_3
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_5096_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_5096_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_5096_4 * 
              Net_5096_3
            + !\LEDs_Out_1:Net_213_5\ * Net_5096_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_5096_5 * 
              Net_5096_3
            + !\LEDs_Out_1:Net_213_4\ * Net_5096_5 * Net_5096_4
            + !\LEDs_Out_1:Net_213_3\ * Net_5096_5 * Net_5096_4 * Net_5096_3
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_5096_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_5096_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_5096_1 * 
              Net_5096_0
            + !\LEDs_Out_1:Net_213_2\ * Net_5096_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_5096_2 * 
              Net_5096_0
            + !\LEDs_Out_1:Net_213_1\ * Net_5096_2 * Net_5096_1
            + !\LEDs_Out_1:Net_213_0\ * Net_5096_2 * Net_5096_1 * Net_5096_0
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4959_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4959_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4959_7 * !Net_4959_6
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4959_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4959_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4959_7 * Net_4959_6
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4959_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4959_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4959_4 * 
              !Net_4959_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4959_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4959_5 * 
              !Net_4959_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4959_5 * !Net_4959_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4959_5 * !Net_4959_4 * 
              !Net_4959_3
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4959_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4959_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4959_4 * 
              Net_4959_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4959_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4959_5 * 
              Net_4959_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4959_5 * Net_4959_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4959_5 * Net_4959_4 * Net_4959_3
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4959_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4959_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4959_1 * 
              Net_4959_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4959_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4959_2 * 
              Net_4959_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4959_2 * Net_4959_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4959_2 * Net_4959_1 * Net_4959_0
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_5097_6
            + \LEDs_Out_1:Net_213_7\ * !Net_5097_7
            + \LEDs_Out_1:Net_213_6\ * !Net_5097_7 * !Net_5097_6
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_5097_6
            + !\LEDs_Out_1:Net_213_7\ * Net_5097_7
            + !\LEDs_Out_1:Net_213_6\ * Net_5097_7 * Net_5097_6
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_5097_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_5097_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_5097_4 * 
              !Net_5097_3
            + \LEDs_Out_1:Net_213_5\ * !Net_5097_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_5097_5 * 
              !Net_5097_3
            + \LEDs_Out_1:Net_213_4\ * !Net_5097_5 * !Net_5097_4
            + \LEDs_Out_1:Net_213_3\ * !Net_5097_5 * !Net_5097_4 * 
              !Net_5097_3
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_5097_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_5097_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_5097_4 * 
              Net_5097_3
            + !\LEDs_Out_1:Net_213_5\ * Net_5097_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_5097_5 * 
              Net_5097_3
            + !\LEDs_Out_1:Net_213_4\ * Net_5097_5 * Net_5097_4
            + !\LEDs_Out_1:Net_213_3\ * Net_5097_5 * Net_5097_4 * Net_5097_3
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_5097_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_5097_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_5097_1 * 
              Net_5097_0
            + !\LEDs_Out_1:Net_213_2\ * Net_5097_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_5097_2 * 
              Net_5097_0
            + !\LEDs_Out_1:Net_213_1\ * Net_5097_2 * Net_5097_1
            + !\LEDs_Out_1:Net_213_0\ * Net_5097_2 * Net_5097_1 * Net_5097_0
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4961_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4961_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4961_7 * !Net_4961_6
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4961_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4961_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4961_7 * Net_4961_6
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4961_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4961_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4961_4 * 
              !Net_4961_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4961_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4961_5 * 
              !Net_4961_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4961_5 * !Net_4961_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4961_5 * !Net_4961_4 * 
              !Net_4961_3
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4961_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4961_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4961_4 * 
              Net_4961_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4961_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4961_5 * 
              Net_4961_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4961_5 * Net_4961_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4961_5 * Net_4961_4 * Net_4961_3
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4961_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4961_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4961_1 * 
              Net_4961_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4961_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4961_2 * 
              Net_4961_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4961_2 * Net_4961_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4961_2 * Net_4961_1 * Net_4961_0
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4962_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4962_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4962_7 * !Net_4962_6
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4962_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4962_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4962_7 * Net_4962_6
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4962_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4962_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4962_4 * 
              !Net_4962_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4962_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4962_5 * 
              !Net_4962_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4962_5 * !Net_4962_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4962_5 * !Net_4962_4 * 
              !Net_4962_3
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4962_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4962_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4962_4 * 
              Net_4962_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4962_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4962_5 * 
              Net_4962_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4962_5 * Net_4962_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4962_5 * Net_4962_4 * Net_4962_3
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\ (fanout=2)

    MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4962_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4962_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4962_1 * 
              Net_4962_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4962_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4962_2 * 
              Net_4962_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4962_2 * Net_4962_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4962_2 * Net_4962_1 * Net_4962_0
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=Net_5042_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * Net_4582_1 * Net_4582_0 * Net_5051
            + Net_4582_2 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5042_split (fanout=1)

    MacroCell: Name=Net_5041_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * Net_4582_1 * !Net_4582_0 * Net_5051
            + Net_4582_2 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5041_split (fanout=1)

    MacroCell: Name=Net_5047_split, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * !Net_4582_1 * Net_4582_0 * Net_5051
            + Net_4582_2 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5047_split (fanout=1)

    MacroCell: Name=Net_2965_10, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_9 * Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_3198 * Net_2965_10
        );
        Output = Net_2965_10 (fanout=2)

    MacroCell: Name=Net_2965_9, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_3198 * Net_2965_9
        );
        Output = Net_2965_9 (fanout=3)

    MacroCell: Name=Net_2965_8, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * !Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
            + !Net_3198 * Net_2965_8 * 
              !\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_2965_8 (fanout=4)

    MacroCell: Name=Net_2965_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_6 * Net_2965_5 * Net_2965_4 * Net_2965_3 * 
              Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_7
        );
        Output = Net_2965_7 (fanout=3)

    MacroCell: Name=Net_2965_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_5 * Net_2965_4 * Net_2965_3 * Net_2965_2 * 
              Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_6
        );
        Output = Net_2965_6 (fanout=4)

    MacroCell: Name=Net_2965_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_4 * Net_2965_3 * Net_2965_2 * Net_2965_1 * 
              Net_2965_0
            + Net_3198 * Net_2965_5
        );
        Output = Net_2965_5 (fanout=5)

    MacroCell: Name=Net_2965_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_3 * Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_4
        );
        Output = Net_2965_4 (fanout=6)

    MacroCell: Name=Net_2965_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_3
        );
        Output = Net_2965_3 (fanout=7)

    MacroCell: Name=Net_2965_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_2
        );
        Output = Net_2965_2 (fanout=8)

    MacroCell: Name=Net_2965_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * !Net_2965_1 * Net_2965_0
            + !Net_3198 * Net_2965_1 * !Net_2965_0
        );
        Output = Net_2965_1 (fanout=9)

    MacroCell: Name=Net_2965_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3198 * !Net_2965_0
        );
        Output = Net_2965_0 (fanout=10)

    MacroCell: Name=\LEDs_Out_1:Net_213_7\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_6\ * \LEDs_Out_1:Net_213_5\ * 
              \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * 
              \LEDs_Out_1:Net_213_2\ * \LEDs_Out_1:Net_213_1\ * 
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_7\ (fanout=14)

    MacroCell: Name=\LEDs_Out_1:Net_213_6\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * \LEDs_Out_1:Net_213_2\ * 
              \LEDs_Out_1:Net_213_1\ * \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_6\ (fanout=15)

    MacroCell: Name=\LEDs_Out_1:Net_213_5\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * 
              \LEDs_Out_1:Net_213_2\ * \LEDs_Out_1:Net_213_1\ * 
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_5\ (fanout=16)

    MacroCell: Name=\LEDs_Out_1:Net_213_4\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_3\ * \LEDs_Out_1:Net_213_2\ * 
              \LEDs_Out_1:Net_213_1\ * \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_4\ (fanout=17)

    MacroCell: Name=\LEDs_Out_1:Net_213_3\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_2\ * \LEDs_Out_1:Net_213_1\ * 
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_3\ (fanout=18)

    MacroCell: Name=\LEDs_Out_1:Net_213_2\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_1\ * \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_2\ (fanout=12)

    MacroCell: Name=\LEDs_Out_1:Net_213_1\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_1\ (fanout=13)

    MacroCell: Name=\LEDs_Out_1:Net_213_0\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \LEDs_Out_1:Net_213_0\ (fanout=14)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\WAVE_STATUS_LOW:sts:sts_reg\
        PORT MAP (
            status_7 => Net_2965_7 ,
            status_6 => Net_2965_6 ,
            status_5 => Net_2965_5 ,
            status_4 => Net_2965_4 ,
            status_3 => Net_2965_3 ,
            status_2 => Net_2965_2 ,
            status_1 => Net_2965_1 ,
            status_0 => Net_2965_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\WAVE_STATUS_HIGH:sts:sts_reg\
        PORT MAP (
            status_2 => Net_2965_10 ,
            status_1 => Net_2965_9 ,
            status_0 => Net_2965_8 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\NOTE_ON_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \NOTE_ON_REG:control_7\ ,
            control_6 => \NOTE_ON_REG:control_6\ ,
            control_5 => \NOTE_ON_REG:control_5\ ,
            control_4 => \NOTE_ON_REG:control_4\ ,
            control_3 => \NOTE_ON_REG:control_3\ ,
            control_2 => \NOTE_ON_REG:control_2\ ,
            control_1 => \NOTE_ON_REG:control_1\ ,
            control_0 => Net_2703 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MIDI_BIN_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MIDI_BIN_REG:control_7\ ,
            control_6 => \MIDI_BIN_REG:control_6\ ,
            control_5 => \MIDI_BIN_REG:control_5\ ,
            control_4 => \MIDI_BIN_REG:control_4\ ,
            control_3 => \MIDI_BIN_REG:control_3\ ,
            control_2 => Net_4582_2 ,
            control_1 => Net_4582_1 ,
            control_0 => Net_4582_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STORED_BRIGHTNESS_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4957_7 ,
            control_6 => Net_4957_6 ,
            control_5 => Net_4957_5 ,
            control_4 => Net_4957_4 ,
            control_3 => Net_4957_3 ,
            control_2 => Net_4957_2 ,
            control_1 => Net_4957_1 ,
            control_0 => Net_4957_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STORED_BRIGHTNESS_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4956_7 ,
            control_6 => Net_4956_6 ,
            control_5 => Net_4956_5 ,
            control_4 => Net_4956_4 ,
            control_3 => Net_4956_3 ,
            control_2 => Net_4956_2 ,
            control_1 => Net_4956_1 ,
            control_0 => Net_4956_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STORED_BRIGHTNESS_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_5096_7 ,
            control_6 => Net_5096_6 ,
            control_5 => Net_5096_5 ,
            control_4 => Net_5096_4 ,
            control_3 => Net_5096_3 ,
            control_2 => Net_5096_2 ,
            control_1 => Net_5096_1 ,
            control_0 => Net_5096_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STORED_BRIGHTNESS_4:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4959_7 ,
            control_6 => Net_4959_6 ,
            control_5 => Net_4959_5 ,
            control_4 => Net_4959_4 ,
            control_3 => Net_4959_3 ,
            control_2 => Net_4959_2 ,
            control_1 => Net_4959_1 ,
            control_0 => Net_4959_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STORED_BRIGHTNESS_5:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_5097_7 ,
            control_6 => Net_5097_6 ,
            control_5 => Net_5097_5 ,
            control_4 => Net_5097_4 ,
            control_3 => Net_5097_3 ,
            control_2 => Net_5097_2 ,
            control_1 => Net_5097_1 ,
            control_0 => Net_5097_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STORED_BRIGHTNESS_6:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4961_7 ,
            control_6 => Net_4961_6 ,
            control_5 => Net_4961_5 ,
            control_4 => Net_4961_4 ,
            control_3 => Net_4961_3 ,
            control_2 => Net_4961_2 ,
            control_1 => Net_4961_1 ,
            control_0 => Net_4961_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STORED_BRIGHTNESS_7:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_4962_7 ,
            control_6 => Net_4962_6 ,
            control_5 => Net_4962_5 ,
            control_4 => Net_4962_4 ,
            control_3 => Net_4962_3 ,
            control_2 => Net_4962_2 ,
            control_1 => Net_4962_1 ,
            control_0 => Net_4962_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\BRIGHTNESS_RAMP:Wave1_DMA\
        PORT MAP (
            dmareq => Net_3013_local ,
            termin => zero ,
            termout => Net_3198 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\BRIGHTNESS_RAMP:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_2063 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\TRIANGLE_SEL:Wave1_DMA\
        PORT MAP (
            dmareq => Net_1945_local ,
            termin => zero ,
            termout => Net_4836 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\TRIANGLE_SEL:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_4837 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_698 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    4 :   20 :   24 : 16.67 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   69 :  123 :  192 : 35.94 %
  Unique P-terms              :  302 :   82 :  384 : 78.65 %
  Total P-terms               :  302 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    Status Registers          :    2 :      :      :        
  Control Cells               :    9 :   15 :   24 : 37.50 %
    Control Registers         :    9 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.077ms
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.rpt (Tech mapping)

Tech mapping phase: Elapsed time ==> 0s.149ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : LED_1(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : LED_2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : LED_3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED_4(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LED_5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED_6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_7(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_8(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SW1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SW2(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
VIDAC[2]@[FFB(VIDAC,2)] : \BRIGHTNESS_RAMP:VDAC8:viDAC8\
Comparator[0]@[FFB(Comparator,0)] : \RAMP_COMP:ctComp\
VIDAC[3]@[FFB(VIDAC,3)] : \TRIANGLE_SEL:VDAC8:viDAC8\
USB[0]@[FFB(USB,0)] : \USB:USB\
Log: apr.M0058: The analog placement iterative improvement is 48% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 78% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 100% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : LED_1(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : LED_2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : LED_3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED_4(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LED_5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED_6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_7(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_8(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SW1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SW2(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
VIDAC[2]@[FFB(VIDAC,2)] : \BRIGHTNESS_RAMP:VDAC8:viDAC8\
Comparator[0]@[FFB(Comparator,0)] : \RAMP_COMP:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \TRIANGLE_SEL:VDAC8:viDAC8\
USB[0]@[FFB(USB,0)] : \USB:USB\

Analog Placement phase: Elapsed time ==> 0s.533ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1976 {
    comp_0_vplus
    agl5_x_comp_0_vplus
    agl5
    agl5_x_vidac_2_vout
    vidac_2_vout
  }
  Net: \BRIGHTNESS_RAMP:VDAC8:Net_77\ {
  }
  Net: Net_1978 {
    vidac_0_vout
    agl0_x_vidac_0_vout
    agl0
    agl0_x_comp_0_vminus
    comp_0_vminus
  }
  Net: \TRIANGLE_SEL:VDAC8:Net_77\ {
  }
}
Map of item to net {
  comp_0_vplus                                     -> Net_1976
  agl5_x_comp_0_vplus                              -> Net_1976
  agl5                                             -> Net_1976
  agl5_x_vidac_2_vout                              -> Net_1976
  vidac_2_vout                                     -> Net_1976
  vidac_0_vout                                     -> Net_1978
  agl0_x_vidac_0_vout                              -> Net_1978
  agl0                                             -> Net_1978
  agl0_x_comp_0_vminus                             -> Net_1978
  comp_0_vminus                                    -> Net_1978
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.346ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   44 :    4 :   48 :  91.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.39
                   Pterms :            6.86
               Macrocells :            1.57
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1202, final cost is 1202 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :      14.45 :       3.14
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_2965_5, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_4 * Net_2965_3 * Net_2965_2 * Net_2965_1 * 
              Net_2965_0
            + Net_3198 * Net_2965_5
        );
        Output = Net_2965_5 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_5097_6
            + \LEDs_Out_1:Net_213_7\ * !Net_5097_7
            + \LEDs_Out_1:Net_213_6\ * !Net_5097_7 * !Net_5097_6
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_5096_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_5096_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_5096_4 * 
              Net_5096_3
            + !\LEDs_Out_1:Net_213_5\ * Net_5096_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_5096_5 * 
              Net_5096_3
            + !\LEDs_Out_1:Net_213_4\ * Net_5096_5 * Net_5096_4
            + !\LEDs_Out_1:Net_213_3\ * Net_5096_5 * Net_5096_4 * Net_5096_3
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_5096_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_5096_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_5096_4 * 
              !Net_5096_3
            + \LEDs_Out_1:Net_213_5\ * !Net_5096_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_5096_5 * 
              !Net_5096_3
            + \LEDs_Out_1:Net_213_4\ * !Net_5096_5 * !Net_5096_4
            + \LEDs_Out_1:Net_213_3\ * !Net_5096_5 * !Net_5096_4 * 
              !Net_5096_3
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_2965_2, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_2
        );
        Output = Net_2965_2 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5041, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * Net_4582_1 * !Net_5041_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ * !Net_5041_split
            + \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ * !Net_5041_split
            + !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\ * !Net_5041_split
        );
        Output = Net_5041 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5043_split, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_2703 * Net_4582_2 * !Net_4582_1 * !Net_4582_0 * Net_5051
            + !Net_4582_2 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5043_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_5043, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * Net_4582_2 * !Net_4582_1 * !Net_5043_split
            + Net_2703 * Net_4582_2 * !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ * 
              !Net_5043_split
            + \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ * !Net_5043_split
            + !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ * !Net_5043_split
        );
        Output = Net_5043 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_5097_6
            + !\LEDs_Out_1:Net_213_7\ * Net_5097_7
            + !\LEDs_Out_1:Net_213_6\ * Net_5097_7 * Net_5097_6
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_5097_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_5097_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_5097_1 * 
              Net_5097_0
            + !\LEDs_Out_1:Net_213_2\ * Net_5097_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_5097_2 * 
              Net_5097_0
            + !\LEDs_Out_1:Net_213_1\ * Net_5097_2 * Net_5097_1
            + !\LEDs_Out_1:Net_213_0\ * Net_5097_2 * Net_5097_1 * Net_5097_0
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_5097_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_5097_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_5097_4 * 
              !Net_5097_3
            + \LEDs_Out_1:Net_213_5\ * !Net_5097_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_5097_5 * 
              !Net_5097_3
            + \LEDs_Out_1:Net_213_4\ * !Net_5097_5 * !Net_5097_4
            + \LEDs_Out_1:Net_213_3\ * !Net_5097_5 * !Net_5097_4 * 
              !Net_5097_3
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\STORED_BRIGHTNESS_5:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_5097_7 ,
        control_6 => Net_5097_6 ,
        control_5 => Net_5097_5 ,
        control_4 => Net_5097_4 ,
        control_3 => Net_5097_3 ,
        control_2 => Net_5097_2 ,
        control_1 => Net_5097_1 ,
        control_0 => Net_5097_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4962_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4962_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4962_1 * 
              Net_4962_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4962_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4962_2 * 
              Net_4962_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4962_2 * Net_4962_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4962_2 * Net_4962_1 * Net_4962_0
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_4957_2 * Net_4957_1 * Net_4957_0 * !\LEDs_Out_1:Net_213_0\
            + Net_4957_2 * Net_4957_1 * !\LEDs_Out_1:Net_213_1\
            + Net_4957_2 * Net_4957_0 * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\
            + Net_4957_2 * !\LEDs_Out_1:Net_213_2\
            + Net_4957_1 * Net_4957_0 * !\LEDs_Out_1:Net_213_2\ * 
              !\LEDs_Out_1:Net_213_0\
            + Net_4957_1 * !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\
            + Net_4957_0 * !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2965_7 * Net_2965_6 * Net_2965_5 * Net_2965_4 * Net_2965_3 * 
              Net_2965_2 * Net_2965_1 * Net_2965_0
        );
        Output = \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4959_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4959_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4959_7 * !Net_4959_6
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2965_7, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_6 * Net_2965_5 * Net_2965_4 * Net_2965_3 * 
              Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_7
        );
        Output = Net_2965_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2965_9, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_3198 * Net_2965_9
        );
        Output = Net_2965_9 (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_5096_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_5096_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_5096_1 * 
              Net_5096_0
            + !\LEDs_Out_1:Net_213_2\ * Net_5096_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_5096_2 * 
              Net_5096_0
            + !\LEDs_Out_1:Net_213_1\ * Net_5096_2 * Net_5096_1
            + !\LEDs_Out_1:Net_213_0\ * Net_5096_2 * Net_5096_1 * Net_5096_0
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_5096_6
            + \LEDs_Out_1:Net_213_7\ * !Net_5096_7
            + \LEDs_Out_1:Net_213_6\ * !Net_5096_7 * !Net_5096_6
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2965_3, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_3
        );
        Output = Net_2965_3 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2965_8, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * !Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
            + !Net_3198 * Net_2965_8 * 
              !\WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_2965_8 (fanout=4)
        Properties               : 
        {
        }
}

controlcell: Name =\STORED_BRIGHTNESS_3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_5096_7 ,
        control_6 => Net_5096_6 ,
        control_5 => Net_5096_5 ,
        control_4 => Net_5096_4 ,
        control_3 => Net_5096_3 ,
        control_2 => Net_5096_2 ,
        control_1 => Net_5096_1 ,
        control_0 => Net_5096_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5041_split, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * Net_4582_1 * !Net_4582_0 * Net_5051
            + Net_4582_2 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5041_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_5096_6
            + !\LEDs_Out_1:Net_213_7\ * Net_5096_7
            + !\LEDs_Out_1:Net_213_6\ * Net_5096_7 * Net_5096_6
        );
        Output = \LEDs_Out_1:MODULE_4:g1:a0:gx:u0:gt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2965_6, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_5 * Net_2965_4 * Net_2965_3 * Net_2965_2 * 
              Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_6
        );
        Output = Net_2965_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4962_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4962_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4962_7 * Net_4962_6
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2965_4, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_3 * Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3198 * Net_2965_4
        );
        Output = Net_2965_4 (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_5097_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_5097_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_5097_4 * 
              Net_5097_3
            + !\LEDs_Out_1:Net_213_5\ * Net_5097_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_5097_5 * 
              Net_5097_3
            + !\LEDs_Out_1:Net_213_4\ * Net_5097_5 * Net_5097_4
            + !\LEDs_Out_1:Net_213_3\ * Net_5097_5 * Net_5097_4 * Net_5097_3
        );
        Output = \LEDs_Out_1:MODULE_6:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\WAVE_STATUS_LOW:sts:sts_reg\
    PORT MAP (
        status_7 => Net_2965_7 ,
        status_6 => Net_2965_6 ,
        status_5 => Net_2965_5 ,
        status_4 => Net_2965_4 ,
        status_3 => Net_2965_3 ,
        status_2 => Net_2965_2 ,
        status_1 => Net_2965_1 ,
        status_0 => Net_2965_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4962_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4962_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4962_7 * !Net_4962_6
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5045, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * Net_4582_2 * Net_4582_1 * !Net_5045_split
            + Net_2703 * Net_4582_2 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !Net_5045_split
            + \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ * !Net_5045_split
            + !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\ * !Net_5045_split
        );
        Output = Net_5045 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5045_split, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + Net_2703 * Net_4582_2 * Net_4582_1 * !Net_4582_0 * Net_5051
            + !Net_4582_2 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5045_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\STORED_BRIGHTNESS_7:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4962_7 ,
        control_6 => Net_4962_6 ,
        control_5 => Net_4962_5 ,
        control_4 => Net_4962_4 ,
        control_3 => Net_4962_3 ,
        control_2 => Net_4962_2 ,
        control_1 => Net_4962_1 ,
        control_0 => Net_4962_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4959_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4959_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4959_4 * 
              Net_4959_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4959_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4959_5 * 
              Net_4959_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4959_5 * Net_4959_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4959_5 * Net_4959_4 * Net_4959_3
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4959_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4959_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4959_7 * Net_4959_6
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4956_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4956_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4956_7 * Net_4956_6
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2965_10, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * Net_2965_9 * Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_3198 * Net_2965_10
        );
        Output = Net_2965_10 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\WAVE_STATUS_HIGH:sts:sts_reg\
    PORT MAP (
        status_2 => Net_2965_10 ,
        status_1 => Net_2965_9 ,
        status_0 => Net_2965_8 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\STORED_BRIGHTNESS_4:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4959_7 ,
        control_6 => Net_4959_6 ,
        control_5 => Net_4959_5 ,
        control_4 => Net_4959_4 ,
        control_3 => Net_4959_3 ,
        control_2 => Net_4959_2 ,
        control_1 => Net_4959_1 ,
        control_0 => Net_4959_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4956_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4956_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4956_7 * !Net_4956_6
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_4624, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * !Net_4582_1 * !Net_4624_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ * !Net_4624_split
            + \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ * !Net_4624_split
            + !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ * !Net_4624_split
        );
        Output = Net_4624 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4959_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4959_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4959_1 * 
              Net_4959_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4959_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4959_2 * 
              Net_4959_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4959_2 * Net_4959_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4959_2 * Net_4959_1 * Net_4959_0
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2965_0, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3198 * !Net_2965_0
        );
        Output = Net_2965_0 (fanout=10)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5042_split, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * Net_4582_1 * Net_4582_0 * Net_5051
            + Net_4582_2 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + !Net_4582_1 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_2\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5042_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_4957_7 * !Net_4957_6 * \LEDs_Out_1:Net_213_6\
            + !Net_4957_7 * \LEDs_Out_1:Net_213_7\
            + !Net_4957_6 * \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_5042, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * Net_4582_1 * !Net_5042_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ * !Net_5042_split
            + \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ * !Net_5042_split
            + !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:gt_5\ * !Net_5042_split
        );
        Output = Net_5042 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_5047, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * !Net_4582_2 * !Net_4582_1 * !Net_5047_split
            + Net_2703 * !Net_4582_2 * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ * !Net_5047_split
            + \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ * !Net_5047_split
            + !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ * !Net_5047_split
        );
        Output = Net_5047 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2965_1, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3198 * !Net_2965_1 * Net_2965_0
            + !Net_3198 * Net_2965_1 * !Net_2965_0
        );
        Output = Net_2965_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LEDs_Out_1:Net_213_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \LEDs_Out_1:Net_213_0\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_5047_split, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * !Net_4582_1 * Net_4582_0 * Net_5051
            + Net_4582_2 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_2\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5047_split (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\MIDI_BIN_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MIDI_BIN_REG:control_7\ ,
        control_6 => \MIDI_BIN_REG:control_6\ ,
        control_5 => \MIDI_BIN_REG:control_5\ ,
        control_4 => \MIDI_BIN_REG:control_4\ ,
        control_3 => \MIDI_BIN_REG:control_3\ ,
        control_2 => Net_4582_2 ,
        control_1 => Net_4582_1 ,
        control_0 => Net_4582_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4962_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4962_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4962_4 * 
              Net_4962_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4962_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4962_5 * 
              Net_4962_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4962_5 * Net_4962_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4962_5 * Net_4962_4 * Net_4962_3
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LEDs_Out_1:Net_213_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_1\ * \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4962_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4962_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4962_4 * 
              !Net_4962_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4962_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4962_5 * 
              !Net_4962_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4962_5 * !Net_4962_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4962_5 * !Net_4962_4 * 
              !Net_4962_3
        );
        Output = \LEDs_Out_1:MODULE_8:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_4957_5 * Net_4957_4 * Net_4957_3 * !\LEDs_Out_1:Net_213_3\
            + Net_4957_5 * Net_4957_4 * !\LEDs_Out_1:Net_213_4\
            + Net_4957_5 * Net_4957_3 * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\
            + Net_4957_5 * !\LEDs_Out_1:Net_213_5\
            + Net_4957_4 * Net_4957_3 * !\LEDs_Out_1:Net_213_5\ * 
              !\LEDs_Out_1:Net_213_3\
            + Net_4957_4 * !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\
            + Net_4957_3 * !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_4957_5 * !Net_4957_4 * !Net_4957_3 * 
              \LEDs_Out_1:Net_213_3\
            + !Net_4957_5 * !Net_4957_4 * \LEDs_Out_1:Net_213_4\
            + !Net_4957_5 * !Net_4957_3 * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\
            + !Net_4957_5 * \LEDs_Out_1:Net_213_5\
            + !Net_4957_4 * !Net_4957_3 * \LEDs_Out_1:Net_213_5\ * 
              \LEDs_Out_1:Net_213_3\
            + !Net_4957_4 * \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\
            + !Net_4957_3 * \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LEDs_Out_1:Net_213_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_1\ (fanout=13)
        Properties               : 
        {
        }
}

controlcell: Name =\STORED_BRIGHTNESS_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4957_7 ,
        control_6 => Net_4957_6 ,
        control_5 => Net_4957_5 ,
        control_4 => Net_4957_4 ,
        control_3 => Net_4957_3 ,
        control_2 => Net_4957_2 ,
        control_1 => Net_4957_1 ,
        control_0 => Net_4957_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4956_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4956_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4956_4 * 
              Net_4956_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4956_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4956_5 * 
              Net_4956_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4956_5 * Net_4956_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4956_5 * Net_4956_4 * Net_4956_3
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4959_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4959_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4959_4 * 
              !Net_4959_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4959_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4959_5 * 
              !Net_4959_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4959_5 * !Net_4959_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4959_5 * !Net_4959_4 * 
              !Net_4959_3
        );
        Output = \LEDs_Out_1:MODULE_5:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4956_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4956_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4956_4 * 
              !Net_4956_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4956_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4956_5 * 
              !Net_4956_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4956_5 * !Net_4956_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4956_5 * !Net_4956_4 * 
              !Net_4956_3
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4956_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4956_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4956_1 * 
              Net_4956_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4956_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4956_2 * 
              Net_4956_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4956_2 * Net_4956_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4956_2 * Net_4956_1 * Net_4956_0
        );
        Output = \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\STORED_BRIGHTNESS_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4956_7 ,
        control_6 => Net_4956_6 ,
        control_5 => Net_4956_5 ,
        control_4 => Net_4956_4 ,
        control_3 => Net_4956_3 ,
        control_2 => Net_4956_2 ,
        control_1 => Net_4956_1 ,
        control_0 => Net_4956_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * 
              !\LEDs_Out_1:Net_213_0\ * Net_4961_0
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_1\ * Net_4961_1
            + !\LEDs_Out_1:Net_213_2\ * !\LEDs_Out_1:Net_213_0\ * Net_4961_1 * 
              Net_4961_0
            + !\LEDs_Out_1:Net_213_2\ * Net_4961_2
            + !\LEDs_Out_1:Net_213_1\ * !\LEDs_Out_1:Net_213_0\ * Net_4961_2 * 
              Net_4961_0
            + !\LEDs_Out_1:Net_213_1\ * Net_4961_2 * Net_4961_1
            + !\LEDs_Out_1:Net_213_0\ * Net_4961_2 * Net_4961_1 * Net_4961_0
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LEDs_Out_1:Net_213_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_2\ * \LEDs_Out_1:Net_213_1\ * 
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_3\ (fanout=18)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_4624_split, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_2703 * !Net_4582_2 * !Net_4582_1 * !Net_4582_0 * Net_5051
            + Net_4582_2 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_2\
            + Net_4582_0 * !\LEDs_Out_1:MODULE_2:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_5\
            + Net_4582_0 * \LEDs_Out_1:MODULE_2:g1:a0:gx:u0:gt_7\
        );
        Output = Net_4624_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:Net_213_7\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_6\ * \LEDs_Out_1:Net_213_5\ * 
              \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * 
              \LEDs_Out_1:Net_213_2\ * \LEDs_Out_1:Net_213_1\ * 
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_7\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LEDs_Out_1:Net_213_6\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * \LEDs_Out_1:Net_213_2\ * 
              \LEDs_Out_1:Net_213_1\ * \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_6\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LEDs_Out_1:Net_213_5\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * 
              \LEDs_Out_1:Net_213_2\ * \LEDs_Out_1:Net_213_1\ * 
              \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_5\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LEDs_Out_1:Net_213_4\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4763) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDs_Out_1:Net_213_3\ * \LEDs_Out_1:Net_213_2\ * 
              \LEDs_Out_1:Net_213_1\ * \LEDs_Out_1:Net_213_0\
        );
        Output = \LEDs_Out_1:Net_213_4\ (fanout=17)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_4957_7 * Net_4957_6 * !\LEDs_Out_1:Net_213_6\
            + Net_4957_7 * !\LEDs_Out_1:Net_213_7\
            + Net_4957_6 * !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\
        );
        Output = \LEDs_Out_1:MODULE_3:g1:a0:gx:u0:gt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LEDs_Out_1:Net_213_7\ * !\LEDs_Out_1:Net_213_6\ * Net_4961_6
            + !\LEDs_Out_1:Net_213_7\ * Net_4961_7
            + !\LEDs_Out_1:Net_213_6\ * Net_4961_7 * Net_4961_6
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * 
              !\LEDs_Out_1:Net_213_3\ * Net_4961_3
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_4\ * Net_4961_4
            + !\LEDs_Out_1:Net_213_5\ * !\LEDs_Out_1:Net_213_3\ * Net_4961_4 * 
              Net_4961_3
            + !\LEDs_Out_1:Net_213_5\ * Net_4961_5
            + !\LEDs_Out_1:Net_213_4\ * !\LEDs_Out_1:Net_213_3\ * Net_4961_5 * 
              Net_4961_3
            + !\LEDs_Out_1:Net_213_4\ * Net_4961_5 * Net_4961_4
            + !\LEDs_Out_1:Net_213_3\ * Net_4961_5 * Net_4961_4 * Net_4961_3
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LEDs_Out_1:Net_213_7\ * \LEDs_Out_1:Net_213_6\ * !Net_4961_6
            + \LEDs_Out_1:Net_213_7\ * !Net_4961_7
            + \LEDs_Out_1:Net_213_6\ * !Net_4961_7 * !Net_4961_6
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5048, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              Net_2703 * Net_4582_2 * !Net_4582_1 * !Net_5048_split
            + Net_2703 * Net_4582_2 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ * 
              !Net_5048_split
            + \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ * !Net_5048_split
            + !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\ * !Net_5048_split
        );
        Output = Net_5048 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\STORED_BRIGHTNESS_6:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_4961_7 ,
        control_6 => Net_4961_6 ,
        control_5 => Net_4961_5 ,
        control_4 => Net_4961_4 ,
        control_3 => Net_4961_3 ,
        control_2 => Net_4961_2 ,
        control_1 => Net_4961_1 ,
        control_0 => Net_4961_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5048_split, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2703 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + Net_2703 * Net_4582_2 * !Net_4582_1 * Net_4582_0 * Net_5051
            + !Net_4582_2 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + Net_4582_1 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_2\
            + !Net_4582_0 * !\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_7\ * 
              \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_5\
            + !Net_4582_0 * \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:gt_7\
        );
        Output = Net_5048_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * 
              \LEDs_Out_1:Net_213_3\ * !Net_4961_3
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_4\ * !Net_4961_4
            + \LEDs_Out_1:Net_213_5\ * \LEDs_Out_1:Net_213_3\ * !Net_4961_4 * 
              !Net_4961_3
            + \LEDs_Out_1:Net_213_5\ * !Net_4961_5
            + \LEDs_Out_1:Net_213_4\ * \LEDs_Out_1:Net_213_3\ * !Net_4961_5 * 
              !Net_4961_3
            + \LEDs_Out_1:Net_213_4\ * !Net_4961_5 * !Net_4961_4
            + \LEDs_Out_1:Net_213_3\ * !Net_4961_5 * !Net_4961_4 * 
              !Net_4961_3
        );
        Output = \LEDs_Out_1:MODULE_7:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\NOTE_ON_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \NOTE_ON_REG:control_7\ ,
        control_6 => \NOTE_ON_REG:control_6\ ,
        control_5 => \NOTE_ON_REG:control_5\ ,
        control_4 => \NOTE_ON_REG:control_4\ ,
        control_3 => \NOTE_ON_REG:control_3\ ,
        control_2 => \NOTE_ON_REG:control_2\ ,
        control_1 => \NOTE_ON_REG:control_1\ ,
        control_0 => Net_2703 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_698 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\BRIGHTNESS_RAMP:Wave1_DMA\
        PORT MAP (
            dmareq => Net_3013_local ,
            termin => zero ,
            termout => Net_3198 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\BRIGHTNESS_RAMP:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_2063 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\TRIANGLE_SEL:Wave1_DMA\
        PORT MAP (
            dmareq => Net_1945_local ,
            termin => zero ,
            termout => Net_4836 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\TRIANGLE_SEL:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_4837 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_4(0)__PA ,
        input => Net_5042 ,
        pad => LED_4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_5(0)__PA ,
        input => Net_5043 ,
        pad => LED_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_6(0)__PA ,
        input => Net_5048 ,
        pad => LED_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_7(0)__PA ,
        input => Net_5045 ,
        pad => LED_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_8(0)__PA ,
        pad => LED_8(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        annotation => Net_365 ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        annotation => Net_364 ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USB:Dp\
        PORT MAP (
            in_clock_en => tmpOE__SW2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SW2_net_0 ,
            out_reset => zero ,
            interrupt => \USB:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "207de35d-96fa-4d9c-93e8-b56a5d18b7b9/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        input => Net_4624 ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_2(0)__PA ,
        input => Net_5047 ,
        pad => LED_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_3(0)__PA ,
        input => Net_5041 ,
        pad => LED_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USB:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dp(0)\__PA ,
        analog_term => \USB:Net_1000\ ,
        pad => \USB:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USB:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dm(0)\__PA ,
        analog_term => \USB:Net_597\ ,
        pad => \USB:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1945 ,
            dclk_0 => Net_1945_local ,
            dclk_glb_1 => Net_4763 ,
            dclk_1 => Net_4763_local ,
            dclk_glb_2 => Net_3013 ,
            dclk_2 => Net_3013_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\RAMP_COMP:ctComp\
        PORT MAP (
            vplus => Net_1976 ,
            vminus => Net_1978 ,
            out => Net_5051 );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: 
    Pm Block @ F(PM,0): 
    pmcell: Name =PM
        PORT MAP (
            ctw_int => CTW_OUT );
        Properties:
        {
        }
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USB:USB\
        PORT MAP (
            dp => \USB:Net_1000\ ,
            dm => \USB:Net_597\ ,
            sof_int => Net_698 ,
            arb_int => \USB:Net_1889\ ,
            usb_int => \USB:Net_1876\ ,
            ept_int_8 => \USB:ep_int_8\ ,
            ept_int_7 => \USB:ep_int_7\ ,
            ept_int_6 => \USB:ep_int_6\ ,
            ept_int_5 => \USB:ep_int_5\ ,
            ept_int_4 => \USB:ep_int_4\ ,
            ept_int_3 => \USB:ep_int_3\ ,
            ept_int_2 => \USB:ep_int_2\ ,
            ept_int_1 => \USB:ep_int_1\ ,
            ept_int_0 => \USB:ep_int_0\ ,
            ord_int => \USB:Net_95\ ,
            dma_req_7 => \USB:dma_request_7\ ,
            dma_req_6 => \USB:dma_request_6\ ,
            dma_req_5 => \USB:dma_request_5\ ,
            dma_req_4 => \USB:dma_request_4\ ,
            dma_req_3 => \USB:dma_request_3\ ,
            dma_req_2 => \USB:dma_request_2\ ,
            dma_req_1 => \USB:dma_request_1\ ,
            dma_req_0 => \USB:dma_request_0\ ,
            dma_termin => \USB:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\TRIANGLE_SEL:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_1945_local ,
            vout => Net_1978 ,
            iout => \TRIANGLE_SEL:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\BRIGHTNESS_RAMP:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_3013_local ,
            vout => Net_1976 ,
            iout => \BRIGHTNESS_RAMP:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+-----------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |    LED_4(0) | In(Net_5042)
     |   1 |     * |      NONE |         CMOS_OUT |    LED_5(0) | In(Net_5043)
     |   5 |     * |      NONE |         CMOS_OUT |    LED_6(0) | In(Net_5048)
     |   6 |     * |      NONE |         CMOS_OUT |    LED_7(0) | In(Net_5045)
     |   7 |     * |      NONE |         CMOS_OUT |    LED_8(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------------
   2 |   3 |     * |      NONE |    RES_PULL_DOWN |      SW1(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN |      SW2(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |    LED_1(0) | In(Net_4624)
     |   1 |     * |      NONE |         CMOS_OUT |    LED_2(0) | In(Net_5047)
     |   5 |     * |      NONE |         CMOS_OUT |    LED_3(0) | In(Net_5041)
     |   6 |       |   FALLING |      HI_Z_ANALOG | \USB:Dp(0)\ | Analog(\USB:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG | \USB:Dm(0)\ | Analog(\USB:Net_597\)
----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 2s.820ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.188ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in MIDI_EXAMPLE_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.437ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.921ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.952ms
API generation phase: Elapsed time ==> 2s.636ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
