//design

module d_ff(input d,input clk,input rst_n,output reg q)

always @(posedge clk)
   begin
      if(~rst_n)
          q<=0;
      else
          q<=d;
   end
endmodule
