#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Oct 21 10:04:00 2020
# Process ID: 16232
# Current directory: D:/19593/Documents/FPGA/last_project/last_project.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: D:/19593/Documents/FPGA/last_project/last_project.runs/synth_1/main.vds
# Journal file: D:/19593/Documents/FPGA/last_project/last_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 331.688 ; gain = 93.148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/19593/Documents/FPGA/last_project/last_project.srcs/sources_1/new/selling.v:21]
INFO: [Synth 8-638] synthesizing module 'clk_sw_7seg_sub' [D:/19593/Documents/FPGA/last_project/last_project.srcs/sources_1/new/selling.v:298]
INFO: [Synth 8-226] default block is never used [D:/19593/Documents/FPGA/last_project/last_project.srcs/sources_1/new/selling.v:305]
INFO: [Synth 8-256] done synthesizing module 'clk_sw_7seg_sub' (1#1) [D:/19593/Documents/FPGA/last_project/last_project.srcs/sources_1/new/selling.v:298]
WARNING: [Synth 8-5788] Register changes_reg in module main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/19593/Documents/FPGA/last_project/last_project.srcs/sources_1/new/selling.v:122]
WARNING: [Synth 8-5788] Register num_goods_reg in module main is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/19593/Documents/FPGA/last_project/last_project.srcs/sources_1/new/selling.v:138]
INFO: [Synth 8-256] done synthesizing module 'main' (2#1) [D:/19593/Documents/FPGA/last_project/last_project.srcs/sources_1/new/selling.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 373.145 ; gain = 134.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 373.145 ; gain = 134.605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/19593/Documents/FPGA/last_project/last_project.srcs/constrs_1/new/hh.xdc]
WARNING: [Vivado 12-507] No nets matched 'key_IBUF[0]'. [D:/19593/Documents/FPGA/last_project/last_project.srcs/constrs_1/new/hh.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/19593/Documents/FPGA/last_project/last_project.srcs/constrs_1/new/hh.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'key_IBUF[1]'. [D:/19593/Documents/FPGA/last_project/last_project.srcs/constrs_1/new/hh.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/19593/Documents/FPGA/last_project/last_project.srcs/constrs_1/new/hh.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'deal_IBUF'. [D:/19593/Documents/FPGA/last_project/last_project.srcs/constrs_1/new/hh.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/19593/Documents/FPGA/last_project/last_project.srcs/constrs_1/new/hh.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'rst_IBUF'. [D:/19593/Documents/FPGA/last_project/last_project.srcs/constrs_1/new/hh.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/19593/Documents/FPGA/last_project/last_project.srcs/constrs_1/new/hh.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/19593/Documents/FPGA/last_project/last_project.srcs/constrs_1/new/hh.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/19593/Documents/FPGA/last_project/last_project.srcs/constrs_1/new/hh.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 677.746 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 677.746 ; gain = 439.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 677.746 ; gain = 439.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 677.746 ; gain = 439.207
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "num" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "goods_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element num_5_jiao_reg was removed.  [D:/19593/Documents/FPGA/last_project/last_project.srcs/sources_1/new/selling.v:74]
WARNING: [Synth 8-6014] Unused sequential element num_1_yuan_reg was removed.  [D:/19593/Documents/FPGA/last_project/last_project.srcs/sources_1/new/selling.v:83]
WARNING: [Synth 8-6014] Unused sequential element blink_clk_cnt_reg was removed.  [D:/19593/Documents/FPGA/last_project/last_project.srcs/sources_1/new/selling.v:221]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 677.746 ; gain = 439.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element num_5_jiao_reg was removed.  [D:/19593/Documents/FPGA/last_project/last_project.srcs/sources_1/new/selling.v:74]
WARNING: [Synth 8-6014] Unused sequential element num_1_yuan_reg was removed.  [D:/19593/Documents/FPGA/last_project/last_project.srcs/sources_1/new/selling.v:83]
WARNING: [Synth 8-6014] Unused sequential element blink_clk_cnt_reg was removed.  [D:/19593/Documents/FPGA/last_project/last_project.srcs/sources_1/new/selling.v:221]
INFO: [Synth 8-3886] merging instance 'changes_reg[8]' (FDE) to 'changes_reg[9]'
INFO: [Synth 8-3886] merging instance 'changes_reg[12]' (FDE) to 'changes_reg[9]'
INFO: [Synth 8-3886] merging instance 'num_reg[0]' (FDS) to 'num_reg[2]'
INFO: [Synth 8-3886] merging instance 'num_reg[8]' (FD) to 'num_reg[10]'
INFO: [Synth 8-3886] merging instance 'changes_reg[9]' (FDE) to 'changes_reg[10]'
INFO: [Synth 8-3886] merging instance 'changes_reg[13]' (FDE) to 'changes_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\num_reg[1] )
INFO: [Synth 8-3886] merging instance 'num_reg[9]' (FD) to 'num_reg[11]'
INFO: [Synth 8-3886] merging instance 'changes_reg[10]' (FDE) to 'changes_reg[11]'
INFO: [Synth 8-3886] merging instance 'changes_reg[14]' (FDE) to 'changes_reg[11]'
INFO: [Synth 8-3886] merging instance 'changes_reg[11]' (FDE) to 'changes_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\changes_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\num_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\num_reg[11] )
WARNING: [Synth 8-3332] Sequential element (num_5_jiao_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (num_1_yuan_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (changes_reg[15]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 677.746 ; gain = 439.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 677.746 ; gain = 439.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 677.746 ; gain = 439.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\changes_reg[1] )
WARNING: [Synth 8-3332] Sequential element (changes_reg[1]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 677.746 ; gain = 439.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 677.746 ; gain = 439.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 677.746 ; gain = 439.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 677.746 ; gain = 439.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 677.746 ; gain = 439.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 677.746 ; gain = 439.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 677.746 ; gain = 439.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    24|
|3     |LUT1   |    12|
|4     |LUT2   |    24|
|5     |LUT3   |    15|
|6     |LUT4   |    37|
|7     |LUT5   |    10|
|8     |LUT6   |    16|
|9     |FDCE   |    10|
|10    |FDPE   |     2|
|11    |FDRE   |    94|
|12    |FDSE   |     2|
|13    |IBUF   |     8|
|14    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   278|
|2     |  A1     |clk_sw_7seg_sub |     7|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 677.746 ; gain = 439.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 677.746 ; gain = 134.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 677.746 ; gain = 439.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 16 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 677.746 ; gain = 441.207
INFO: [Common 17-1381] The checkpoint 'D:/19593/Documents/FPGA/last_project/last_project.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 677.746 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 10:04:32 2020...
