{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652247871979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652247871980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 13:44:31 2022 " "Processing started: Wed May 11 13:44:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652247871980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247871980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Paint -c VGA_Paint " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247871980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652247872339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652247872339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_paint.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_paint.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Paint " "Found entity 1: VGA_Paint" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652247877995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247877995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_paint_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_paint_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Paint_tb " "Found entity 1: VGA_Paint_tb" {  } { { "VGA_Paint_tb.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652247877996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247877996 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Paint " "Elaborating entity \"VGA_Paint\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652247878017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(25) " "Verilog HDL assignment warning at VGA_Paint.v(25): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652247878018 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(28) " "Verilog HDL assignment warning at VGA_Paint.v(28): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652247878018 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(45) " "Verilog HDL assignment warning at VGA_Paint.v(45): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652247878019 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Test VGA_Paint.v(63) " "Verilog HDL Always Construct warning at VGA_Paint.v(63): inferring latch(es) for variable \"Test\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652247878020 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[0\] VGA_Paint.v(69) " "Inferred latch for \"Test\[0\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[1\] VGA_Paint.v(69) " "Inferred latch for \"Test\[1\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[2\] VGA_Paint.v(69) " "Inferred latch for \"Test\[2\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[3\] VGA_Paint.v(69) " "Inferred latch for \"Test\[3\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[4\] VGA_Paint.v(69) " "Inferred latch for \"Test\[4\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[5\] VGA_Paint.v(69) " "Inferred latch for \"Test\[5\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[6\] VGA_Paint.v(69) " "Inferred latch for \"Test\[6\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[7\] VGA_Paint.v(69) " "Inferred latch for \"Test\[7\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[8\] VGA_Paint.v(69) " "Inferred latch for \"Test\[8\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[9\] VGA_Paint.v(69) " "Inferred latch for \"Test\[9\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[10\] VGA_Paint.v(69) " "Inferred latch for \"Test\[10\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[11\] VGA_Paint.v(69) " "Inferred latch for \"Test\[11\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[12\] VGA_Paint.v(69) " "Inferred latch for \"Test\[12\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[13\] VGA_Paint.v(69) " "Inferred latch for \"Test\[13\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[14\] VGA_Paint.v(69) " "Inferred latch for \"Test\[14\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[15\] VGA_Paint.v(69) " "Inferred latch for \"Test\[15\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[16\] VGA_Paint.v(69) " "Inferred latch for \"Test\[16\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[17\] VGA_Paint.v(69) " "Inferred latch for \"Test\[17\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[18\] VGA_Paint.v(69) " "Inferred latch for \"Test\[18\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[19\] VGA_Paint.v(69) " "Inferred latch for \"Test\[19\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[20\] VGA_Paint.v(69) " "Inferred latch for \"Test\[20\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878021 "|VGA_Paint"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[0\] VCC " "Pin \"Green\[0\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[1\] VCC " "Pin \"Green\[1\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[2\] VCC " "Pin \"Green\[2\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[3\] VCC " "Pin \"Green\[3\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[4\] VCC " "Pin \"Green\[4\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[5\] VCC " "Pin \"Green\[5\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[6\] VCC " "Pin \"Green\[6\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[7\] VCC " "Pin \"Green\[7\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[0\] GND " "Pin \"Test\[0\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[1\] GND " "Pin \"Test\[1\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[2\] GND " "Pin \"Test\[2\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[3\] GND " "Pin \"Test\[3\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[4\] VCC " "Pin \"Test\[4\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[5\] GND " "Pin \"Test\[5\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[6\] GND " "Pin \"Test\[6\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[7\] VCC " "Pin \"Test\[7\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[8\] VCC " "Pin \"Test\[8\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[9\] GND " "Pin \"Test\[9\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[10\] GND " "Pin \"Test\[10\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[11\] GND " "Pin \"Test\[11\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[12\] GND " "Pin \"Test\[12\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[13\] GND " "Pin \"Test\[13\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[14\] GND " "Pin \"Test\[14\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[15\] GND " "Pin \"Test\[15\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[16\] GND " "Pin \"Test\[16\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[17\] GND " "Pin \"Test\[17\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[18\] GND " "Pin \"Test\[18\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[19\] GND " "Pin \"Test\[19\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Test\[20\] GND " "Pin \"Test\[20\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652247878422 "|VGA_Paint|Test[20]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652247878422 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652247878482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652247878730 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652247878730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652247878775 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652247878775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652247878775 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1652247878775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652247878775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652247878786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 13:44:38 2022 " "Processing ended: Wed May 11 13:44:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652247878786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652247878786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652247878786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652247878786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652247879908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652247879908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 13:44:39 2022 " "Processing started: Wed May 11 13:44:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652247879908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652247879908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652247879908 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652247879993 ""}
{ "Info" "0" "" "Project  = VGA_Paint" {  } {  } 0 0 "Project  = VGA_Paint" 0 0 "Fitter" 0 0 1652247879993 ""}
{ "Info" "0" "" "Revision = VGA_Paint" {  } {  } 0 0 "Revision = VGA_Paint" 0 0 "Fitter" 0 0 1652247879993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652247880084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652247880084 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_Paint 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"VGA_Paint\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652247880089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652247880137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652247880137 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652247880498 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652247880516 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652247880613 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 51 " "No exact pin location assignment(s) for 21 pins of 51 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652247880802 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1652247889727 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652247889848 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652247889851 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652247889852 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652247889852 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652247889853 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652247889853 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652247889853 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Paint.sdc " "Synopsys Design Constraints File file not found: 'VGA_Paint.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652247890400 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652247890400 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652247890402 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1652247890403 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652247890403 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652247890412 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652247890412 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652247890412 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652247890443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652247893717 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1652247893942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652247897039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652247900082 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652247901386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652247901386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652247902410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/FPGA/0509_Hw/Circle/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652247905448 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652247905448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652247906591 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652247906591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652247906594 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652247907998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652247908030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652247908390 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652247908390 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652247908744 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652247911184 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/0509_Hw/Circle/output_files/VGA_Paint.fit.smsg " "Generated suppressed messages file C:/FPGA/0509_Hw/Circle/output_files/VGA_Paint.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652247911459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6749 " "Peak virtual memory: 6749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652247911841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 13:45:11 2022 " "Processing ended: Wed May 11 13:45:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652247911841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652247911841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652247911841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652247911841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652247912888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652247912889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 13:45:12 2022 " "Processing started: Wed May 11 13:45:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652247912889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652247912889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652247912889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652247913512 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652247918050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652247918394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 13:45:18 2022 " "Processing ended: Wed May 11 13:45:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652247918394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652247918394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652247918394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652247918394 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652247919044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652247919563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652247919563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 13:45:19 2022 " "Processing started: Wed May 11 13:45:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652247919563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652247919563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_Paint -c VGA_Paint " "Command: quartus_sta VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652247919563 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652247919651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652247920154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652247920154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652247920187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652247920187 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Paint.sdc " "Synopsys Design Constraints File file not found: 'VGA_Paint.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652247920622 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652247920622 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_CLK~reg0 VGA_CLK~reg0 " "create_clock -period 1.000 -name VGA_CLK~reg0 VGA_CLK~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652247920622 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_50MHz Clk_50MHz " "create_clock -period 1.000 -name Clk_50MHz Clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652247920622 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652247920622 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652247920623 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652247920627 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652247920627 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652247920634 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652247920648 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652247920648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.046 " "Worst-case setup slack is -4.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247920649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247920649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.046             -89.455 VGA_CLK~reg0  " "   -4.046             -89.455 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247920649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.799              -2.799 Clk_50MHz  " "   -2.799              -2.799 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247920649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652247920649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.952 " "Worst-case hold slack is 0.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247920651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247920651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.952               0.000 VGA_CLK~reg0  " "    0.952               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247920651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.115               0.000 Clk_50MHz  " "    1.115               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247920651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652247920651 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652247920653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652247920654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.454 " "Worst-case minimum pulse width slack is -0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247920655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247920655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.454              -0.848 Clk_50MHz  " "   -0.454              -0.848 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247920655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.965 VGA_CLK~reg0  " "   -0.394             -17.965 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247920655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652247920655 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652247920662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652247920689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652247921426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652247921466 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652247921469 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652247921469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.137 " "Worst-case setup slack is -4.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247921470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247921470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.137             -90.738 VGA_CLK~reg0  " "   -4.137             -90.738 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247921470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.630              -2.630 Clk_50MHz  " "   -2.630              -2.630 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247921470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652247921470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.924 " "Worst-case hold slack is 0.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247921472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247921472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.924               0.000 VGA_CLK~reg0  " "    0.924               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247921472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050               0.000 Clk_50MHz  " "    1.050               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247921472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652247921472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652247921474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652247921475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.461 " "Worst-case minimum pulse width slack is -0.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247921476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247921476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.461              -0.855 Clk_50MHz  " "   -0.461              -0.855 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247921476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.648 VGA_CLK~reg0  " "   -0.394             -17.648 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247921476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652247921476 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652247921482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652247921617 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652247922246 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652247922285 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652247922286 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652247922286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.131 " "Worst-case setup slack is -2.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.131              -2.131 Clk_50MHz  " "   -2.131              -2.131 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.948             -42.081 VGA_CLK~reg0  " "   -1.948             -42.081 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652247922287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 VGA_CLK~reg0  " "    0.499               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 Clk_50MHz  " "    1.035               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652247922289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652247922290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652247922292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.473 " "Worst-case minimum pulse width slack is -0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.473              -0.599 Clk_50MHz  " "   -0.473              -0.599 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.008 VGA_CLK~reg0  " "   -0.002              -0.008 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652247922293 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652247922299 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652247922439 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652247922440 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652247922440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.783 " "Worst-case setup slack is -1.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.783             -37.416 VGA_CLK~reg0  " "   -1.783             -37.416 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.764              -1.764 Clk_50MHz  " "   -1.764              -1.764 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652247922442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 VGA_CLK~reg0  " "    0.448               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 Clk_50MHz  " "    0.765               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652247922443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652247922445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652247922446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.467 " "Worst-case minimum pulse width slack is -0.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467              -0.595 Clk_50MHz  " "   -0.467              -0.595 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 VGA_CLK~reg0  " "    0.041               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652247922447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652247922447 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652247923909 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652247923910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5164 " "Peak virtual memory: 5164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652247923947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 13:45:23 2022 " "Processing ended: Wed May 11 13:45:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652247923947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652247923947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652247923947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652247923947 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1652247924974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652247924975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 13:45:24 2022 " "Processing started: Wed May 11 13:45:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652247924975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652247924975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652247924975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1652247925721 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1652247925755 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_Paint.vo C:/FPGA/0509_Hw/Circle/simulation/modelsim/ simulation " "Generated file VGA_Paint.vo in folder \"C:/FPGA/0509_Hw/Circle/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652247925767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652247925796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 13:45:25 2022 " "Processing ended: Wed May 11 13:45:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652247925796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652247925796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652247925796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652247925796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1652247926865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652247926865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 13:45:26 2022 " "Processing started: Wed May 11 13:45:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652247926865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1652247926865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui VGA_Paint VGA_Paint " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui VGA_Paint VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1652247926865 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui VGA_Paint VGA_Paint " "Quartus(args): --block_on_gui VGA_Paint VGA_Paint" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1652247926865 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1652247926949 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1652247927027 ""}
{ "Warning" "0" "" "Warning: File VGA_Paint_run_msim_gate_verilog.do already exists - backing up current file as VGA_Paint_run_msim_gate_verilog.do.bak6" {  } {  } 0 0 "Warning: File VGA_Paint_run_msim_gate_verilog.do already exists - backing up current file as VGA_Paint_run_msim_gate_verilog.do.bak6" 0 0 "Shell" 0 0 1652247927105 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/FPGA/0509_Hw/Circle/simulation/modelsim/VGA_Paint_run_msim_gate_verilog.do" {  } { { "C:/FPGA/0509_Hw/Circle/simulation/modelsim/VGA_Paint_run_msim_gate_verilog.do" "0" { Text "C:/FPGA/0509_Hw/Circle/simulation/modelsim/VGA_Paint_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/FPGA/0509_Hw/Circle/simulation/modelsim/VGA_Paint_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1652247927110 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1652247952714 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1652247952714 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do VGA_Paint_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do VGA_Paint_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1652247952714 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1652247952714 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1652247952714 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1652247952714 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1652247952714 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1652247952714 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1652247952714 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{VGA_Paint.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{VGA_Paint.vo\}" 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 13:45:32 on May 11,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 13:45:32 on May 11,2022" 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" VGA_Paint.vo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" VGA_Paint.vo " 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module VGA_Paint" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module VGA_Paint" 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     VGA_Paint" {  } {  } 0 0 "ModelSim-Altera Info: #     VGA_Paint" 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 13:45:32 on May 11,2022, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 13:45:32 on May 11,2022, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/FPGA/0509_Hw/Circle \{C:/FPGA/0509_Hw/Circle/VGA_Paint_tb.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/FPGA/0509_Hw/Circle \{C:/FPGA/0509_Hw/Circle/VGA_Paint_tb.v\}" 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 13:45:32 on May 11,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 13:45:32 on May 11,2022" 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/FPGA/0509_Hw/Circle\" C:/FPGA/0509_Hw/Circle/VGA_Paint_tb.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/FPGA/0509_Hw/Circle\" C:/FPGA/0509_Hw/Circle/VGA_Paint_tb.v " 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module VGA_Paint_tb" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module VGA_Paint_tb" 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     VGA_Paint_tb" {  } {  } 0 0 "ModelSim-Altera Info: #     VGA_Paint_tb" 0 0 "Shell" 0 0 1652247952715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 13:45:32 on May 11,2022, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 13:45:32 on May 11,2022, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1652247952716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1652247952716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1652247952716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  VGA_Paint_tb" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  VGA_Paint_tb" 0 0 "Shell" 0 0 1652247952716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" VGA_Paint_tb " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" VGA_Paint_tb " 0 0 "Shell" 0 0 1652247952716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 13:45:32 on May 11,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 13:45:32 on May 11,2022" 0 0 "Shell" 0 0 1652247952716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.VGA_Paint_tb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.VGA_Paint_tb" 0 0 "Shell" 0 0 1652247952716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.VGA_Paint" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.VGA_Paint" 0 0 "Shell" 0 0 1652247952716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" 0 0 "Shell" 0 0 1652247952716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" 0 0 "Shell" 0 0 1652247952716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" 0 0 "Shell" 0 0 1652247952716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.dffeas" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.dffeas" 0 0 "Shell" 0 0 1652247952716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_mac" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_mac" 0 0 "Shell" 0 0 1652247952716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" 0 0 "Shell" 0 0 1652247952716 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1652247952716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add6~8  File: VGA_Paint.vo Line: 3834" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add6~8  File: VGA_Paint.vo Line: 3834" 0 0 "Shell" 0 0 1652247952716 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1652247952716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add6~8  File: VGA_Paint.vo Line: 3834" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add6~8  File: VGA_Paint.vo Line: 3834" 0 0 "Shell" 0 0 1652247952717 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (10) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (10) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1652247952717 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add6~8  File: VGA_Paint.vo Line: 3834" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add6~8  File: VGA_Paint.vo Line: 3834" 0 0 "Shell" 0 0 1652247952717 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1652247952717 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add6~8  File: VGA_Paint.vo Line: 3834" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add6~8  File: VGA_Paint.vo Line: 3834" 0 0 "Shell" 0 0 1652247952717 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1652247952717 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Shell" 0 0 1652247952717 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Shell" 0 0 1652247952717 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1652247952717 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Shell" 0 0 1652247952717 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1652247952717 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run 1 sec" {  } {  } 0 0 "ModelSim-Altera Info: # run 1 sec" 0 0 "Shell" 0 0 1652247952717 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break key hit" {  } {  } 0 0 "ModelSim-Altera Info: # Break key hit" 0 0 "Shell" 0 0 1652247952717 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break at an unknown location" {  } {  } 0 0 "ModelSim-Altera Info: # Break at an unknown location" 0 0 "Shell" 0 0 1652247952717 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 13:45:51 on May 11,2022, Elapsed time: 0:00:19" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 13:45:51 on May 11,2022, Elapsed time: 0:00:19" 0 0 "Shell" 0 0 1652247952717 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 4" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 4" 0 0 "Shell" 0 0 1652247952717 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1652247952821 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/FPGA/0509_Hw/Circle/VGA_Paint_nativelink_simulation.rpt" {  } { { "C:/FPGA/0509_Hw/Circle/VGA_Paint_nativelink_simulation.rpt" "0" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/FPGA/0509_Hw/Circle/VGA_Paint_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1652247952821 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1652247952821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 5 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652247952822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 13:45:52 2022 " "Processing ended: Wed May 11 13:45:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652247952822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652247952822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652247952822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1652247952822 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1652247953393 ""}
