

================================================================
== Vivado HLS Report for 'LFSR'
================================================================
* Date:           Fri Dec 24 03:52:50 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        PRNumGen.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.677|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.67>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%d_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %d_in) nounwind" [PRNumGen.c:7]   --->   Operation 2 'read' 'd_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%w_en_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %w_en) nounwind" [PRNumGen.c:7]   --->   Operation 3 'read' 'w_en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%rstn_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %rstn) nounwind" [PRNumGen.c:7]   --->   Operation 4 'read' 'rstn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %rstn_read, label %1, label %5" [PRNumGen.c:13]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.70ns)   --->   "store i32 38177485, i32* @rnum, align 4" [PRNumGen.c:29]   --->   Operation 6 'store' <Predicate = (!rstn_read)> <Delay = 1.70>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 7 'br' <Predicate = (!rstn_read)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %w_en_read, label %2, label %3" [PRNumGen.c:14]   --->   Operation 8 'br' <Predicate = (rstn_read)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rnum_load = load i32* @rnum, align 4" [PRNumGen.c:18]   --->   Operation 9 'load' 'rnum_load' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %rnum_load to i1" [PRNumGen.c:18]   --->   Operation 10 'trunc' 'tmp' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rnum_load, i32 31)" [PRNumGen.c:18]   --->   Operation 11 'bitselect' 'tmp_3' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %rnum_load, i32 26, i32 27)" [PRNumGen.c:18]   --->   Operation 12 'partselect' 'tmp_1' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rnum_load, i32 22)" [PRNumGen.c:18]   --->   Operation 13 'bitselect' 'tmp_5' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rnum_load, i32 20)" [PRNumGen.c:18]   --->   Operation 14 'bitselect' 'tmp_6' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rnum_load, i32 18)" [PRNumGen.c:18]   --->   Operation 15 'bitselect' 'tmp_10' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%xor = call i32 @_ssdm_op_BitConcatenate.i32.i1.i3.i2.i3.i1.i1.i1.i1.i1.i2.i1.i3.i2.i3.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_3, i3 0, i2 %tmp_1, i3 0, i1 %tmp_5, i1 false, i1 %tmp_6, i1 false, i1 %tmp_10, i2 0, i1 %tmp_3, i3 0, i2 %tmp_1, i3 0, i1 %tmp_5, i1 false, i1 %tmp_6, i1 false, i1 %tmp_10, i1 false, i1 %tmp)" [PRNumGen.c:19]   --->   Operation 16 'bitconcatenate' 'xor' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_8 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i3.i2.i3.i1.i1.i1.i1.i1.i2.i1.i3.i2.i2(i1 %tmp_3, i3 0, i2 %tmp_1, i3 0, i1 %tmp_5, i1 false, i1 %tmp_6, i1 false, i1 %tmp_10, i2 0, i1 %tmp_3, i3 0, i2 %tmp_1, i2 0)" [PRNumGen.c:20]   --->   Operation 17 'bitconcatenate' 'tmp_8' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = zext i24 %tmp_8 to i32" [PRNumGen.c:20]   --->   Operation 18 'zext' 'tmp_s' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.99ns)   --->   "%xor_1 = xor i32 %tmp_s, %xor" [PRNumGen.c:20]   --->   Operation 19 'xor' 'xor_1' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_9 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %xor_1, i32 4, i32 31)" [PRNumGen.c:21]   --->   Operation 20 'partselect' 'tmp_9' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_11 = zext i28 %tmp_9 to i32" [PRNumGen.c:21]   --->   Operation 21 'zext' 'tmp_11' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node xor_s)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_1, i32 4)" [PRNumGen.c:20]   --->   Operation 22 'bitselect' 'tmp_12' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node xor_s)   --->   "%tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %xor_1, i32 4, i32 5)" [PRNumGen.c:20]   --->   Operation 23 'partselect' 'tmp_7' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.99ns)   --->   "%xor_2 = xor i32 %tmp_11, %xor_1" [PRNumGen.c:21]   --->   Operation 24 'xor' 'xor_2' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node xor_s)   --->   "%tmp_cast = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %xor_2, i32 2, i32 3)" [PRNumGen.c:21]   --->   Operation 25 'partselect' 'tmp_cast' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node xor_s)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_2, i32 2)" [PRNumGen.c:21]   --->   Operation 26 'bitselect' 'tmp_13' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node xor_s)   --->   "%xor_3 = xor i2 %tmp_cast, %tmp_7" [PRNumGen.c:22]   --->   Operation 27 'xor' 'xor_3' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node xor_s)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %xor_3, i32 1)" [PRNumGen.c:22]   --->   Operation 28 'bitselect' 'tmp_14' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %rnum_load, i32 1, i32 31)" [PRNumGen.c:24]   --->   Operation 29 'partselect' 'tmp_2' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_s)   --->   "%tmp1 = xor i1 %tmp_12, %tmp" [PRNumGen.c:24]   --->   Operation 30 'xor' 'tmp1' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_s)   --->   "%tmp2 = xor i1 %tmp_13, %tmp_14" [PRNumGen.c:24]   --->   Operation 31 'xor' 'tmp2' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_s = xor i1 %tmp2, %tmp1" [PRNumGen.c:24]   --->   Operation 32 'xor' 'xor_s' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %xor_s, i31 %tmp_2)" [PRNumGen.c:24]   --->   Operation 33 'bitconcatenate' 'tmp_4' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.70ns)   --->   "store i32 %tmp_4, i32* @rnum, align 4" [PRNumGen.c:24]   --->   Operation 34 'store' <Predicate = (rstn_read & !w_en_read)> <Delay = 1.70>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "store i32 %tmp_4, i32* @d_out, align 4" [PRNumGen.c:25]   --->   Operation 35 'store' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 36 'br' <Predicate = (rstn_read & !w_en_read)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.70ns)   --->   "store i32 %d_in_read, i32* @rnum, align 4" [PRNumGen.c:15]   --->   Operation 37 'store' <Predicate = (rstn_read & w_en_read)> <Delay = 1.70>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "br label %4" [PRNumGen.c:16]   --->   Operation 38 'br' <Predicate = (rstn_read & w_en_read)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br label %6" [PRNumGen.c:27]   --->   Operation 39 'br' <Predicate = (rstn_read)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [PRNumGen.c:31]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rstn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rnum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ d_out]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_in_read   (read          ) [ 00]
w_en_read   (read          ) [ 01]
rstn_read   (read          ) [ 01]
StgValue_5  (br            ) [ 00]
StgValue_6  (store         ) [ 00]
StgValue_7  (br            ) [ 00]
StgValue_8  (br            ) [ 00]
rnum_load   (load          ) [ 00]
tmp         (trunc         ) [ 00]
tmp_3       (bitselect     ) [ 00]
tmp_1       (partselect    ) [ 00]
tmp_5       (bitselect     ) [ 00]
tmp_6       (bitselect     ) [ 00]
tmp_10      (bitselect     ) [ 00]
xor         (bitconcatenate) [ 00]
tmp_8       (bitconcatenate) [ 00]
tmp_s       (zext          ) [ 00]
xor_1       (xor           ) [ 00]
tmp_9       (partselect    ) [ 00]
tmp_11      (zext          ) [ 00]
tmp_12      (bitselect     ) [ 00]
tmp_7       (partselect    ) [ 00]
xor_2       (xor           ) [ 00]
tmp_cast    (partselect    ) [ 00]
tmp_13      (bitselect     ) [ 00]
xor_3       (xor           ) [ 00]
tmp_14      (bitselect     ) [ 00]
tmp_2       (partselect    ) [ 00]
tmp1        (xor           ) [ 00]
tmp2        (xor           ) [ 00]
xor_s       (xor           ) [ 00]
tmp_4       (bitconcatenate) [ 00]
StgValue_34 (store         ) [ 00]
StgValue_35 (store         ) [ 00]
StgValue_36 (br            ) [ 00]
StgValue_37 (store         ) [ 00]
StgValue_38 (br            ) [ 00]
StgValue_39 (br            ) [ 00]
StgValue_40 (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rstn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rstn"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_en">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_en"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rnum">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rnum"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i3.i2.i3.i1.i1.i1.i1.i1.i2.i1.i3.i2.i3.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i3.i2.i3.i1.i1.i1.i1.i1.i2.i1.i3.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="d_in_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_in_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="w_en_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_en_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="rstn_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rstn_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_6_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="27" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_6/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="rnum_load_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rnum_load/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_3_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="0" index="3" bw="6" slack="0"/>
<pin id="105" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_5_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_6_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_10_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="xor_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="0" index="3" bw="2" slack="0"/>
<pin id="139" dir="0" index="4" bw="1" slack="0"/>
<pin id="140" dir="0" index="5" bw="1" slack="0"/>
<pin id="141" dir="0" index="6" bw="1" slack="0"/>
<pin id="142" dir="0" index="7" bw="1" slack="0"/>
<pin id="143" dir="0" index="8" bw="1" slack="0"/>
<pin id="144" dir="0" index="9" bw="1" slack="0"/>
<pin id="145" dir="0" index="10" bw="1" slack="0"/>
<pin id="146" dir="0" index="11" bw="1" slack="0"/>
<pin id="147" dir="0" index="12" bw="1" slack="0"/>
<pin id="148" dir="0" index="13" bw="2" slack="0"/>
<pin id="149" dir="0" index="14" bw="1" slack="0"/>
<pin id="150" dir="0" index="15" bw="1" slack="0"/>
<pin id="151" dir="0" index="16" bw="1" slack="0"/>
<pin id="152" dir="0" index="17" bw="1" slack="0"/>
<pin id="153" dir="0" index="18" bw="1" slack="0"/>
<pin id="154" dir="0" index="19" bw="1" slack="0"/>
<pin id="155" dir="0" index="20" bw="1" slack="0"/>
<pin id="156" dir="0" index="21" bw="1" slack="0"/>
<pin id="157" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_8_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="24" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="0" index="3" bw="2" slack="0"/>
<pin id="185" dir="0" index="4" bw="1" slack="0"/>
<pin id="186" dir="0" index="5" bw="1" slack="0"/>
<pin id="187" dir="0" index="6" bw="1" slack="0"/>
<pin id="188" dir="0" index="7" bw="1" slack="0"/>
<pin id="189" dir="0" index="8" bw="1" slack="0"/>
<pin id="190" dir="0" index="9" bw="1" slack="0"/>
<pin id="191" dir="0" index="10" bw="1" slack="0"/>
<pin id="192" dir="0" index="11" bw="1" slack="0"/>
<pin id="193" dir="0" index="12" bw="1" slack="0"/>
<pin id="194" dir="0" index="13" bw="2" slack="0"/>
<pin id="195" dir="0" index="14" bw="1" slack="0"/>
<pin id="196" dir="1" index="15" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_s_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="24" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="xor_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="24" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_9_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="28" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_11_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="28" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_12_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_7_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="0" index="3" bw="4" slack="0"/>
<pin id="249" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="xor_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="28" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="3" slack="0"/>
<pin id="264" dir="0" index="3" bw="3" slack="0"/>
<pin id="265" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_13_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="xor_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="0" index="1" bw="2" slack="0"/>
<pin id="281" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_3/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_14_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="2" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="31" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="0" index="3" bw="6" slack="0"/>
<pin id="297" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="xor_s_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_s/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="31" slack="0"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="StgValue_34_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="StgValue_35_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="StgValue_37_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="84" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="84" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="84" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="84" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="84" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="159"><net_src comp="92" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="161"><net_src comp="100" pin="4"/><net_sink comp="134" pin=3"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="163"><net_src comp="110" pin="3"/><net_sink comp="134" pin=5"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="134" pin=6"/></net>

<net id="165"><net_src comp="118" pin="3"/><net_sink comp="134" pin=7"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="134" pin=8"/></net>

<net id="167"><net_src comp="126" pin="3"/><net_sink comp="134" pin=9"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="134" pin=10"/></net>

<net id="169"><net_src comp="92" pin="3"/><net_sink comp="134" pin=11"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="134" pin=12"/></net>

<net id="171"><net_src comp="100" pin="4"/><net_sink comp="134" pin=13"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="134" pin=14"/></net>

<net id="173"><net_src comp="110" pin="3"/><net_sink comp="134" pin=15"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="134" pin=16"/></net>

<net id="175"><net_src comp="118" pin="3"/><net_sink comp="134" pin=17"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="134" pin=18"/></net>

<net id="177"><net_src comp="126" pin="3"/><net_sink comp="134" pin=19"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="134" pin=20"/></net>

<net id="179"><net_src comp="88" pin="1"/><net_sink comp="134" pin=21"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="198"><net_src comp="92" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="200"><net_src comp="100" pin="4"/><net_sink comp="180" pin=3"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="180" pin=4"/></net>

<net id="202"><net_src comp="110" pin="3"/><net_sink comp="180" pin=5"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="180" pin=6"/></net>

<net id="204"><net_src comp="118" pin="3"/><net_sink comp="180" pin=7"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="180" pin=8"/></net>

<net id="206"><net_src comp="126" pin="3"/><net_sink comp="180" pin=9"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="180" pin=10"/></net>

<net id="208"><net_src comp="92" pin="3"/><net_sink comp="180" pin=11"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="180" pin=12"/></net>

<net id="210"><net_src comp="100" pin="4"/><net_sink comp="180" pin=13"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="180" pin=14"/></net>

<net id="215"><net_src comp="180" pin="15"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="134" pin="22"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="235"><net_src comp="222" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="216" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="216" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="44" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="258"><net_src comp="232" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="216" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="20" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="48" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="50" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="275"><net_src comp="16" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="254" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="48" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="260" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="244" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="52" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="298"><net_src comp="56" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="84" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="18" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="306"><net_src comp="236" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="88" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="270" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="284" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="302" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="58" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="292" pin="4"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="320" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="6" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="320" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="8" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="60" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="6" pin="0"/><net_sink comp="340" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rnum | {1 }
	Port: d_out | {1 }
 - Input state : 
	Port: LFSR : rstn | {1 }
	Port: LFSR : w_en | {1 }
	Port: LFSR : d_in | {1 }
	Port: LFSR : rnum | {1 }
  - Chain level:
	State 1
		tmp : 1
		tmp_3 : 1
		tmp_1 : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_10 : 1
		xor : 2
		tmp_8 : 2
		tmp_s : 3
		xor_1 : 4
		tmp_9 : 4
		tmp_11 : 5
		tmp_12 : 4
		tmp_7 : 4
		xor_2 : 6
		tmp_cast : 6
		tmp_13 : 6
		xor_3 : 7
		tmp_14 : 7
		tmp_2 : 1
		tmp1 : 5
		tmp2 : 8
		xor_s : 8
		tmp_4 : 8
		StgValue_34 : 9
		StgValue_35 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |     xor_1_fu_216     |    0    |    32   |
|          |     xor_2_fu_254     |    0    |    32   |
|    xor   |     xor_3_fu_278     |    0    |    2    |
|          |      tmp1_fu_302     |    0    |    2    |
|          |      tmp2_fu_308     |    0    |    2    |
|          |     xor_s_fu_314     |    0    |    2    |
|----------|----------------------|---------|---------|
|          | d_in_read_read_fu_60 |    0    |    0    |
|   read   | w_en_read_read_fu_66 |    0    |    0    |
|          | rstn_read_read_fu_72 |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |       tmp_fu_88      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_3_fu_92     |    0    |    0    |
|          |     tmp_5_fu_110     |    0    |    0    |
|          |     tmp_6_fu_118     |    0    |    0    |
| bitselect|     tmp_10_fu_126    |    0    |    0    |
|          |     tmp_12_fu_236    |    0    |    0    |
|          |     tmp_13_fu_270    |    0    |    0    |
|          |     tmp_14_fu_284    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_1_fu_100     |    0    |    0    |
|          |     tmp_9_fu_222     |    0    |    0    |
|partselect|     tmp_7_fu_244     |    0    |    0    |
|          |    tmp_cast_fu_260   |    0    |    0    |
|          |     tmp_2_fu_292     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      xor_fu_134      |    0    |    0    |
|bitconcatenate|     tmp_8_fu_180     |    0    |    0    |
|          |     tmp_4_fu_320     |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |     tmp_s_fu_212     |    0    |    0    |
|          |     tmp_11_fu_232    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    72   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   72   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   72   |
+-----------+--------+--------+
