Info: Generated by version: 22.3 build 104
Info: Starting: Create simulation model
Info: qsys-generate /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release --family=Agilex --part=AGIB027R29B1E2VR2
Warning: s10_user_rst_clkgate_0: Used altera_s10_user_rst_clkgate 19.4.1 (instead of 19.3.2)
Info: intel_reset_release: "Transforming system: intel_reset_release"
Info: intel_reset_release: "Naming system components in system: intel_reset_release"
Info: intel_reset_release: "Processing generation queue"
Info: intel_reset_release: "Generating: intel_reset_release"
Info: intel_reset_release: "Generating: altera_s10_user_rst_clkgate"
Info: intel_reset_release: Done "intel_reset_release" with 2 modules, 2 files
Info: Generating the following file(s) for RIVIERA simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release.ip --output-directory=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/sim/ --use-relative-paths=true
Info: Generating the following file(s) for RIVIERA simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for XCELIUM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for VCS simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for MODELSIM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release.ip --synthesis=VERILOG --output-directory=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/intel_reset_release --family=Agilex --part=AGIB027R29B1E2VR2
Warning: s10_user_rst_clkgate_0: Used altera_s10_user_rst_clkgate 19.4.1 (instead of 19.3.2)
Info: intel_reset_release: "Transforming system: intel_reset_release"
Info: intel_reset_release: "Naming system components in system: intel_reset_release"
Info: intel_reset_release: "Processing generation queue"
Info: intel_reset_release: "Generating: intel_reset_release"
Info: intel_reset_release: "Generating: altera_s10_user_rst_clkgate"
Info: s10_user_rst_clkgate_0: generating top-level entity altera_s10_user_rst_clkgate
Info: intel_reset_release: Done "intel_reset_release" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
