// (c) Technion IIT, Department of Electrical Engineering 2018 
// Written By Liat Schwartz August 2018 


// Implements mux 16=>1 by using 5 modules 
// mux_4to1 of case statement

module mux_16to1	
 ( 
   input logic [15:0] datain,
	input logic [3:0] select,
	output logic outd
	);

	logic [3:0] muxi; // Holds the intermediate results
	
	mux_4to1_case mux0 ( datain[3:0],select[1:0], muxi[0]); // plesae use the full way of sending parameters not the short one as in this example 
	
	// fill your code here 
	
endmodule
