{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651447640249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651447640250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  1 19:27:19 2022 " "Processing started: Sun May  1 19:27:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651447640250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651447640250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pdp11d -c top " "Command: quartus_sta pdp11d -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651447640250 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651447640407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651447642666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651447642710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651447642711 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651447644268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651447644269 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkin clkin " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkin clkin" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651447644315 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651447644315 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651447644315 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651447644315 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651447644315 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vt:vt0\|vga:vga0\|vgaclk vt:vt0\|vga:vga0\|vgaclk " "create_clock -period 1.000 -name vt:vt0\|vga:vga0\|vgaclk vt:vt0\|vga:vga0\|vgaclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651447644335 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpuclk cpuclk " "create_clock -period 1.000 -name cpuclk cpuclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651447644335 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " "create_clock -period 1.000 -name unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651447644335 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " "create_clock -period 1.000 -name unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651447644335 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " "create_clock -period 1.000 -name unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651447644335 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651447644335 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651447644441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651447644441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651447644441 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651447644441 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651447644535 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651447645379 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651447645384 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1651447645432 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651447650430 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651447650430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.577 " "Worst-case setup slack is -32.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.577         -108534.181 cpuclk  " "  -32.577         -108534.181 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.589           -1961.495 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -29.589           -1961.495 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.324           -1038.013 vt:vt0\|vga:vga0\|vgaclk  " "  -13.324           -1038.013 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.490           -1702.772 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "  -12.490           -1702.772 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.447           -1614.042 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "  -11.447           -1614.042 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.776           -1553.334 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "  -10.776           -1553.334 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.618            -863.295 clkin  " "   -5.618            -863.295 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651447650433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 cpuclk  " "    0.180               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.334               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.352               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.357               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.361               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.369               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 clkin  " "    0.417               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651447650909 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651447650926 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651447650930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -8327.671 cpuclk  " "   -3.166           -8327.671 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -578.689 vt:vt0\|vga:vga0\|vgaclk  " "   -2.636            -578.689 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -306.787 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.636            -306.787 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -302.599 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.636            -302.599 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -302.491 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.636            -302.491 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.876               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.876               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.777               0.000 clkin  " "    8.777               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447650940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651447650940 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651447651362 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651447651362 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1651447651373 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651447651457 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651447664779 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651447666012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651447666012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651447666012 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651447666012 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651447666911 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651447668135 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651447668135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.226 " "Worst-case setup slack is -32.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.226         -106129.608 cpuclk  " "  -32.226         -106129.608 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.887           -1910.446 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -28.887           -1910.446 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.944           -1669.957 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "  -12.944           -1669.957 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.852           -1005.558 vt:vt0\|vga:vga0\|vgaclk  " "  -12.852           -1005.558 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.486           -1584.646 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "  -11.486           -1584.646 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.725           -1520.656 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "  -10.725           -1520.656 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.197            -786.085 clkin  " "   -5.197            -786.085 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651447668139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.228 " "Worst-case hold slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.228               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 cpuclk  " "    0.253               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.359               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.377               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.380               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.383               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 clkin  " "    0.439               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651447668593 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651447668603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651447668608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -7857.480 cpuclk  " "   -3.166           -7857.480 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -573.119 vt:vt0\|vga:vga0\|vgaclk  " "   -2.636            -573.119 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -301.487 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.636            -301.487 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -298.572 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.636            -298.572 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -296.961 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.636            -296.961 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.766               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.698               0.000 clkin  " "    8.698               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447668616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651447668616 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651447669045 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651447669045 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1651447669054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651447669434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651447681111 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651447682206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651447682206 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651447682206 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651447682206 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651447683064 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651447683545 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651447683545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.803 " "Worst-case setup slack is -17.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447683549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447683549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.803          -58276.931 cpuclk  " "  -17.803          -58276.931 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447683549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.282           -1072.506 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -16.282           -1072.506 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447683549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.093            -492.662 vt:vt0\|vga:vga0\|vgaclk  " "   -8.093            -492.662 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447683549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.266            -829.076 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -6.266            -829.076 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447683549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.784            -782.209 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -5.784            -782.209 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447683549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.481            -757.233 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -5.481            -757.233 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447683549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.728            -374.710 clkin  " "   -2.728            -374.710 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447683549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651447683549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.098 " "Worst-case hold slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.098               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.112               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.129               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 cpuclk  " "    0.135               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.144               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clkin  " "    0.179               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.179               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651447684053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651447684059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651447684066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2591.254 cpuclk  " "   -2.636           -2591.254 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -379.882 vt:vt0\|vga:vga0\|vgaclk  " "   -2.174            -379.882 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -121.303 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.174            -121.303 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -119.967 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.174            -119.967 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -117.256 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.174            -117.256 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.119               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.119               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.709               0.000 clkin  " "    8.709               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447684077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651447684077 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651447684512 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651447684512 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1651447684521 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651447685271 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651447685271 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651447685271 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651447685271 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651447686116 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651447686577 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651447686577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.712 " "Worst-case setup slack is -14.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447686579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447686579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.712          -48276.391 cpuclk  " "  -14.712          -48276.391 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447686579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.916            -918.623 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -13.916            -918.623 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447686579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.692            -419.493 vt:vt0\|vga:vga0\|vgaclk  " "   -6.692            -419.493 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447686579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.417            -725.190 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -5.417            -725.190 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447686579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.143            -686.234 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -5.143            -686.234 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447686579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.877            -663.407 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -4.877            -663.407 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447686579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.203            -303.573 clkin  " "   -2.203            -303.573 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447686579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651447686579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.077               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.086               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.102               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.110               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 cpuclk  " "    0.138               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.164               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 clkin  " "    0.166               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651447687053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651447687062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651447687067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2442.949 cpuclk  " "   -2.636           -2442.949 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -375.549 vt:vt0\|vga:vga0\|vgaclk  " "   -2.174            -375.549 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -115.383 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.174            -115.383 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -115.331 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.174            -115.331 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -114.845 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.174            -114.845 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.112               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.112               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.614               0.000 clkin  " "    8.614               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651447687078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651447687078 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651447687514 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651447687514 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651447689636 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651447689638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5539 " "Peak virtual memory: 5539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651447689932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  1 19:28:09 2022 " "Processing ended: Sun May  1 19:28:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651447689932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651447689932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651447689932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651447689932 ""}
