INFO-FLOW: Workspace /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1 opened at Mon Mar 25 12:39:47 EDT 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.82 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.93 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.94 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Analyzing design file 'hls_source/vrfy.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling hls_source/vrfy.c as C
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang hls_source/vrfy.c -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.c.clang.err.log 
Command       ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top mq_iNTT -name=mq_iNTT 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.13 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.17 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.24 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.pp.0.c.clang.err.log 
Command       ap_eval done; 0.12 sec.
INFO: [HLS 200-10] Analyzing design file 'hls_source/sign.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling hls_source/sign.c as C
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang hls_source/sign.c -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.c.clang.err.log 
Command       ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top mq_iNTT -name=mq_iNTT 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.16 sec.
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (hls_source/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (hls_source/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (hls_source/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (hls_source/sign.c:1905:38)
INFO: [HLS 207-62] declared here (hls_source/sign.c:1889:87)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.13 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.19 sec.
Command       clang_tidy done; 0.23 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.pp.0.c.clang.err.log 
Command       ap_eval done; 0.13 sec.
WARNING: [HLS 207-5292] unused parameter 'logn' (hls_source/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (hls_source/sign.c:994:72)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (hls_source/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file 'hls_source/shake.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling hls_source/shake.c as C
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang hls_source/shake.c -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top mq_iNTT -name=mq_iNTT 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.16 sec.
Command       clang_tidy done; 0.17 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.pp.0.c.clang.err.log 
Command       ap_eval done; 0.16 sec.
INFO: [HLS 200-10] Analyzing design file 'hls_source/rng.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling hls_source/rng.c as C
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang hls_source/rng.c -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.c.clang.err.log 
Command       ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top mq_iNTT -name=mq_iNTT 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.11 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.16 sec.
Command       clang_tidy done; 0.2 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'hls_source/my_ntt.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling hls_source/my_ntt.c as C
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang hls_source/my_ntt.c -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.c.clang.err.log 
Command       ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top mq_iNTT -name=mq_iNTT 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.11 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.14 sec.
Command       clang_tidy done; 0.16 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c.xilinx-dataflow-lawyer.err.log 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (hls_source/my_ntt.c:144:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 1 hls_source/my_ntt.c 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file hls_source/my_ntt.c
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.pp.0.c.clang.err.log 
Command       ap_eval done; 0.14 sec.
INFO: [HLS 200-10] Analyzing design file 'hls_source/my_intt.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling hls_source/my_intt.c as C
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Command       ap_part_info done; 0.11 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang hls_source/my_intt.c -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top mq_iNTT -name=mq_iNTT 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.11 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.11 sec.
Command       clang_tidy done; 0.12 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c.xilinx-dataflow-lawyer.err.log 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (hls_source/my_intt.c:146:9)
WARNING: [HLS 214-169] There are a total of 7 such instances of non-canonical statements in the dataflow region (hls_source/my_intt.c:146:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 2 hls_source/my_intt.c 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file hls_source/my_intt.c
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.pp.0.c.clang.err.log 
Command       ap_eval done; 0.14 sec.
INFO: [HLS 200-10] Analyzing design file 'hls_source/keygen.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling hls_source/keygen.c as C
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang hls_source/keygen.c -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top mq_iNTT -name=mq_iNTT 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.11 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.41 sec.
Command       clang_tidy done; 0.75 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c.xilinx-dataflow-lawyer.err.log 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (hls_source/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (hls_source/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (hls_source/keygen.c:1288:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 3 hls_source/keygen.c 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file hls_source/keygen.c
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.pp.0.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
WARNING: [HLS 207-5292] unused parameter 'logn' (hls_source/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file 'hls_source/fpr.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling hls_source/fpr.c as C
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang hls_source/fpr.c -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top mq_iNTT -name=mq_iNTT 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'hls_source/fft.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling hls_source/fft.c as C
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang hls_source/fft.c -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top mq_iNTT -name=mq_iNTT 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.12 sec.
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1046:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1080:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1114:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1148:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1182:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1216:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1250:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1284:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1318:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1352:8)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.11 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.16 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.12 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.2 sec.
Command       clang_tidy done; 0.32 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c.xilinx-dataflow-lawyer.err.log 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (hls_source/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (hls_source/fft.c:907:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (hls_source/fft.c:907:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (hls_source/fft.c:1029:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (hls_source/fft.c:1414:9)
WARNING: [HLS 214-169] There are a total of 7 such instances of non-canonical statements in the dataflow region (hls_source/fft.c:1414:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 6 hls_source/fft.c 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file hls_source/fft.c
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.pp.0.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1046:27)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1080:27)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1114:27)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1148:27)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1182:27)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1216:28)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1250:28)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1284:28)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1318:28)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1352:28)
INFO: [HLS 200-10] Analyzing design file 'hls_source/common.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling hls_source/common.c as C
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Command       ap_part_info done; 0.11 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang hls_source/common.c -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.c.clang.err.log 
Command       ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top mq_iNTT -name=mq_iNTT 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.13 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.13 sec.
Command       clang_tidy done; 0.15 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.pp.0.c.clang.err.log 
Command       ap_eval done; 0.12 sec.
INFO: [HLS 200-10] Analyzing design file 'hls_source/codec.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling hls_source/codec.c as C
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang hls_source/codec.c -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top mq_iNTT -name=mq_iNTT 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c std=gnu99 -target fpga  -directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c.clang-tidy.loop-label.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.13 sec.
Command       clang_tidy done; 0.17 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.pp.0.c.clang.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.33 seconds. CPU system time: 2.83 seconds. Elapsed time: 11.22 seconds; current allocated memory: 466.762 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.g.bc" "/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.g.bc" "/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.g.bc" "/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.g.bc" "/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.g.bc" "/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.g.bc" "/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.g.bc" "/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.g.bc" "/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.g.bc" "/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.g.bc" "/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vrfy.g.bc /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/sign.g.bc /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/shake.g.bc /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/rng.g.bc /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_ntt.g.bc /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/my_intt.g.bc /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/keygen.g.bc /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fpr.g.bc /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/fft.g.bc /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/common.g.bc /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/codec.g.bc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       run_link_or_opt -opt -out /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.85 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.86 sec.
Execute       run_link_or_opt -opt -out /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mq_iNTT -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mq_iNTT -reflow-float-conversion -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.07 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.08 sec.
Execute       run_link_or_opt -out /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mq_iNTT 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mq_iNTT -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mq_iNTT -mllvm -hls-db-dir -mllvm /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.18 sec.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.03 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.53 seconds; current allocated memory: 467.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 467.594 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mq_iNTT -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.0.bc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 468.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.1.bc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 468.836 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.g.1.bc to /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.o.1.bc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_3' (hls_source/my_intt.c:160) in function 'mq_iNTT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_4' (hls_source/my_intt.c:196) in function 'mq_iNTT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_5' (hls_source/my_intt.c:201) in function 'mq_iNTT' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'mq_iNTT' (hls_source/my_intt.c:139)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'mq_iNTT' (hls_source/my_intt.c:139), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'Block_entry47_proc'
	 'Loop_VITIS_LOOP_154_1_proc'.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_VITIS_LOOP_154_1_proc' (hls_source/my_intt.c:148:21)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 491.883 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.o.2.bc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_159_2' (hls_source/my_intt.c:155:18) in function 'Loop_VITIS_LOOP_154_1_proc' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_154_1' (hls_source/my_intt.c:157:10) in function 'Loop_VITIS_LOOP_154_1_proc' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_154_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 540.004 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.31 sec.
Command     elaborate done; 16.09 sec.
Execute     ap_eval exec zip -j /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mq_iNTT' ...
Execute       ap_set_top_model mq_iNTT 
Execute       get_model_list mq_iNTT -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mq_iNTT 
Execute       preproc_iomode -model Loop_VITIS_LOOP_154_1_proc 
Execute       preproc_iomode -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 
Execute       preproc_iomode -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 
Execute       preproc_iomode -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 
Execute       preproc_iomode -model Block_entry47_proc 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list mq_iNTT -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc Block_entry47_proc Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 Loop_VITIS_LOOP_154_1_proc mq_iNTT
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : Block_entry47_proc ...
Execute       set_default_model Block_entry47_proc 
Execute       apply_spec_resource_limit Block_entry47_proc 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 ...
Execute       set_default_model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 
Execute       apply_spec_resource_limit Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 ...
Execute       set_default_model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 
Execute       apply_spec_resource_limit Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 ...
Execute       set_default_model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 
Execute       apply_spec_resource_limit Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_154_1_proc ...
Execute       set_default_model Loop_VITIS_LOOP_154_1_proc 
Execute       apply_spec_resource_limit Loop_VITIS_LOOP_154_1_proc 
INFO-FLOW: Configuring Module : mq_iNTT ...
Execute       set_default_model mq_iNTT 
Execute       apply_spec_resource_limit mq_iNTT 
INFO-FLOW: Model list for preprocess: entry_proc Block_entry47_proc Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 Loop_VITIS_LOOP_154_1_proc mq_iNTT
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: Block_entry47_proc ...
Execute       set_default_model Block_entry47_proc 
Execute       cdfg_preprocess -model Block_entry47_proc 
Execute       rtl_gen_preprocess Block_entry47_proc 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 ...
Execute       set_default_model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 
Execute       cdfg_preprocess -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 
Execute       rtl_gen_preprocess Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 ...
Execute       set_default_model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 
Execute       cdfg_preprocess -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 
Execute       rtl_gen_preprocess Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 ...
Execute       set_default_model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 
Execute       cdfg_preprocess -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 
Execute       rtl_gen_preprocess Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_154_1_proc ...
Execute       set_default_model Loop_VITIS_LOOP_154_1_proc 
Execute       cdfg_preprocess -model Loop_VITIS_LOOP_154_1_proc 
Execute       rtl_gen_preprocess Loop_VITIS_LOOP_154_1_proc 
INFO-FLOW: Preprocessing Module: mq_iNTT ...
Execute       set_default_model mq_iNTT 
Execute       cdfg_preprocess -model mq_iNTT 
Execute       rtl_gen_preprocess mq_iNTT 
INFO-FLOW: Model list for synthesis: entry_proc Block_entry47_proc Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 Loop_VITIS_LOOP_154_1_proc mq_iNTT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 540.316 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 540.383 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_entry47_proc 
Execute       schedule -model Block_entry47_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 540.547 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Block_entry47_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Block_entry47_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry47_proc.
Execute       set_default_model Block_entry47_proc 
Execute       bind -model Block_entry47_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 540.547 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Block_entry47_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Block_entry47_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry47_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 
Execute       schedule -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=tmp1_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp1_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_3'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' (loop 'VITIS_LOOP_165_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem0_addr_resp', hls_source/my_intt.c:173) on port 'gmem0' (hls_source/my_intt.c:173) and bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' (loop 'VITIS_LOOP_165_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem0_addr_resp', hls_source/my_intt.c:173) on port 'gmem0' (hls_source/my_intt.c:173) and bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' (loop 'VITIS_LOOP_165_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem0_addr_resp', hls_source/my_intt.c:173) on port 'gmem0' (hls_source/my_intt.c:173) and bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' (loop 'VITIS_LOOP_165_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem0_addr_resp', hls_source/my_intt.c:173) on port 'gmem0' (hls_source/my_intt.c:173) and bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' (loop 'VITIS_LOOP_165_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('gmem0_addr_1_resp', hls_source/my_intt.c:187) on port 'gmem0' (hls_source/my_intt.c:187) and bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' (loop 'VITIS_LOOP_165_3'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus response operation ('gmem0_addr_1_resp', hls_source/my_intt.c:187) on port 'gmem0' (hls_source/my_intt.c:187) and bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' (loop 'VITIS_LOOP_165_3'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between bus response operation ('gmem0_addr_1_resp', hls_source/my_intt.c:187) on port 'gmem0' (hls_source/my_intt.c:187) and bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 27, loop 'VITIS_LOOP_165_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 542.004 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3.
Execute       set_default_model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 
Execute       bind -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 542.004 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 
Execute       schedule -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 542.371 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4.
Execute       set_default_model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 
Execute       bind -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 542.371 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 
Execute       schedule -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=tmp1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_5'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' (loop 'VITIS_LOOP_199_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) and bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' (loop 'VITIS_LOOP_199_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) and bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' (loop 'VITIS_LOOP_199_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) and bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' (loop 'VITIS_LOOP_199_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) and bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' (loop 'VITIS_LOOP_199_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) and bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' (loop 'VITIS_LOOP_199_5'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) and bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 21, Depth = 23, loop 'VITIS_LOOP_199_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 542.902 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5.
Execute       set_default_model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 
Execute       bind -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 542.902 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_154_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_VITIS_LOOP_154_1_proc 
Execute       schedule -model Loop_VITIS_LOOP_154_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 543.312 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_154_1_proc.
Execute       set_default_model Loop_VITIS_LOOP_154_1_proc 
Execute       bind -model Loop_VITIS_LOOP_154_1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.312 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_154_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_iNTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mq_iNTT 
Execute       schedule -model mq_iNTT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 543.695 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.sched.adb -f 
INFO-FLOW: Finish scheduling mq_iNTT.
Execute       set_default_model mq_iNTT 
Execute       bind -model mq_iNTT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.695 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.bind.adb -f 
INFO-FLOW: Finish binding mq_iNTT.
Execute       get_model_list mq_iNTT -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess Block_entry47_proc 
Execute       rtl_gen_preprocess Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 
Execute       rtl_gen_preprocess Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 
Execute       rtl_gen_preprocess Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 
Execute       rtl_gen_preprocess Loop_VITIS_LOOP_154_1_proc 
Execute       rtl_gen_preprocess mq_iNTT 
INFO-FLOW: Model list for RTL generation: entry_proc Block_entry47_proc Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 Loop_VITIS_LOOP_154_1_proc mq_iNTT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model entry_proc -top_prefix mq_iNTT_ -sub_prefix mq_iNTT_ -mg_file /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 543.695 MB.
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/vhdl/mq_iNTT_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/verilog/mq_iNTT_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model entry_proc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/report/entry_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model entry_proc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model entry_proc -f -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_entry47_proc -top_prefix mq_iNTT_ -sub_prefix mq_iNTT_ -mg_file /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Block_entry47_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.695 MB.
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_entry47_proc -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/vhdl/mq_iNTT_Block_entry47_proc 
Execute       gen_rtl Block_entry47_proc -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/verilog/mq_iNTT_Block_entry47_proc 
Execute       syn_report -csynth -model Block_entry47_proc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/report/Block_entry47_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Block_entry47_proc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/report/Block_entry47_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Block_entry47_proc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Block_entry47_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Block_entry47_proc -f -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Block_entry47_proc.adb 
Execute       db_write -model Block_entry47_proc -bindview -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Block_entry47_proc -p /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Block_entry47_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 -top_prefix mq_iNTT_ -sub_prefix mq_iNTT_ -mg_file /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' pipeline 'VITIS_LOOP_165_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_15s_17s_14ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 545.125 MB.
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/vhdl/mq_iNTT_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 
Execute       gen_rtl Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/verilog/mq_iNTT_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 
Execute       syn_report -csynth -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/report/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/report/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 -f -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3.adb 
Execute       db_write -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 -bindview -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 -p /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 -top_prefix mq_iNTT_ -sub_prefix mq_iNTT_ -mg_file /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4' pipeline 'VITIS_LOOP_194_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 546.898 MB.
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/vhdl/mq_iNTT_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 
Execute       gen_rtl Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/verilog/mq_iNTT_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 
Execute       syn_report -csynth -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/report/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/report/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 -f -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4.adb 
Execute       db_write -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 -bindview -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 -p /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 -top_prefix mq_iNTT_ -sub_prefix mq_iNTT_ -mg_file /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' pipeline 'VITIS_LOOP_199_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 548.391 MB.
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/vhdl/mq_iNTT_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 
Execute       gen_rtl Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/verilog/mq_iNTT_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 
Execute       syn_report -csynth -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/report/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/report/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 -f -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5.adb 
Execute       db_write -model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 -bindview -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 -p /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_154_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_VITIS_LOOP_154_1_proc -top_prefix mq_iNTT_ -sub_prefix mq_iNTT_ -mg_file /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_154_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 550.312 MB.
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_VITIS_LOOP_154_1_proc -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/vhdl/mq_iNTT_Loop_VITIS_LOOP_154_1_proc 
Execute       gen_rtl Loop_VITIS_LOOP_154_1_proc -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/verilog/mq_iNTT_Loop_VITIS_LOOP_154_1_proc 
Execute       syn_report -csynth -model Loop_VITIS_LOOP_154_1_proc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/report/Loop_VITIS_LOOP_154_1_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_VITIS_LOOP_154_1_proc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/report/Loop_VITIS_LOOP_154_1_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_VITIS_LOOP_154_1_proc -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Loop_VITIS_LOOP_154_1_proc -f -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc.adb 
Execute       db_write -model Loop_VITIS_LOOP_154_1_proc -bindview -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_VITIS_LOOP_154_1_proc -p /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_iNTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mq_iNTT -top_prefix  -sub_prefix mq_iNTT_ -mg_file /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mq_iNTT/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mq_iNTT/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mq_iNTT/logn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mq_iNTT' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'a', 'logn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_iNTT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 552.387 MB.
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.rtl_wrap.cfg.tcl 
Execute       gen_rtl mq_iNTT -istop -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/vhdl/mq_iNTT 
Execute       gen_rtl mq_iNTT -istop -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/verilog/mq_iNTT 
Execute       syn_report -csynth -model mq_iNTT -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/report/mq_iNTT_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mq_iNTT -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/report/mq_iNTT_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mq_iNTT -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mq_iNTT -f -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.adb 
Execute       db_write -model mq_iNTT -bindview -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mq_iNTT -p /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT 
Execute       export_constraint_db -f -tool general -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.constraint.tcl 
Execute       syn_report -designview -model mq_iNTT -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.design.xml 
Command       syn_report done; 0.11 sec.
Execute       syn_report -csynthDesign -model mq_iNTT -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model mq_iNTT -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mq_iNTT -o /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks mq_iNTT 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain mq_iNTT 
INFO-FLOW: Model list for RTL component generation: entry_proc Block_entry47_proc Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 Loop_VITIS_LOOP_154_1_proc mq_iNTT
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry47_proc] ... 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Block_entry47_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3] ... 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3.compgen.tcl 
INFO-FLOW: Found component mq_iNTT_am_addmul_15s_17s_14ns_32_4_1.
INFO-FLOW: Append model mq_iNTT_am_addmul_15s_17s_14ns_32_4_1
INFO-FLOW: Found component mq_iNTT_mul_mul_16s_14ns_16_4_1.
INFO-FLOW: Append model mq_iNTT_mul_mul_16s_14ns_16_4_1
INFO-FLOW: Found component mq_iNTT_mac_muladd_16ns_14ns_32s_32_4_1.
INFO-FLOW: Append model mq_iNTT_mac_muladd_16ns_14ns_32s_32_4_1
INFO-FLOW: Found component mq_iNTT_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mq_iNTT_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4] ... 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4.compgen.tcl 
INFO-FLOW: Found component mq_iNTT_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mq_iNTT_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5] ... 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5.compgen.tcl 
INFO-FLOW: Found component mq_iNTT_mul_31ns_16ns_32_1_1.
INFO-FLOW: Append model mq_iNTT_mul_31ns_16ns_32_1_1
INFO-FLOW: Found component mq_iNTT_mac_muladd_16ns_14ns_32ns_32_4_1.
INFO-FLOW: Append model mq_iNTT_mac_muladd_16ns_14ns_32ns_32_4_1
INFO-FLOW: Found component mq_iNTT_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mq_iNTT_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_154_1_proc] ... 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc.compgen.tcl 
INFO-FLOW: Found component mq_iNTT_Loop_VITIS_LOOP_154_1_proc_iGMb_ROM_AUTO_1R.
INFO-FLOW: Append model mq_iNTT_Loop_VITIS_LOOP_154_1_proc_iGMb_ROM_AUTO_1R
INFO-FLOW: Handling components in module [mq_iNTT] ... 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.compgen.tcl 
INFO-FLOW: Found component mq_iNTT_fifo_w64_d3_S.
INFO-FLOW: Append model mq_iNTT_fifo_w64_d3_S
INFO-FLOW: Found component mq_iNTT_fifo_w64_d2_S.
INFO-FLOW: Append model mq_iNTT_fifo_w64_d2_S
INFO-FLOW: Found component mq_iNTT_gmem0_m_axi.
INFO-FLOW: Append model mq_iNTT_gmem0_m_axi
INFO-FLOW: Found component mq_iNTT_control_s_axi.
INFO-FLOW: Append model mq_iNTT_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model Block_entry47_proc
INFO-FLOW: Append model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3
INFO-FLOW: Append model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4
INFO-FLOW: Append model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5
INFO-FLOW: Append model Loop_VITIS_LOOP_154_1_proc
INFO-FLOW: Append model mq_iNTT
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mq_iNTT_am_addmul_15s_17s_14ns_32_4_1 mq_iNTT_mul_mul_16s_14ns_16_4_1 mq_iNTT_mac_muladd_16ns_14ns_32s_32_4_1 mq_iNTT_flow_control_loop_pipe_sequential_init mq_iNTT_flow_control_loop_pipe_sequential_init mq_iNTT_mul_31ns_16ns_32_1_1 mq_iNTT_mac_muladd_16ns_14ns_32ns_32_4_1 mq_iNTT_flow_control_loop_pipe_sequential_init mq_iNTT_Loop_VITIS_LOOP_154_1_proc_iGMb_ROM_AUTO_1R mq_iNTT_fifo_w64_d3_S mq_iNTT_fifo_w64_d2_S mq_iNTT_gmem0_m_axi mq_iNTT_control_s_axi entry_proc Block_entry47_proc Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 Loop_VITIS_LOOP_154_1_proc mq_iNTT
INFO-FLOW: Generating /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mq_iNTT_am_addmul_15s_17s_14ns_32_4_1
INFO-FLOW: To file: write model mq_iNTT_mul_mul_16s_14ns_16_4_1
INFO-FLOW: To file: write model mq_iNTT_mac_muladd_16ns_14ns_32s_32_4_1
INFO-FLOW: To file: write model mq_iNTT_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mq_iNTT_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mq_iNTT_mul_31ns_16ns_32_1_1
INFO-FLOW: To file: write model mq_iNTT_mac_muladd_16ns_14ns_32ns_32_4_1
INFO-FLOW: To file: write model mq_iNTT_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mq_iNTT_Loop_VITIS_LOOP_154_1_proc_iGMb_ROM_AUTO_1R
INFO-FLOW: To file: write model mq_iNTT_fifo_w64_d3_S
INFO-FLOW: To file: write model mq_iNTT_fifo_w64_d2_S
INFO-FLOW: To file: write model mq_iNTT_gmem0_m_axi
INFO-FLOW: To file: write model mq_iNTT_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model Block_entry47_proc
INFO-FLOW: To file: write model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3
INFO-FLOW: To file: write model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4
INFO-FLOW: To file: write model Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5
INFO-FLOW: To file: write model Loop_VITIS_LOOP_154_1_proc
INFO-FLOW: To file: write model mq_iNTT
INFO-FLOW: Generating /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/vlog' tclDir='/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db' modelList='mq_iNTT_am_addmul_15s_17s_14ns_32_4_1
mq_iNTT_mul_mul_16s_14ns_16_4_1
mq_iNTT_mac_muladd_16ns_14ns_32s_32_4_1
mq_iNTT_flow_control_loop_pipe_sequential_init
mq_iNTT_flow_control_loop_pipe_sequential_init
mq_iNTT_mul_31ns_16ns_32_1_1
mq_iNTT_mac_muladd_16ns_14ns_32ns_32_4_1
mq_iNTT_flow_control_loop_pipe_sequential_init
mq_iNTT_Loop_VITIS_LOOP_154_1_proc_iGMb_ROM_AUTO_1R
mq_iNTT_fifo_w64_d3_S
mq_iNTT_fifo_w64_d2_S
mq_iNTT_gmem0_m_axi
mq_iNTT_control_s_axi
entry_proc
Block_entry47_proc
Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3
Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4
Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5
Loop_VITIS_LOOP_154_1_proc
mq_iNTT
' expOnly='0'
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Block_entry47_proc.compgen.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Command       ap_source done; 0.2 sec.
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4.compgen.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'mq_iNTT_Loop_VITIS_LOOP_154_1_proc_iGMb_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Command       ap_source done; 0.13 sec.
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'a_c_U(mq_iNTT_fifo_w64_d3_S)' using Shift Registers.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'm_6_loc_channel_U(mq_iNTT_fifo_w64_d2_S)' using Shift Registers.
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.12 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 556.312 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='mq_iNTT_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name Block_entry47_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mq_iNTT_am_addmul_15s_17s_14ns_32_4_1
mq_iNTT_mul_mul_16s_14ns_16_4_1
mq_iNTT_mac_muladd_16ns_14ns_32s_32_4_1
mq_iNTT_flow_control_loop_pipe_sequential_init
mq_iNTT_flow_control_loop_pipe_sequential_init
mq_iNTT_mul_31ns_16ns_32_1_1
mq_iNTT_mac_muladd_16ns_14ns_32ns_32_4_1
mq_iNTT_flow_control_loop_pipe_sequential_init
mq_iNTT_Loop_VITIS_LOOP_154_1_proc_iGMb_ROM_AUTO_1R
mq_iNTT_fifo_w64_d3_S
mq_iNTT_fifo_w64_d2_S
mq_iNTT_gmem0_m_axi
mq_iNTT_control_s_axi
entry_proc
Block_entry47_proc
Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3
Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4
Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5
Loop_VITIS_LOOP_154_1_proc
mq_iNTT
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.compgen.dataonly.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Block_entry47_proc.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/Loop_VITIS_LOOP_154_1_proc.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/mq_iNTT.constraint.tcl 
Execute       sc_get_clocks mq_iNTT 
Execute       source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE mq_iNTT LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE mq_iNTT LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST mq_iNTT MODULE2INSTS {mq_iNTT mq_iNTT entry_proc entry_proc_U0 Block_entry47_proc Block_entry47_proc_U0 Loop_VITIS_LOOP_154_1_proc Loop_VITIS_LOOP_154_1_proc_U0 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4_fu_142 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_fu_148 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5_fu_162} INST2MODULE {mq_iNTT mq_iNTT entry_proc_U0 entry_proc Block_entry47_proc_U0 Block_entry47_proc Loop_VITIS_LOOP_154_1_proc_U0 Loop_VITIS_LOOP_154_1_proc grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4_fu_142 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_fu_148 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5_fu_162 Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5} INSTDATA {mq_iNTT {DEPTH 1 CHILDREN {entry_proc_U0 Block_entry47_proc_U0 Loop_VITIS_LOOP_154_1_proc_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} Block_entry47_proc_U0 {DEPTH 2 CHILDREN {}} Loop_VITIS_LOOP_154_1_proc_U0 {DEPTH 2 CHILDREN {grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4_fu_142 grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_fu_148 grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5_fu_162}} grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4_fu_142 {DEPTH 3 CHILDREN {}} grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_fu_148 {DEPTH 3 CHILDREN {}} grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5_fu_162 {DEPTH 3 CHILDREN {}}} MODULEDATA {Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_197_p2 SOURCE hls_source/my_intt.c:168 VARIABLE add_ln168 LOOP VITIS_LOOP_165_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_222_p2 SOURCE hls_source/my_intt.c:169 VARIABLE add_ln169 LOOP VITIS_LOOP_165_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_1_fu_235_p2 SOURCE hls_source/my_intt.c:169 VARIABLE add_ln169_1 LOOP VITIS_LOOP_165_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1_1_fu_280_p2 SOURCE hls_source/my_intt.c:176 VARIABLE tmp1_1 LOOP VITIS_LOOP_165_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_290_p2 SOURCE hls_source/my_intt.c:171 VARIABLE add_ln171 LOOP VITIS_LOOP_165_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_300_p2 SOURCE hls_source/my_intt.c:171 VARIABLE tmp1 LOOP VITIS_LOOP_165_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_15s_17s_14ns_32_4_1_U4 SOURCE hls_source/my_intt.c:177 VARIABLE tmp1_4 LOOP VITIS_LOOP_165_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_15s_17s_14ns_32_4_1_U4 SOURCE hls_source/my_intt.c:182 VARIABLE tmp2 LOOP VITIS_LOOP_165_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_16_4_1_U5 SOURCE hls_source/my_intt.c:183 VARIABLE mul_ln183 LOOP VITIS_LOOP_165_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U6 SOURCE hls_source/my_intt.c:183 VARIABLE tmp1_3 LOOP VITIS_LOOP_165_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32s_32_4_1_U6 SOURCE hls_source/my_intt.c:184 VARIABLE add_ln184 LOOP VITIS_LOOP_165_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_2_fu_367_p2 SOURCE hls_source/my_intt.c:185 VARIABLE tmp2_2 LOOP VITIS_LOOP_165_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_389_p2 SOURCE hls_source/my_intt.c:187 VARIABLE add_ln187 LOOP VITIS_LOOP_165_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_260_p2 SOURCE hls_source/my_intt.c:165 VARIABLE j_2 LOOP VITIS_LOOP_165_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ni_3_fu_106_p2 SOURCE hls_source/my_intt.c:196 VARIABLE ni_3 LOOP VITIS_LOOP_194_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_2_fu_137_p2 SOURCE hls_source/my_intt.c:199 VARIABLE m_2 LOOP VITIS_LOOP_199_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln201_fu_149_p2 SOURCE hls_source/my_intt.c:201 VARIABLE add_ln201 LOOP VITIS_LOOP_199_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_32_1_1_U18 SOURCE hls_source/my_intt.c:201 VARIABLE tmp2 LOOP VITIS_LOOP_199_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_16_4_1_U19 SOURCE hls_source/my_intt.c:202 VARIABLE mul_ln202 LOOP VITIS_LOOP_199_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32ns_32_4_1_U20 SOURCE hls_source/my_intt.c:202 VARIABLE tmp1 LOOP VITIS_LOOP_199_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_14ns_32ns_32_4_1_U20 SOURCE hls_source/my_intt.c:203 VARIABLE add_ln203 LOOP VITIS_LOOP_199_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_1_fu_207_p2 SOURCE hls_source/my_intt.c:204 VARIABLE tmp2_1 LOOP VITIS_LOOP_199_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_fu_229_p2 SOURCE hls_source/my_intt.c:206 VARIABLE add_ln206 LOOP VITIS_LOOP_199_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 0 URAM 0}} Loop_VITIS_LOOP_154_1_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_1_fu_242_p2 SOURCE hls_source/my_intt.c:159 VARIABLE i_1 LOOP VITIS_LOOP_159_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_252_p2 SOURCE hls_source/my_intt.c:164 VARIABLE add_ln164 LOOP VITIS_LOOP_159_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j1_fu_262_p2 SOURCE hls_source/my_intt.c:159 VARIABLE j1 LOOP VITIS_LOOP_159_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_267_p2 SOURCE hls_source/my_intt.c:159 VARIABLE add_ln159 LOOP VITIS_LOOP_159_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME iGMb_U SOURCE {} VARIABLE iGMb LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 7 BRAM 1 URAM 0}} mq_iNTT {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME a_c_U SOURCE hls_source/my_intt.c:146 VARIABLE a_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME m_6_loc_channel_U SOURCE hls_source/my_intt.c:146 VARIABLE m_6_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 7 BRAM 1 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} Block_entry47_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 566.539 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mq_iNTT.
INFO: [VLOG 209-307] Generating Verilog RTL for mq_iNTT.
Execute       syn_report -model mq_iNTT -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 3.62 sec.
Command   csynth_design done; 19.77 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.48 seconds. CPU system time: 3.45 seconds. Elapsed time: 19.77 seconds; current allocated memory: -929.730 MB.
Command ap_source done; 21.9 sec.
Execute cleanup_all 
