#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Mar 17 09:11:24 2016
# Process ID: 8848
# Log file: D:/work/vhdl/financial-accelerator/financial-accelerator.runs/impl_2/xillydemo.vdi
# Journal file: D:/work/vhdl/financial-accelerator/financial-accelerator.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source xillydemo.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'D:/work/vhdl/financial-accelerator/financial-accelerator.runs/pcie_a7_vivado_synth_1/pcie_a7_vivado.dcp' for cell 'xillybus_ins/pcie/pcie_a7_vivado'
INFO: [Project 1-454] Reading design checkpoint 'D:/work/vhdl/financial-accelerator/financial-accelerator.runs/fifo_32x512_synth_1/fifo_32x512.dcp' for cell 'fifo_32_in'
INFO: [Project 1-454] Reading design checkpoint 'D:/work/vhdl/financial-accelerator/financial-accelerator.runs/fifo_32x512_synth_1/fifo_32x512.dcp' for cell 'fifo_32_out'
INFO: [Project 1-491] No black box instances found for design checkpoint 'D:/work/vhdl/financial-accelerator/financial-accelerator.runs/fifo_8x2048_synth_1/fifo_8x2048.dcp'.
INFO: [Netlist 29-17] Analyzing 453 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg676/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
Parsing XDC File [d:/work/vhdl/financial-accelerator/financial-accelerator.srcs/sources_1/ip/pcie_a7_vivado/source/pcie_a7_vivado-PCIE_X0Y0.xdc] for cell 'xillybus_ins/pcie/pcie_a7_vivado/U0'
Finished Parsing XDC File [d:/work/vhdl/financial-accelerator/financial-accelerator.srcs/sources_1/ip/pcie_a7_vivado/source/pcie_a7_vivado-PCIE_X0Y0.xdc] for cell 'xillybus_ins/pcie/pcie_a7_vivado/U0'
Parsing XDC File [d:/work/vhdl/financial-accelerator/financial-accelerator.srcs/sources_1/ip/fifo_32x512/fifo_32x512/fifo_32x512.xdc] for cell 'fifo_32_in/U0'
Finished Parsing XDC File [d:/work/vhdl/financial-accelerator/financial-accelerator.srcs/sources_1/ip/fifo_32x512/fifo_32x512/fifo_32x512.xdc] for cell 'fifo_32_in/U0'
Parsing XDC File [d:/work/vhdl/financial-accelerator/financial-accelerator.srcs/sources_1/ip/fifo_32x512/fifo_32x512/fifo_32x512.xdc] for cell 'fifo_32_out/U0'
Finished Parsing XDC File [d:/work/vhdl/financial-accelerator/financial-accelerator.srcs/sources_1/ip/fifo_32x512/fifo_32x512/fifo_32x512.xdc] for cell 'fifo_32_out/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_8x2048'. The XDC file d:/work/vhdl/financial-accelerator/financial-accelerator.srcs/sources_1/ip/fifo_8x2048/fifo_8x2048/fifo_8x2048.xdc will not be read for any cell of this module.
Parsing XDC File [D:/work/vhdl/financial-accelerator/financial-accelerator.srcs/k7/imports/vivado-essentials/xillydemo.xdc]
Finished Parsing XDC File [D:/work/vhdl/financial-accelerator/financial-accelerator.srcs/k7/imports/vivado-essentials/xillydemo.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'D:/work/vhdl/financial-accelerator/financial-accelerator.runs/pcie_a7_vivado_synth_1/pcie_a7_vivado.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'D:/work/vhdl/financial-accelerator/financial-accelerator.runs/fifo_32x512_synth_1/fifo_32x512.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'D:/work/vhdl/financial-accelerator/financial-accelerator.runs/fifo_32x512_synth_1/fifo_32x512.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 14 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 72 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 18 instances

link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 582.605 ; gain = 342.719
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 23 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.388 . Memory (MB): peak = 601.137 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 40 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d478bea1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1014.129 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 16 load pin(s).
INFO: [Opt 31-10] Eliminated 1215 cells.
Phase 2 Constant Propagation | Checksum: 1be796ea0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.129 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2682 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 888 unconnected cells.
Phase 3 Sweep | Checksum: 213d096de

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.129 ; gain = 0.000

Phase 4 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-74] Optimized 36 modules.
INFO: [Opt 31-75] Optimized module 'fifo_32x512_rd_bin_cntr'.
INFO: [Opt 31-75] Optimized module 'fifo_32x512_wr_bin_cntr'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_axi_basic_rx_null_gen__parameterized0'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_axi_basic_rx_pipeline__parameterized0'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_axi_basic_tx_thrtl_ctl__parameterized0'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_gt_rx_valid_filter_7x__parameterized0'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_gt_rx_valid_filter_7x__parameterized0_15'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_gt_rx_valid_filter_7x__parameterized0_16'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_gt_rx_valid_filter_7x__parameterized0_17'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pcie_7x__parameterized0'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_drp'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_drp_19'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_drp_25'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_drp_31'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_eq'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_eq_20'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_eq_26'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_eq_32'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_rate'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_rate_21'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_rate_27'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_rate_33'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_reset'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_sync'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_sync_22'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_sync_28'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_sync_34'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_user'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_pipe_user_29'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_qpll_drp'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_qpll_reset'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_rxeq_scan'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_rxeq_scan_36'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_rxeq_scan_37'.
INFO: [Opt 31-75] Optimized module 'pcie_a7_vivado_pcie_a7_vivado_rxeq_scan_38'.
INFO: [Opt 31-75] Optimized module 'xillybus_core'.
INFO: [Opt 31-138] Pushed 17 inverter(s) to 27 load pin(s).
INFO: [Opt 31-95] Resynthesis added 4323 cells.
INFO: [Opt 31-12] Eliminated 1606 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 4936 unconnected cells.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
INFO: [Opt 31-12] Eliminated 8 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 8 unconnected cells.
Phase 4 Resynthesis | Checksum: 14cb4d9be

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1057.316 ; gain = 43.188

Phase 5 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 5 Constant Propagation | Checksum: 14cb4d9be

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1057.316 ; gain = 43.188

Phase 6 Sweep
INFO: [Opt 31-12] Eliminated 8 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 8 unconnected cells.
Phase 6 Sweep | Checksum: 15bec675e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1057.316 ; gain = 43.188
Ending Logic Optimization Task | Checksum: 15bec675e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 1057.316 ; gain = 43.188
Implement Debug Cores | Checksum: 1a61b9e8f
Logic Optimization | Checksum: 1a61b9e8f

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 1d9a785e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1118.078 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d9a785e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1118.078 ; gain = 60.762
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 1118.078 ; gain = 535.473
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.395 . Memory (MB): peak = 1118.078 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 23 day(s)
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 10f59c843

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.543 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1118.078 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: b5b3161e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: b5b3161e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: b5b3161e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 1345e4783

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1118.078 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 1345e4783

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: b5b3161e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1118.078 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus GPIO_LED with more than one IO standard is found. Components associated with this bus are: 
	GPIO_LED[3] of IOStandard LVCMOS18
	GPIO_LED[2] of IOStandard LVCMOS33
	GPIO_LED[1] of IOStandard LVCMOS18
	GPIO_LED[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: b5b3161e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: b5b3161e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 78aa75c9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1118.078 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f755a72e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 153b5690c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1d3d53615

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 15e9a9347

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1118.078 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 13a4c77b2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1118.078 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 13a4c77b2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 13a4c77b2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1118.078 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 13a4c77b2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1118.078 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 13a4c77b2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1118.078 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 13a4c77b2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 195b52c71

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 195b52c71

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: b7fea3b1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 12f752be9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: fe94bdfc

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: d85ade01

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1118.078 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: c6d0488c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: c6d0488c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1118.078 ; gain = 0.000
Phase 4 Detail Placement | Checksum: c6d0488c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 15c14d58a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.550. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 14c513a1a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1118.078 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 14c513a1a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 14c513a1a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 14c513a1a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1118.078 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 14c513a1a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1118.078 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 96796ef3

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1118.078 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 96796ef3

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1118.078 ; gain = 0.000
Ending Placer Task | Checksum: 2b5647ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1118.078 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 1118.078 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1118.078 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 1118.078 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 23 day(s)
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16a90dc64

Time (s): cpu = 00:01:49 ; elapsed = 00:01:32 . Memory (MB): peak = 1350.883 ; gain = 212.137

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16a90dc64

Time (s): cpu = 00:01:49 ; elapsed = 00:01:33 . Memory (MB): peak = 1350.883 ; gain = 212.137
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 197a4079c

Time (s): cpu = 00:01:56 ; elapsed = 00:01:38 . Memory (MB): peak = 1413.391 ; gain = 274.645
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.66   | TNS=0      | WHS=-0.485 | THS=-422   |

Phase 2 Router Initialization | Checksum: ce13b34a

Time (s): cpu = 00:01:59 ; elapsed = 00:01:39 . Memory (MB): peak = 1413.391 ; gain = 274.645

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a6cce544

Time (s): cpu = 00:02:09 ; elapsed = 00:01:45 . Memory (MB): peak = 1413.391 ; gain = 274.645

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 599
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 18cc8d37b

Time (s): cpu = 00:02:18 ; elapsed = 00:01:49 . Memory (MB): peak = 1413.391 ; gain = 274.645
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.75   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 142fad2b3

Time (s): cpu = 00:02:18 ; elapsed = 00:01:50 . Memory (MB): peak = 1413.391 ; gain = 274.645
Phase 4 Rip-up And Reroute | Checksum: 142fad2b3

Time (s): cpu = 00:02:18 ; elapsed = 00:01:50 . Memory (MB): peak = 1413.391 ; gain = 274.645

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 142fad2b3

Time (s): cpu = 00:02:19 ; elapsed = 00:01:50 . Memory (MB): peak = 1413.391 ; gain = 274.645
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.83   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 142fad2b3

Time (s): cpu = 00:02:19 ; elapsed = 00:01:50 . Memory (MB): peak = 1413.391 ; gain = 274.645

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 142fad2b3

Time (s): cpu = 00:02:19 ; elapsed = 00:01:50 . Memory (MB): peak = 1413.391 ; gain = 274.645

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 142fad2b3

Time (s): cpu = 00:02:21 ; elapsed = 00:01:51 . Memory (MB): peak = 1413.391 ; gain = 274.645
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.83   | TNS=0      | WHS=0.044  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 142fad2b3

Time (s): cpu = 00:02:21 ; elapsed = 00:01:51 . Memory (MB): peak = 1413.391 ; gain = 274.645

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.455884 %
  Global Horizontal Routing Utilization  = 0.555558 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 142fad2b3

Time (s): cpu = 00:02:21 ; elapsed = 00:01:51 . Memory (MB): peak = 1413.391 ; gain = 274.645

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 142fad2b3

Time (s): cpu = 00:02:21 ; elapsed = 00:01:51 . Memory (MB): peak = 1413.391 ; gain = 274.645

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1329460a7

Time (s): cpu = 00:02:22 ; elapsed = 00:01:52 . Memory (MB): peak = 1413.391 ; gain = 274.645

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.83   | TNS=0      | WHS=0.044  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1329460a7

Time (s): cpu = 00:02:22 ; elapsed = 00:01:52 . Memory (MB): peak = 1413.391 ; gain = 274.645
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1329460a7

Time (s): cpu = 00:00:00 ; elapsed = 00:01:52 . Memory (MB): peak = 1413.391 ; gain = 274.645

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:53 . Memory (MB): peak = 1413.391 ; gain = 274.645
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:25 ; elapsed = 00:01:56 . Memory (MB): peak = 1413.391 ; gain = 295.313
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1413.391 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1413.391 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/work/vhdl/financial-accelerator/financial-accelerator.runs/impl_2/xillydemo_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1413.391 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1413.391 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 17 09:16:09 2016...
