// Seed: 273726682
module module_0 (
    input  supply0 id_0[1 : -1  &&  -1],
    output uwire   id_1,
    output supply0 id_2,
    input  supply1 id_3
);
  module_2 modCall_1 ();
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    output supply0 id_3,
    input wor id_4,
    input wire id_5,
    output supply1 id_6,
    output wor id_7,
    input supply0 id_8,
    output uwire id_9
);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_2
  );
endmodule
module module_2 ();
  logic id_1 = id_1;
endmodule
