{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@163:173@HdlIdDef", "  reg               tdd_sync_o = 1'b0;\n\n  // internal signals\n\n  wire              rst;\n  wire              tdd_enable_s;\n  wire              tdd_secondary_s;\n  wire    [ 7:0]    tdd_burst_count_s;\n  wire              tdd_rx_only_s;\n  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@165:175", "  // internal signals\n\n  wire              rst;\n  wire              tdd_enable_s;\n  wire              tdd_secondary_s;\n  wire    [ 7:0]    tdd_burst_count_s;\n  wire              tdd_rx_only_s;\n  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n  wire    [23:0]    tdd_counter_init_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@164:174", "\n  // internal signals\n\n  wire              rst;\n  wire              tdd_enable_s;\n  wire              tdd_secondary_s;\n  wire    [ 7:0]    tdd_burst_count_s;\n  wire              tdd_rx_only_s;\n  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n"]], "Diff Content": {"Delete": [], "Add": [[168, "  wire              tdd_enable_synced_s;\n"]]}}