#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Feb 13 17:36:10 2026
# Process ID         : 3037285
# Current directory  : /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1
# Command line       : vivado -log pynq_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pynq_wrapper.tcl -notrace
# Log file           : /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper.vdi
# Journal file       : /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/vivado.jou
# Running On         : en433345.uoa.auckland.ac.nz
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700
# CPU Frequency      : 800.000 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 20
# Host memory        : 33325 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35473 MB
# Available Virtual  : 19142 MB
#-----------------------------------------------------------
source pynq_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/llia622/ip_repo/aes_axi_periph_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/llia622/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/llia622/ip_repo/aes_axi_wrapper_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/llia622/2025.1/Vivado/data/ip'.
Command: link_design -top pynq_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1815.094 ; gain = 0.000 ; free physical = 3152 ; free virtual = 17536
INFO: [Netlist 29-17] Analyzing 1291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_1/bd_ebbb_psr_aclk_0_board.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_1/bd_ebbb_psr_aclk_0_board.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/smartconnect.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/smartconnect.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila_impl.xdc:31]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila.xdc:108]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_proc_sys_reset_0_0/secure_soc_proc_sys_reset_0_0_board.xdc] for cell 'u_bd/secure_soc_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_proc_sys_reset_0_0/secure_soc_proc_sys_reset_0_0_board.xdc] for cell 'u_bd/secure_soc_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0_board.xdc] for cell 'u_bd/secure_soc_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0_board.xdc] for cell 'u_bd/secure_soc_i/clk_wiz_0/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.xdc] for cell 'u_bd/secure_soc_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.xdc] for cell 'u_bd/secure_soc_i/clk_wiz_0/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.srcs/constrs_1/new/pynq_z2.xdc]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.srcs/constrs_1/new/pynq_z2.xdc]
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2545.246 ; gain = 0.000 ; free physical = 2557 ; free virtual = 16942
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 136 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 136 instances

14 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2545.281 ; gain = 961.906 ; free physical = 2557 ; free virtual = 16942
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2578.793 ; gain = 33.512 ; free physical = 2527 ; free virtual = 16912

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 26c4ce0ef

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2578.793 ; gain = 0.000 ; free physical = 2526 ; free virtual = 16911

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 65257210c6cfd128.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.410 ; gain = 0.000 ; free physical = 2203 ; free virtual = 16586
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2926.410 ; gain = 0.000 ; free physical = 2203 ; free virtual = 16586
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 135ad9b68

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.410 ; gain = 32.719 ; free physical = 2203 ; free virtual = 16586
Phase 1.1 Core Generation And Design Setup | Checksum: 135ad9b68

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.410 ; gain = 32.719 ; free physical = 2203 ; free virtual = 16586

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 135ad9b68

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.410 ; gain = 32.719 ; free physical = 2203 ; free virtual = 16586
Phase 1 Initialization | Checksum: 135ad9b68

Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.410 ; gain = 32.719 ; free physical = 2203 ; free virtual = 16586

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 135ad9b68

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.410 ; gain = 32.719 ; free physical = 2203 ; free virtual = 16586

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 135ad9b68

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.410 ; gain = 32.719 ; free physical = 2203 ; free virtual = 16586
Phase 2 Timer Update And Timing Data Collection | Checksum: 135ad9b68

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.410 ; gain = 32.719 ; free physical = 2203 ; free virtual = 16586

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 20 pins
INFO: [Opt 31-138] Pushed 11 inverter(s) to 32 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 282142e1d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.410 ; gain = 32.719 ; free physical = 2203 ; free virtual = 16586
Retarget | Checksum: 282142e1d
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 27 cells
INFO: [Opt 31-1021] In phase Retarget, 93 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 289ee4a29

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.410 ; gain = 32.719 ; free physical = 2203 ; free virtual = 16586
Constant propagation | Checksum: 289ee4a29
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 22 cells
INFO: [Opt 31-1021] In phase Constant propagation, 71 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.410 ; gain = 0.000 ; free physical = 2203 ; free virtual = 16586
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.410 ; gain = 0.000 ; free physical = 2203 ; free virtual = 16586
Phase 5 Sweep | Checksum: 1d0fc836e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2926.410 ; gain = 32.719 ; free physical = 2203 ; free virtual = 16586
Sweep | Checksum: 1d0fc836e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 71 cells
INFO: [Opt 31-1021] In phase Sweep, 982 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1d0fc836e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2958.426 ; gain = 64.734 ; free physical = 2203 ; free virtual = 16586
BUFG optimization | Checksum: 1d0fc836e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1d0fc836e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2958.426 ; gain = 64.734 ; free physical = 2203 ; free virtual = 16586
Shift Register Optimization | Checksum: 1d0fc836e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1d0fc836e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2958.426 ; gain = 64.734 ; free physical = 2203 ; free virtual = 16586
Post Processing Netlist | Checksum: 1d0fc836e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 17989ae25

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2958.426 ; gain = 64.734 ; free physical = 2203 ; free virtual = 16586

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2958.426 ; gain = 0.000 ; free physical = 2203 ; free virtual = 16586
Phase 9.2 Verifying Netlist Connectivity | Checksum: 17989ae25

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2958.426 ; gain = 64.734 ; free physical = 2203 ; free virtual = 16586
Phase 9 Finalization | Checksum: 17989ae25

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2958.426 ; gain = 64.734 ; free physical = 2203 ; free virtual = 16586
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              27  |                                             93  |
|  Constant propagation         |               0  |              22  |                                             71  |
|  Sweep                        |               0  |              71  |                                            982  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             81  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 17989ae25

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2958.426 ; gain = 64.734 ; free physical = 2203 ; free virtual = 16586

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 19 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 38
Ending PowerOpt Patch Enables Task | Checksum: 208e983b3

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2067 ; free virtual = 16451
Ending Power Optimization Task | Checksum: 208e983b3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3254.379 ; gain = 295.953 ; free physical = 2067 ; free virtual = 16451

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 208e983b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2067 ; free virtual = 16451

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2067 ; free virtual = 16451
Ending Netlist Obfuscation Task | Checksum: 218dbe88e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2067 ; free virtual = 16451
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 3254.379 ; gain = 709.098 ; free physical = 2067 ; free virtual = 16451
INFO: [Vivado 12-24828] Executing command : report_drc -file pynq_wrapper_drc_opted.rpt -pb pynq_wrapper_drc_opted.pb -rpx pynq_wrapper_drc_opted.rpx
Command: report_drc -file pynq_wrapper_drc_opted.rpt -pb pynq_wrapper_drc_opted.pb -rpx pynq_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2059 ; free virtual = 16443
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2059 ; free virtual = 16443
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2056 ; free virtual = 16441
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2055 ; free virtual = 16439
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2055 ; free virtual = 16439
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2050 ; free virtual = 16435
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2050 ; free virtual = 16435
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2014 ; free virtual = 16401
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12cf25815

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2014 ; free virtual = 16401
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2014 ; free virtual = 16401

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e09bb152

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2014 ; free virtual = 16401

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135223322

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2013 ; free virtual = 16400

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135223322

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2013 ; free virtual = 16400
Phase 1 Placer Initialization | Checksum: 135223322

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2013 ; free virtual = 16400

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b0022025

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2029 ; free virtual = 16416

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: fc1ef209

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2056 ; free virtual = 16444

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: fc1ef209

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2056 ; free virtual = 16444

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1be51676e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2053 ; free virtual = 16441

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 142b1d7e1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2053 ; free virtual = 16441

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 201 LUTNM shape to break, 258 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 57, two critical 144, total 201, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 302 nets or LUTs. Breaked 201 LUTs, combined 101 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2053 ; free virtual = 16441

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          201  |            101  |                   302  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          201  |            101  |                   302  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 200672536

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2053 ; free virtual = 16440
Phase 2.5 Global Place Phase2 | Checksum: 197983f8f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2052 ; free virtual = 16440
Phase 2 Global Placement | Checksum: 197983f8f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2052 ; free virtual = 16440

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21ae61ef7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2051 ; free virtual = 16438

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24e7ecfe4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2029 ; free virtual = 16417

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b565481a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2029 ; free virtual = 16417

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 210027262

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2029 ; free virtual = 16417

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 188d34b29

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2028 ; free virtual = 16416

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1fff6f6ae

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2018 ; free virtual = 16406

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c68b2b28

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2018 ; free virtual = 16406

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2846eb19e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 2018 ; free virtual = 16406

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22048576b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1968 ; free virtual = 16356
Phase 3 Detail Placement | Checksum: 22048576b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1968 ; free virtual = 16356

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d84609df

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.411 | TNS=-17329.392 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f3219730

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1968 ; free virtual = 16355
INFO: [Place 46-33] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 283a348dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1968 ; free virtual = 16355
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d84609df

Time (s): cpu = 00:00:53 ; elapsed = 00:00:26 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1968 ; free virtual = 16355

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.130. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20c20a5b7

Time (s): cpu = 00:01:17 ; elapsed = 00:00:41 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1952 ; free virtual = 16353

Time (s): cpu = 00:01:17 ; elapsed = 00:00:41 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1952 ; free virtual = 16353
Phase 4.1 Post Commit Optimization | Checksum: 20c20a5b7

Time (s): cpu = 00:01:17 ; elapsed = 00:00:41 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1952 ; free virtual = 16353

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20c20a5b7

Time (s): cpu = 00:01:18 ; elapsed = 00:00:41 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1952 ; free virtual = 16353

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                8x8|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                2x2|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20c20a5b7

Time (s): cpu = 00:01:18 ; elapsed = 00:00:41 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1952 ; free virtual = 16353
Phase 4.3 Placer Reporting | Checksum: 20c20a5b7

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1952 ; free virtual = 16353

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1952 ; free virtual = 16353

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1952 ; free virtual = 16353
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aec5932f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1952 ; free virtual = 16353
Ending Placer Task | Checksum: 1692618a3

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1952 ; free virtual = 16353
97 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:42 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1952 ; free virtual = 16353
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file pynq_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1936 ; free virtual = 16337
INFO: [Vivado 12-24828] Executing command : report_io -file pynq_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1935 ; free virtual = 16335
INFO: [Vivado 12-24828] Executing command : report_utilization -file pynq_wrapper_utilization_placed.rpt -pb pynq_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1930 ; free virtual = 16334
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1919 ; free virtual = 16339
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1919 ; free virtual = 16339
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1919 ; free virtual = 16339
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1919 ; free virtual = 16341
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1919 ; free virtual = 16341
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1919 ; free virtual = 16341
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1906 ; free virtual = 16316
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.20s |  WALL: 0.61s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1906 ; free virtual = 16316

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.130 | TNS=-14329.866 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f81b066e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1921 ; free virtual = 16332
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.130 | TNS=-14329.866 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1f81b066e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1921 ; free virtual = 16331

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.130 | TNS=-14329.866 |
INFO: [Physopt 32-702] Processed net u_ibex/u_ram/u_ram/mem_reg_1_2_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1_secure_soc_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/p_0_in__1[1]. Critical path length was reduced through logic transformation on cell u_ibex/u_top/u_ibex_core/if_stage_i/mem_reg_1_0_i_3_comp.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/mem_reg_0_0_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.122 | TNS=-14328.750 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[0].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[1]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.122 | TNS=-14329.195 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[1].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[2]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.122 | TNS=-14329.647 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[2].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[3]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.122 | TNS=-14330.102 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[3].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[4]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.108 | TNS=-14330.581 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[10].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][10]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.108 | TNS=-14330.383 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[16].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][16]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.108 | TNS=-14330.187 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[17].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][17]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.108 | TNS=-14329.989 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[8].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][8]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.082 | TNS=-14329.792 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][10].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][10]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.080 | TNS=-14329.486 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[0].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][0]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.080 | TNS=-14329.336 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[1].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][1]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.080 | TNS=-14329.186 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[21].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][21]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.080 | TNS=-14329.036 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[22].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][22]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.077 | TNS=-14328.886 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][28].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][28]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.077 | TNS=-14328.585 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][4].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][4]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.076 | TNS=-14328.284 |
INFO: [Physopt 32-702] Processed net u_ibex/u_ram/u_ram/mem_reg_2_0_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/p_0_in__1[2]. Critical path length was reduced through logic transformation on cell u_ibex/u_top/u_ibex_core/if_stage_i/mem_reg_2_0_i_3_comp.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/mem_reg_0_0_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.073 | TNS=-14327.173 |
INFO: [Physopt 32-702] Processed net u_ibex/u_ram/u_ram/DOBDO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/p_0_in__1[0]. Critical path length was reduced through logic transformation on cell u_ibex/u_top/u_ibex_core/if_stage_i/mem_reg_0_0_i_31_comp.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/mem_reg_0_0_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-14325.848 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][11].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][11]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-14325.561 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/u_dcsr_csr/Q[5].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[12]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/u_dcsr_csr/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-14325.830 |
INFO: [Physopt 32-702] Processed net u_ibex/u_ram/u_ram/mem_reg_3_1_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/p_0_in__1[3]. Critical path length was reduced through logic transformation on cell u_ibex/u_top/u_ibex_core/if_stage_i/mem_reg_3_0_i_3_comp.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/mem_reg_0_0_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-14324.146 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][13].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][13]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-14324.002 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][16].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][16]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-14323.859 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][1].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][1]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-14323.714 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[18].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[18]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-14324.106 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[19].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[19]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-14324.494 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[38].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[38]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[38]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-14324.759 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[62].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[62]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[62]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-14325.019 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[63].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[63]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-14325.285 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[0].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[0]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-14325.678 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[13].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[13]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-14326.067 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][14].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][14]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-14325.880 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][18].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][18]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-14325.728 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][2].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][2]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.020 | TNS=-14325.575 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[4].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[5]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.020 | TNS=-14326.009 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[5].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[6]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.020 | TNS=-14326.574 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[6].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[7]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.020 | TNS=-14327.115 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[7].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[8]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.011 | TNS=-14327.720 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[9].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[10]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.011 | TNS=-14328.239 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[10].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[11]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.011 | TNS=-14328.756 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[11].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[12]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.011 | TNS=-14329.296 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[8].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[9]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.008 | TNS=-14329.808 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[15].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[15]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.008 | TNS=-14330.200 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[21].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[21]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.002 | TNS=-14330.602 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[3].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[3]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.990 | TNS=-14330.973 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/u_mscratch_csr/Q[10].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[10]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/u_mscratch_csr/Q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.990 | TNS=-14330.695 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/u_mscratch_csr/Q[2].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/u_mscratch_csr/rdata_q_reg[2]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/u_mscratch_csr/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.985 | TNS=-14330.418 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[20].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[20]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.976 | TNS=-14330.955 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[22].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[22]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.976 | TNS=-14331.428 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[23].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[23]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.976 | TNS=-14331.715 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[28].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[28]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.976 | TNS=-14332.039 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[31].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[31]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.976 | TNS=-14332.354 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/u_dcsr_csr/Q[6].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[13]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/u_dcsr_csr/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.976 | TNS=-14332.712 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/u_dcsr_csr/Q[7].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[15]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/u_dcsr_csr/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.976 | TNS=-14333.052 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[21].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[21]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.976 | TNS=-14333.246 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[30].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[30]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.976 | TNS=-14333.476 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[31].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[31]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.976 | TNS=-14333.688 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[9].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[9]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.976 | TNS=-14334.274 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.976 | TNS=-14334.274 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1934 ; free virtual = 16352
Phase 3 Critical Path Optimization | Checksum: 164ddf3c8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1934 ; free virtual = 16352

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.976 | TNS=-14334.274 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][17].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][17]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.976 | TNS=-14334.209 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][23].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][23]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.976 | TNS=-14334.142 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][26].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][26]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.962 | TNS=-14334.086 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[11].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][11]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.962 | TNS=-14333.920 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[12].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][12]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.962 | TNS=-14333.756 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[13].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][13]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.962 | TNS=-14333.590 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[4].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][4]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.955 | TNS=-14333.425 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[0].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[0]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.955 | TNS=-14333.885 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[4].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[24]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.955 | TNS=-14334.324 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[5].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[25]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.955 | TNS=-14334.800 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[6].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[26]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.955 | TNS=-14335.278 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[7].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[27]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.955 | TNS=-14335.768 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[8].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[28]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.955 | TNS=-14336.241 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[2].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[2]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.950 | TNS=-14336.714 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[24].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[24]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.950 | TNS=-14337.275 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[25].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[25]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.950 | TNS=-14337.957 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[26].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[26]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.950 | TNS=-14338.776 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[27].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[27]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.950 | TNS=-14339.465 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[14].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[14]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.950 | TNS=-14339.998 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[16].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[16]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.950 | TNS=-14340.511 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[29].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[29]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.950 | TNS=-14341.179 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[30].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[30]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.948 | TNS=-14341.834 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[11].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[11]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.948 | TNS=-14342.047 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[22].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[22]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.948 | TNS=-14342.242 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[3].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[23]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.948 | TNS=-14342.439 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[7].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[7]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.943 | TNS=-14342.782 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[26].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][26]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.943 | TNS=-14342.779 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[30].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][30]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.943 | TNS=-14342.774 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[31].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][31]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.943 | TNS=-14342.771 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[5].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][5]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.941 | TNS=-14342.766 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1_secure_soc_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q[2]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.930 | TNS=-14332.314 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[1].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[1]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.919 | TNS=-14332.906 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/u_dcsr_csr/Q[0].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/u_dcsr_csr/rdata_q_reg[0]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/u_dcsr_csr/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.913 | TNS=-14333.323 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/u_dcsr_csr/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[27]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/rdata_q[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/instr_valid_id_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/id_fsm_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/perf_instr_ret_wb_o_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_req1_inferred__1/i__carry__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_bus/i__carry__0_i_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.906 | TNS=-14318.912 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6_3[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.856 | TNS=-14121.368 |
INFO: [Physopt 32-702] Processed net u_ibex/u_ram/u_ram/mem_reg_1_2_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_req[0]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.838 | TNS=-14120.180 |
INFO: [Physopt 32-702] Processed net u_ibex/u_ram/u_ram/mem_reg_2_0_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/if_stage_i/prefetch_addr[13].  Re-placed instance u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/mem_reg_0_0_i_36
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/if_stage_i/prefetch_addr[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.828 | TNS=-14120.658 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[15].rf_reg_q[3].  Re-placed instance u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[15].rf_reg_q_reg[3]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[15].rf_reg_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_bus/i__carry__0_i_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/if_stage_i/prefetch_addr[13].  Re-placed instance u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/mem_reg_0_0_i_36
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/if_stage_i/prefetch_addr[13]. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/if_stage_i/prefetch_addr[13]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][18][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/adder_in_b00. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operator_ex[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_req[0]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/rf_rdata_a_ecc[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_217_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/exc_req_q_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_3[0].  Re-placed instance u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/rdata_q[15]_i_1__1
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[41].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[41]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[42].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[42]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[43].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[43]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[19].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[61]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[5]_0[1].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[1]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[5]_0[2].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[2]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[5]_0[3].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[3]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[1].rf_reg_q[31].  Re-placed instance u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[1].rf_reg_q_reg[31]
INFO: [Physopt 32-702] Processed net u_ibex/u_ram/u_ram/mem_reg_3_1_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[47].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[47]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[48].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[48]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1892 ; free virtual = 16311
Phase 4 Critical Path Optimization | Checksum: 1c2b4fa9d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1892 ; free virtual = 16311
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1892 ; free virtual = 16311
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.650 | TNS=-13781.156 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.481  |        548.710  |            0  |              0  |                   126  |           0  |           2  |  00:00:06  |
|  Total          |          0.481  |        548.710  |            0  |              0  |                   126  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1892 ; free virtual = 16311
Ending Physical Synthesis Task | Checksum: 1eff0bc55

Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1892 ; free virtual = 16311
INFO: [Common 17-83] Releasing license: Implementation
465 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1892 ; free virtual = 16311
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1892 ; free virtual = 16312
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1882 ; free virtual = 16319
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1882 ; free virtual = 16319
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1882 ; free virtual = 16319
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1874 ; free virtual = 16313
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1874 ; free virtual = 16314
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1874 ; free virtual = 16314
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8036bc17 ConstDB: 0 ShapeSum: bc64e160 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 43a7e7a2 | NumContArr: 2d315e3 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1cbccf2bf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1841 ; free virtual = 16265

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1cbccf2bf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1841 ; free virtual = 16265

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1cbccf2bf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3254.379 ; gain = 0.000 ; free physical = 1841 ; free virtual = 16265
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 27fb5c5a1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3261.125 ; gain = 6.746 ; free physical = 1800 ; free virtual = 16224
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.591 | TNS=-12593.804| WHS=-1.480 | THS=-2015.477|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2c8947a89

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3261.125 ; gain = 6.746 ; free physical = 1801 ; free virtual = 16225
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.591 | TNS=-13774.905| WHS=-2.416 | THS=-739.677|

Phase 2.4 Update Timing for Bus Skew | Checksum: 2a595a373

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3277.125 ; gain = 22.746 ; free physical = 1811 ; free virtual = 16235

Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 2a595a373

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3285.125 ; gain = 30.746 ; free physical = 1801 ; free virtual = 16225

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000569535 %
  Global Horizontal Routing Utilization  = 0.00025355 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15139
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15139
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23eafef11

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3285.125 ; gain = 30.746 ; free physical = 1803 ; free virtual = 16227

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 23eafef11

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3285.125 ; gain = 30.746 ; free physical = 1803 ; free virtual = 16227

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: f084fdeb

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3572.125 ; gain = 317.746 ; free physical = 1453 ; free virtual = 15877
Phase 4 Initial Routing | Checksum: f084fdeb

Time (s): cpu = 00:01:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3572.125 ; gain = 317.746 ; free physical = 1453 ; free virtual = 15877
INFO: [Route 35-580] Design has 2222 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+===================================+=================================+==================================================================================================================================+
| Launch Setup Clock                | Launch Hold Clock               | Pin                                                                                                                              |
+===================================+=================================+==================================================================================================================================+
| clk_out1_secure_soc_clk_wiz_0_0_1 | clk_out1_secure_soc_clk_wiz_0_0 | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[2]/D                                |
| clk_out1_secure_soc_clk_wiz_0_0_1 | clk_out1_secure_soc_clk_wiz_0_0 | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[0]/D                                |
| clk_out1_secure_soc_clk_wiz_0_0_1 | clk_out1_secure_soc_clk_wiz_0_0 | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][4]/CE  |
| clk_out1_secure_soc_clk_wiz_0_0_1 | clk_out1_secure_soc_clk_wiz_0_0 | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][13]/CE |
| clk_out1_secure_soc_clk_wiz_0_0_1 | clk_out1_secure_soc_clk_wiz_0_0 | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][12]/CE |
+-----------------------------------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 5828
 Number of Nodes with overlaps = 1496
 Number of Nodes with overlaps = 801
 Number of Nodes with overlaps = 455
 Number of Nodes with overlaps = 225
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.992 | TNS=-21318.366| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 287ba806e

Time (s): cpu = 00:02:27 ; elapsed = 00:00:53 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 487 ; free virtual = 14911

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2464
 Number of Nodes with overlaps = 1101
 Number of Nodes with overlaps = 467
 Number of Nodes with overlaps = 255
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.533 | TNS=-21240.851| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 21596ce1b

Time (s): cpu = 00:03:06 ; elapsed = 00:01:08 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 471 ; free virtual = 14898

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 1974
Phase 5.3 Global Iteration 2 | Checksum: 26262d8b9

Time (s): cpu = 00:03:10 ; elapsed = 00:01:10 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 493 ; free virtual = 14920
Phase 5 Rip-up And Reroute | Checksum: 26262d8b9

Time (s): cpu = 00:03:10 ; elapsed = 00:01:10 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 493 ; free virtual = 14920

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1996ea090

Time (s): cpu = 00:03:11 ; elapsed = 00:01:10 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 500 ; free virtual = 14927
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.487 | TNS=-21063.275| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2717a73c7

Time (s): cpu = 00:03:12 ; elapsed = 00:01:10 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 496 ; free virtual = 14927

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2717a73c7

Time (s): cpu = 00:03:12 ; elapsed = 00:01:10 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 496 ; free virtual = 14927
Phase 6 Delay and Skew Optimization | Checksum: 2717a73c7

Time (s): cpu = 00:03:12 ; elapsed = 00:01:10 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 496 ; free virtual = 14927

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.453 | TNS=-20883.629| WHS=0.014  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2da6f643a

Time (s): cpu = 00:03:14 ; elapsed = 00:01:11 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 496 ; free virtual = 14927
Phase 7 Post Hold Fix | Checksum: 2da6f643a

Time (s): cpu = 00:03:14 ; elapsed = 00:01:11 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 496 ; free virtual = 14927

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.50217 %
  Global Horizontal Routing Utilization  = 6.80333 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X33Y17 -> INT_R_X33Y17
   INT_L_X30Y16 -> INT_L_X30Y16
   INT_L_X32Y12 -> INT_L_X32Y12
South Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
East Dir 2x2 Area, Max Cong = 86.3971%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y14 -> INT_R_X29Y15
West Dir 2x2 Area, Max Cong = 86.0294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y14 -> INT_R_X41Y15

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.5625
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.5

Phase 8 Route finalize | Checksum: 2da6f643a

Time (s): cpu = 00:03:14 ; elapsed = 00:01:11 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 496 ; free virtual = 14927

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2da6f643a

Time (s): cpu = 00:03:14 ; elapsed = 00:01:11 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 496 ; free virtual = 14927

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2581d9542

Time (s): cpu = 00:03:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 504 ; free virtual = 14934

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2581d9542

Time (s): cpu = 00:03:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 504 ; free virtual = 14934

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.453 | TNS=-20883.629| WHS=0.014  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2581d9542

Time (s): cpu = 00:03:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 504 ; free virtual = 14934
Total Elapsed time in route_design: 71.28 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1bd30e9f7

Time (s): cpu = 00:03:15 ; elapsed = 00:01:11 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 504 ; free virtual = 14934
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1bd30e9f7

Time (s): cpu = 00:03:16 ; elapsed = 00:01:11 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 504 ; free virtual = 14934

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
482 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:17 ; elapsed = 00:01:12 . Memory (MB): peak = 4531.125 ; gain = 1276.746 ; free physical = 504 ; free virtual = 14934
INFO: [Vivado 12-24828] Executing command : report_drc -file pynq_wrapper_drc_routed.rpt -pb pynq_wrapper_drc_routed.pb -rpx pynq_wrapper_drc_routed.rpx
Command: report_drc -file pynq_wrapper_drc_routed.rpt -pb pynq_wrapper_drc_routed.pb -rpx pynq_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file pynq_wrapper_methodology_drc_routed.rpt -pb pynq_wrapper_methodology_drc_routed.pb -rpx pynq_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pynq_wrapper_methodology_drc_routed.rpt -pb pynq_wrapper_methodology_drc_routed.pb -rpx pynq_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file pynq_wrapper_timing_summary_routed.rpt -pb pynq_wrapper_timing_summary_routed.pb -rpx pynq_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file pynq_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file pynq_wrapper_route_status.rpt -pb pynq_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file pynq_wrapper_bus_skew_routed.rpt -pb pynq_wrapper_bus_skew_routed.pb -rpx pynq_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file pynq_wrapper_power_routed.rpt -pb pynq_wrapper_power_summary_routed.pb -rpx pynq_wrapper_power_routed.rpx
Command: report_power -file pynq_wrapper_power_routed.rpt -pb pynq_wrapper_power_summary_routed.pb -rpx pynq_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
502 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file pynq_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:35 ; elapsed = 00:00:08 . Memory (MB): peak = 4587.152 ; gain = 56.027 ; free physical = 541 ; free virtual = 14980
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4587.152 ; gain = 0.000 ; free physical = 541 ; free virtual = 14982
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4587.152 ; gain = 0.000 ; free physical = 536 ; free virtual = 14994
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4587.152 ; gain = 0.000 ; free physical = 536 ; free virtual = 14994
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4587.152 ; gain = 0.000 ; free physical = 526 ; free virtual = 14986
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4587.152 ; gain = 0.000 ; free physical = 525 ; free virtual = 14987
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4587.152 ; gain = 0.000 ; free physical = 524 ; free virtual = 14987
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 4587.152 ; gain = 0.000 ; free physical = 523 ; free virtual = 14985
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 13 17:39:06 2026...
