
*** Running vivado
    with args -log axi_test_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_test_1_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source axi_test_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_input_sw_output_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_test_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_led_on_off_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top axi_test_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24168 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1236.828 ; gain = 227.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_test_1_wrapper' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'axi_test_1' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'axi_test_1_axi_master_fsm_0_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_axi_master_fsm_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_test_1_axi_master_fsm_0_0' (1#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_axi_master_fsm_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_test_1_axi_slave_fsm_0_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_axi_slave_fsm_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_test_1_axi_slave_fsm_0_0' (2#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_axi_slave_fsm_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_test_1_bfm_0_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_bfm_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_test_1_bfm_0_0' (3#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_bfm_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_test_1_clk_wiz_0_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_test_1_clk_wiz_0_0' (4#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'axi_test_1_mdm_1_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_test_1_mdm_1_0' (5#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_test_1_microblaze_0_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_test_1_microblaze_0_0' (6#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'axi_test_1_microblaze_0_0' has 52 connections declared, but only 40 given [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v:170]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1TNTTWV' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v:244]
INFO: [Synth 8-6157] synthesizing module 'axi_test_1_dlmb_bram_if_cntlr_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_test_1_dlmb_bram_if_cntlr_0' (7#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_test_1_dlmb_v10_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_test_1_dlmb_v10_0' (8#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'axi_test_1_dlmb_v10_0' has 25 connections declared, but only 24 given [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v:390]
INFO: [Synth 8-6157] synthesizing module 'axi_test_1_ilmb_bram_if_cntlr_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_test_1_ilmb_bram_if_cntlr_0' (9#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_test_1_ilmb_v10_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_test_1_ilmb_v10_0' (10#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'axi_test_1_ilmb_v10_0' has 25 connections declared, but only 24 given [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v:436]
INFO: [Synth 8-6157] synthesizing module 'axi_test_1_lmb_bram_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_test_1_lmb_bram_0' (11#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'axi_test_1_lmb_bram_0' has 16 connections declared, but only 14 given [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v:461]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1TNTTWV' (12#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v:244]
INFO: [Synth 8-6157] synthesizing module 'axi_test_1_rst_clk_wiz_0_100M_0' [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_test_1_rst_clk_wiz_0_100M_0' (13#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/.Xil/Vivado-19872-leegwongho/realtime/axi_test_1_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_100M' of module 'axi_test_1_rst_clk_wiz_0_100M_0' has 10 connections declared, but only 8 given [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v:233]
INFO: [Synth 8-6155] done synthesizing module 'axi_test_1' (14#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/synth/axi_test_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'axi_test_1_wrapper' (15#1) [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/hdl/axi_test_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1313.379 ; gain = 304.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.379 ; gain = 304.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.379 ; gain = 304.531
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1313.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_axi_slave_fsm_0_0/axi_test_1_axi_slave_fsm_0_0/axi_test_1_axi_slave_fsm_0_0_in_context.xdc] for cell 'axi_test_1_i/axi_slave_fsm_0'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_axi_slave_fsm_0_0/axi_test_1_axi_slave_fsm_0_0/axi_test_1_axi_slave_fsm_0_0_in_context.xdc] for cell 'axi_test_1_i/axi_slave_fsm_0'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_clk_wiz_0_0/axi_test_1_clk_wiz_0_0/axi_test_1_clk_wiz_0_0_in_context.xdc] for cell 'axi_test_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_clk_wiz_0_0/axi_test_1_clk_wiz_0_0/axi_test_1_clk_wiz_0_0_in_context.xdc] for cell 'axi_test_1_i/clk_wiz_0'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_microblaze_0_0/axi_test_1_microblaze_0_0/micro_blaze_AMBA_BUS_microblaze_0_0_in_context.xdc] for cell 'axi_test_1_i/microblaze_0'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_microblaze_0_0/axi_test_1_microblaze_0_0/micro_blaze_AMBA_BUS_microblaze_0_0_in_context.xdc] for cell 'axi_test_1_i/microblaze_0'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_dlmb_v10_0/axi_test_1_dlmb_v10_0/micro_blaze_AMBA_BUS_dlmb_v10_0_in_context.xdc] for cell 'axi_test_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_dlmb_v10_0/axi_test_1_dlmb_v10_0/micro_blaze_AMBA_BUS_dlmb_v10_0_in_context.xdc] for cell 'axi_test_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_ilmb_v10_0/axi_test_1_ilmb_v10_0/micro_blaze_AMBA_BUS_dlmb_v10_0_in_context.xdc] for cell 'axi_test_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_ilmb_v10_0/axi_test_1_ilmb_v10_0/micro_blaze_AMBA_BUS_dlmb_v10_0_in_context.xdc] for cell 'axi_test_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_dlmb_bram_if_cntlr_0/axi_test_1_dlmb_bram_if_cntlr_0/axi_test_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'axi_test_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_dlmb_bram_if_cntlr_0/axi_test_1_dlmb_bram_if_cntlr_0/axi_test_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'axi_test_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_ilmb_bram_if_cntlr_0/axi_test_1_ilmb_bram_if_cntlr_0/axi_test_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'axi_test_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_ilmb_bram_if_cntlr_0/axi_test_1_ilmb_bram_if_cntlr_0/axi_test_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'axi_test_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_lmb_bram_0/axi_test_1_lmb_bram_0/axi_test_1_lmb_bram_0_in_context.xdc] for cell 'axi_test_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_lmb_bram_0/axi_test_1_lmb_bram_0/axi_test_1_lmb_bram_0_in_context.xdc] for cell 'axi_test_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_mdm_1_0/axi_test_1_mdm_1_0/micro_blaze_AMBA_BUS_mdm_1_0_in_context.xdc] for cell 'axi_test_1_i/mdm_1'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_mdm_1_0/axi_test_1_mdm_1_0/micro_blaze_AMBA_BUS_mdm_1_0_in_context.xdc] for cell 'axi_test_1_i/mdm_1'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_rst_clk_wiz_0_100M_0/axi_test_1_rst_clk_wiz_0_100M_0/micro_blaze_AMBA_BUS_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'axi_test_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_rst_clk_wiz_0_100M_0/axi_test_1_rst_clk_wiz_0_100M_0/micro_blaze_AMBA_BUS_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'axi_test_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_axi_master_fsm_0_0/axi_test_1_axi_master_fsm_0_0/axi_test_1_axi_master_fsm_0_0_in_context.xdc] for cell 'axi_test_1_i/axi_master_fsm_0'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_axi_master_fsm_0_0/axi_test_1_axi_master_fsm_0_0/axi_test_1_axi_master_fsm_0_0_in_context.xdc] for cell 'axi_test_1_i/axi_master_fsm_0'
Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_bfm_0_0/axi_test_1_bfm_0_0/axi_test_1_bfm_0_0_in_context.xdc] for cell 'axi_test_1_i/bfm_0'
Finished Parsing XDC File [c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_bfm_0_0/axi_test_1_bfm_0_0/axi_test_1_bfm_0_0_in_context.xdc] for cell 'axi_test_1_i/bfm_0'
Parsing XDC File [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/constrs_1/imports/RTL/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/constrs_1/imports/RTL/Basys-3-Master.xdc:46]
Finished Parsing XDC File [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/constrs_1/imports/RTL/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/constrs_1/imports/RTL/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/axi_test_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/constrs_1/imports/RTL/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_test_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_test_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1387.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1387.980 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'axi_test_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1391.047 ; gain = 382.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1391.047 ; gain = 382.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_clk_wiz_0_0/axi_test_1_clk_wiz_0_0/axi_test_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/axi_test_1/ip/axi_test_1_clk_wiz_0_0/axi_test_1_clk_wiz_0_0/axi_test_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for axi_test_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_test_1_i/axi_slave_fsm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_test_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_test_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_test_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_test_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_test_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_test_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_test_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_test_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_test_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_test_1_i/axi_master_fsm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_test_1_i/bfm_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1391.047 ; gain = 382.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1391.047 ; gain = 382.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1391.047 ; gain = 382.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1391.047 ; gain = 382.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1391.047 ; gain = 382.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1392.359 ; gain = 383.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1408.152 ; gain = 399.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1408.152 ; gain = 399.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1408.152 ; gain = 399.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1408.152 ; gain = 399.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1408.152 ; gain = 399.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1408.152 ; gain = 399.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |axi_test_1_axi_master_fsm_0_0   |         1|
|2     |axi_test_1_axi_slave_fsm_0_0    |         1|
|3     |axi_test_1_bfm_0_0              |         1|
|4     |axi_test_1_clk_wiz_0_0          |         1|
|5     |axi_test_1_mdm_1_0              |         1|
|6     |axi_test_1_microblaze_0_0       |         1|
|7     |axi_test_1_rst_clk_wiz_0_100M_0 |         1|
|8     |axi_test_1_dlmb_bram_if_cntlr_0 |         1|
|9     |axi_test_1_dlmb_v10_0           |         1|
|10    |axi_test_1_ilmb_bram_if_cntlr_0 |         1|
|11    |axi_test_1_ilmb_v10_0           |         1|
|12    |axi_test_1_lmb_bram_0           |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |axi_test_1_axi_master_fsm_0_0   |     1|
|2     |axi_test_1_axi_slave_fsm_0_0    |     1|
|3     |axi_test_1_bfm_0_0              |     1|
|4     |axi_test_1_clk_wiz_0_0          |     1|
|5     |axi_test_1_dlmb_bram_if_cntlr_0 |     1|
|6     |axi_test_1_dlmb_v10_0           |     1|
|7     |axi_test_1_ilmb_bram_if_cntlr_0 |     1|
|8     |axi_test_1_ilmb_v10_0           |     1|
|9     |axi_test_1_lmb_bram_0           |     1|
|10    |axi_test_1_mdm_1_0              |     1|
|11    |axi_test_1_microblaze_0_0       |     1|
|12    |axi_test_1_rst_clk_wiz_0_100M_0 |     1|
|13    |IBUF                            |    17|
|14    |OBUF                            |    15|
+------+--------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1071|
|2     |  axi_test_1_i                |axi_test_1                            |  1039|
|3     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1TNTTWV |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1408.152 ; gain = 399.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1408.152 ; gain = 321.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1408.152 ; gain = 399.305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1420.207 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1420.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1420.207 ; gain = 688.066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1420.207 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.runs/synth_1/axi_test_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_test_1_wrapper_utilization_synth.rpt -pb axi_test_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 20:34:34 2024...
