# FIFO-using-Verilog
Hi all!
<br>
This is my FIFO buffer Project using Verilog HDL.
