Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 46fa9e2a4847425e9bd66af4e40f96c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ripple_16bit_test_behav xil_defaultlib.ripple_16bit_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture arch of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.ripple_adder [ripple_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.ripple_16bit [ripple_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ripple_16bit_test
Built simulation snapshot ripple_16bit_test_behav
