module cnt_16(clk,reset,out,count);
input clk,reset;
output[3:0] out;
reg[3:0] out;
output count;
always@(posedge clk)
if (reset) out<=0;
