

================================================================
== Vivado HLS Report for 'ImgProcess_Top'
================================================================
* Date:           Tue Mar 24 00:13:51 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        YCrCbGuass
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.60|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  364914|  494709|  364797|  494592| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+--------+--------+--------+--------+----------+
        |                   |                |     Latency     |     Interval    | Pipeline |
        |      Instance     |     Module     |   min  |   max  |   min  |   max  |   Type   |
        +-------------------+----------------+--------+--------+--------+--------+----------+
        |YCrCb_GUASSIAN_U0  |YCrCb_GUASSIAN  |  364911|  494706|  364797|  494592| dataflow |
        |AXIvideo2Mat_U0    |AXIvideo2Mat    |       3|  350643|       3|  350643|   none   |
        |Mat2AXIvideo_1_U0  |Mat2AXIvideo_1  |       1|  348481|       1|  348481|   none   |
        |Mat2AXIvideo_U0    |Mat2AXIvideo    |       1|  348481|       1|  348481|   none   |
        +-------------------+----------------+--------+--------+--------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     24|
|FIFO             |        0|      -|      25|    124|
|Instance         |       10|    158|   32392|  41243|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       10|    158|   32417|  41391|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|     71|      30|     77|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+-------+-------+-------+
    |      Instance     |     Module     | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------+----------------+---------+-------+-------+-------+
    |AXIvideo2Mat_U0    |AXIvideo2Mat    |        0|      0|    261|    543|
    |Mat2AXIvideo_U0    |Mat2AXIvideo    |        0|      0|    133|    454|
    |Mat2AXIvideo_1_U0  |Mat2AXIvideo_1  |        0|      0|    133|    454|
    |YCrCb_GUASSIAN_U0  |YCrCb_GUASSIAN  |       10|    158|  31865|  39792|
    +-------------------+----------------+---------+-------+-------+-------+
    |Total              |                |       10|    158|  32392|  41243|
    +-------------------+----------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+---+----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+------+-----+---------+
    |dst_mat_data_stream_s_U  |        0|  5|  20|     1|    8|        8|
    |nor_mat_data_stream_s_U  |        0|  5|  44|     1|   32|       32|
    |src_mat_data_stream_1_U  |        0|  5|  20|     1|    8|        8|
    |src_mat_data_stream_2_U  |        0|  5|  20|     1|    8|        8|
    |src_mat_data_stream_s_U  |        0|  5|  20|     1|    8|        8|
    +-------------------------+---------+---+----+------+-----+---------+
    |Total                    |        0| 25| 124|     5|   64|       64|
    +-------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2Mat_U0_ap_start  |    and   |      0|  0|   8|           1|           0|
    |ap_idle                   |    and   |      0|  0|   8|           1|           1|
    |ap_sync_done              |    and   |      0|  0|   8|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  24|           3|           2|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------+-----+-----+------------+----------------------------+--------------+
|input_r_TDATA      |  in |   32|    axis    |    INPUT_STREAM_V_data_V   |    pointer   |
|input_r_TKEEP      |  in |    4|    axis    |    INPUT_STREAM_V_keep_V   |    pointer   |
|input_r_TSTRB      |  in |    4|    axis    |    INPUT_STREAM_V_strb_V   |    pointer   |
|input_r_TUSER      |  in |    1|    axis    |    INPUT_STREAM_V_user_V   |    pointer   |
|input_r_TLAST      |  in |    1|    axis    |    INPUT_STREAM_V_last_V   |    pointer   |
|input_r_TID        |  in |    1|    axis    |     INPUT_STREAM_V_id_V    |    pointer   |
|input_r_TDEST      |  in |    1|    axis    |    INPUT_STREAM_V_dest_V   |    pointer   |
|input_r_TVALID     |  in |    1|    axis    |    INPUT_STREAM_V_dest_V   |    pointer   |
|input_r_TREADY     | out |    1|    axis    |    INPUT_STREAM_V_dest_V   |    pointer   |
|output_r_TDATA     | out |   32|    axis    |   OUTPUT_STREAM_V_data_V   |    pointer   |
|output_r_TKEEP     | out |    4|    axis    |   OUTPUT_STREAM_V_keep_V   |    pointer   |
|output_r_TSTRB     | out |    4|    axis    |   OUTPUT_STREAM_V_strb_V   |    pointer   |
|output_r_TUSER     | out |    1|    axis    |   OUTPUT_STREAM_V_user_V   |    pointer   |
|output_r_TLAST     | out |    1|    axis    |   OUTPUT_STREAM_V_last_V   |    pointer   |
|output_r_TID       | out |    1|    axis    |    OUTPUT_STREAM_V_id_V    |    pointer   |
|output_r_TDEST     | out |    1|    axis    |   OUTPUT_STREAM_V_dest_V   |    pointer   |
|output_r_TVALID    | out |    1|    axis    |   OUTPUT_STREAM_V_dest_V   |    pointer   |
|output_r_TREADY    |  in |    1|    axis    |   OUTPUT_STREAM_V_dest_V   |    pointer   |
|nor_output_TDATA   | out |   32|    axis    | NOR_OUTPUT_STREAM_V_data_V |    pointer   |
|nor_output_TKEEP   | out |    4|    axis    | NOR_OUTPUT_STREAM_V_keep_V |    pointer   |
|nor_output_TSTRB   | out |    4|    axis    | NOR_OUTPUT_STREAM_V_strb_V |    pointer   |
|nor_output_TUSER   | out |    1|    axis    | NOR_OUTPUT_STREAM_V_user_V |    pointer   |
|nor_output_TLAST   | out |    1|    axis    | NOR_OUTPUT_STREAM_V_last_V |    pointer   |
|nor_output_TID     | out |    1|    axis    |  NOR_OUTPUT_STREAM_V_id_V  |    pointer   |
|nor_output_TDEST   | out |    1|    axis    | NOR_OUTPUT_STREAM_V_dest_V |    pointer   |
|nor_output_TVALID  | out |    1|    axis    | NOR_OUTPUT_STREAM_V_dest_V |    pointer   |
|nor_output_TREADY  |  in |    1|    axis    | NOR_OUTPUT_STREAM_V_dest_V |    pointer   |
|rows               |  in |   32|  ap_stable |            rows            |    scalar    |
|cols               |  in |   32|  ap_stable |            cols            |    scalar    |
|threshold          | out |   64|   ap_vld   |          threshold         |    pointer   |
|threshold_ap_vld   | out |    1|   ap_vld   |          threshold         |    pointer   |
|ap_clk             |  in |    1| ap_ctrl_hs |       ImgProcess_Top       | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |       ImgProcess_Top       | return value |
|ap_start           |  in |    1| ap_ctrl_hs |       ImgProcess_Top       | return value |
|ap_done            | out |    1| ap_ctrl_hs |       ImgProcess_Top       | return value |
|ap_ready           | out |    1| ap_ctrl_hs |       ImgProcess_Top       | return value |
|ap_idle            | out |    1| ap_ctrl_hs |       ImgProcess_Top       | return value |
+-------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_mat_data_stream_s = alloca i8, align 1" [top.cpp:29]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_mat_data_stream_1 = alloca i8, align 1" [top.cpp:29]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_mat_data_stream_2 = alloca i8, align 1" [top.cpp:29]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%dst_mat_data_stream_s = alloca i8, align 1" [top.cpp:30]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%nor_mat_data_stream_s = alloca float, align 4" [top.cpp:31]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

 <State 2> : 0.00ns
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %cols)"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %rows)"
ST_2 : Operation 16 [2/2] (0.00ns)   --->   "call void @AXIvideo2Mat(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i32 %rows_read, i32 %cols_read, i8* %src_mat_data_stream_s, i8* %src_mat_data_stream_1, i8* %src_mat_data_stream_2)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 17 [1/2] (0.00ns)   --->   "call void @AXIvideo2Mat(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i32 %rows_read, i32 %cols_read, i8* %src_mat_data_stream_s, i8* %src_mat_data_stream_1, i8* %src_mat_data_stream_2)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 18 [2/2] (0.00ns)   --->   "call void @YCrCb_GUASSIAN(i32 %rows_read, i32 %cols_read, i8* %src_mat_data_stream_s, i8* %src_mat_data_stream_1, i8* %src_mat_data_stream_2, i8* %dst_mat_data_stream_s, float* %nor_mat_data_stream_s, double* %threshold)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 19 [1/2] (0.00ns)   --->   "call void @YCrCb_GUASSIAN(i32 %rows_read, i32 %cols_read, i8* %src_mat_data_stream_s, i8* %src_mat_data_stream_1, i8* %src_mat_data_stream_2, i8* %dst_mat_data_stream_s, float* %nor_mat_data_stream_s, double* %threshold)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 1.94ns
ST_6 : Operation 20 [2/2] (1.93ns)   --->   "call void @Mat2AXIvideo.1(i32 %rows_read, i32 %cols_read, i8* %dst_mat_data_stream_s, i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 21 [2/2] (1.93ns)   --->   "call void @Mat2AXIvideo(i32 %rows_read, i32 %cols_read, float* %nor_mat_data_stream_s, i32* %NOR_OUTPUT_STREAM_V_data_V, i4* %NOR_OUTPUT_STREAM_V_keep_V, i4* %NOR_OUTPUT_STREAM_V_strb_V, i1* %NOR_OUTPUT_STREAM_V_user_V, i1* %NOR_OUTPUT_STREAM_V_last_V, i1* %NOR_OUTPUT_STREAM_V_id_V, i1* %NOR_OUTPUT_STREAM_V_dest_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 22 [1/2] (0.00ns)   --->   "call void @Mat2AXIvideo.1(i32 %rows_read, i32 %cols_read, i8* %dst_mat_data_stream_s, i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 23 [1/2] (0.00ns)   --->   "call void @Mat2AXIvideo(i32 %rows_read, i32 %cols_read, float* %nor_mat_data_stream_s, i32* %NOR_OUTPUT_STREAM_V_data_V, i4* %NOR_OUTPUT_STREAM_V_keep_V, i4* %NOR_OUTPUT_STREAM_V_strb_V, i1* %NOR_OUTPUT_STREAM_V_user_V, i1* %NOR_OUTPUT_STREAM_V_last_V, i1* %NOR_OUTPUT_STREAM_V_id_V, i1* %NOR_OUTPUT_STREAM_V_dest_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.00ns
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str418) nounwind" [top.cpp:33]
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_V_data_V), !map !657"
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_keep_V), !map !661"
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_strb_V), !map !665"
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_user_V), !map !669"
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !673"
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_id_V), !map !677"
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_dest_V), !map !681"
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_V_data_V), !map !685"
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_keep_V), !map !689"
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_strb_V), !map !693"
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_user_V), !map !697"
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_last_V), !map !701"
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_id_V), !map !705"
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_dest_V), !map !709"
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %NOR_OUTPUT_STREAM_V_data_V), !map !713"
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %NOR_OUTPUT_STREAM_V_keep_V), !map !717"
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %NOR_OUTPUT_STREAM_V_strb_V), !map !721"
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %NOR_OUTPUT_STREAM_V_user_V), !map !725"
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %NOR_OUTPUT_STREAM_V_last_V), !map !729"
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %NOR_OUTPUT_STREAM_V_id_V), !map !733"
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %NOR_OUTPUT_STREAM_V_dest_V), !map !737"
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !741"
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !747"
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double* %threshold), !map !751"
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @ImgProcess_Top_str) nounwind"
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @src_mat_OC_data_stre_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %src_mat_data_stream_s, i8* %src_mat_data_stream_s)"
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_mat_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @src_mat_OC_data_stre_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %src_mat_data_stream_1, i8* %src_mat_data_stream_1)"
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_mat_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @src_mat_OC_data_stre, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %src_mat_data_stream_2, i8* %src_mat_data_stream_2)"
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_mat_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @dst_mat_OC_data_stre, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %dst_mat_data_stream_s, i8* %dst_mat_data_stream_s)"
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_mat_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @nor_mat_OC_data_stre, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, float* %nor_mat_data_stream_s, float* %nor_mat_data_stream_s)"
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %nor_mat_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str216, i32 0, i32 0, [13 x i8]* @p_str317, [1 x i8]* @p_str418, [1 x i8]* @p_str418, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str418) nounwind" [top.cpp:15]
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str216, i32 0, i32 0, [14 x i8]* @p_str519, [1 x i8]* @p_str418, [1 x i8]* @p_str418, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str418) nounwind" [top.cpp:16]
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %NOR_OUTPUT_STREAM_V_data_V, i4* %NOR_OUTPUT_STREAM_V_keep_V, i4* %NOR_OUTPUT_STREAM_V_strb_V, i1* %NOR_OUTPUT_STREAM_V_user_V, i1* %NOR_OUTPUT_STREAM_V_last_V, i1* %NOR_OUTPUT_STREAM_V_id_V, i1* %NOR_OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str216, i32 0, i32 0, [18 x i8]* @p_str620, [1 x i8]* @p_str418, [1 x i8]* @p_str418, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str418) nounwind" [top.cpp:17]
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str721, i32 0, i32 0, [1 x i8]* @p_str418, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str418, [1 x i8]* @p_str418, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str418) nounwind" [top.cpp:24]
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str721, i32 0, i32 0, [1 x i8]* @p_str418, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str418, [1 x i8]* @p_str418, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str418) nounwind" [top.cpp:25]
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double* %threshold, [10 x i8]* @p_str721, i32 0, i32 0, [1 x i8]* @p_str418, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str418, [1 x i8]* @p_str418, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str418) nounwind" [top.cpp:26]
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str822, i32 0, i32 0, [1 x i8]* @p_str418, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str418, [1 x i8]* @p_str418, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str418) nounwind" [top.cpp:27]
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "ret void" [top.cpp:40]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ NOR_OUTPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ NOR_OUTPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ NOR_OUTPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ NOR_OUTPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ NOR_OUTPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ NOR_OUTPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ NOR_OUTPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_mat_data_stream_s (alloca              ) [ 001111111]
src_mat_data_stream_1 (alloca              ) [ 001111111]
src_mat_data_stream_2 (alloca              ) [ 001111111]
dst_mat_data_stream_s (alloca              ) [ 001111111]
nor_mat_data_stream_s (alloca              ) [ 001111111]
cols_read             (read                ) [ 000111110]
rows_read             (read                ) [ 000111110]
StgValue_17           (call                ) [ 000000000]
StgValue_19           (call                ) [ 000000000]
StgValue_22           (call                ) [ 000000000]
StgValue_23           (call                ) [ 000000000]
StgValue_24           (specdataflowpipeline) [ 000000000]
StgValue_25           (specbitsmap         ) [ 000000000]
StgValue_26           (specbitsmap         ) [ 000000000]
StgValue_27           (specbitsmap         ) [ 000000000]
StgValue_28           (specbitsmap         ) [ 000000000]
StgValue_29           (specbitsmap         ) [ 000000000]
StgValue_30           (specbitsmap         ) [ 000000000]
StgValue_31           (specbitsmap         ) [ 000000000]
StgValue_32           (specbitsmap         ) [ 000000000]
StgValue_33           (specbitsmap         ) [ 000000000]
StgValue_34           (specbitsmap         ) [ 000000000]
StgValue_35           (specbitsmap         ) [ 000000000]
StgValue_36           (specbitsmap         ) [ 000000000]
StgValue_37           (specbitsmap         ) [ 000000000]
StgValue_38           (specbitsmap         ) [ 000000000]
StgValue_39           (specbitsmap         ) [ 000000000]
StgValue_40           (specbitsmap         ) [ 000000000]
StgValue_41           (specbitsmap         ) [ 000000000]
StgValue_42           (specbitsmap         ) [ 000000000]
StgValue_43           (specbitsmap         ) [ 000000000]
StgValue_44           (specbitsmap         ) [ 000000000]
StgValue_45           (specbitsmap         ) [ 000000000]
StgValue_46           (specbitsmap         ) [ 000000000]
StgValue_47           (specbitsmap         ) [ 000000000]
StgValue_48           (specbitsmap         ) [ 000000000]
StgValue_49           (spectopmodule       ) [ 000000000]
empty                 (specchannel         ) [ 000000000]
StgValue_51           (specinterface       ) [ 000000000]
empty_111             (specchannel         ) [ 000000000]
StgValue_53           (specinterface       ) [ 000000000]
empty_112             (specchannel         ) [ 000000000]
StgValue_55           (specinterface       ) [ 000000000]
empty_113             (specchannel         ) [ 000000000]
StgValue_57           (specinterface       ) [ 000000000]
empty_114             (specchannel         ) [ 000000000]
StgValue_59           (specinterface       ) [ 000000000]
StgValue_60           (specinterface       ) [ 000000000]
StgValue_61           (specinterface       ) [ 000000000]
StgValue_62           (specinterface       ) [ 000000000]
StgValue_63           (specinterface       ) [ 000000000]
StgValue_64           (specinterface       ) [ 000000000]
StgValue_65           (specinterface       ) [ 000000000]
StgValue_66           (specinterface       ) [ 000000000]
StgValue_67           (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_STREAM_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_STREAM_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_STREAM_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_STREAM_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_STREAM_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_STREAM_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_STREAM_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="NOR_OUTPUT_STREAM_V_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NOR_OUTPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="NOR_OUTPUT_STREAM_V_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NOR_OUTPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="NOR_OUTPUT_STREAM_V_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NOR_OUTPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="NOR_OUTPUT_STREAM_V_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NOR_OUTPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="NOR_OUTPUT_STREAM_V_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NOR_OUTPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="NOR_OUTPUT_STREAM_V_id_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NOR_OUTPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="NOR_OUTPUT_STREAM_V_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NOR_OUTPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="rows">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cols">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="threshold">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="YCrCb_GUASSIAN"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo.1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str418"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ImgProcess_Top_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_mat_OC_data_stre_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_mat_OC_data_stre_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_mat_OC_data_stre"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_mat_OC_data_stre"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nor_mat_OC_data_stre"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str216"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str519"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str620"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str721"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str822"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="src_mat_data_stream_s_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_mat_data_stream_s/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="src_mat_data_stream_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_mat_data_stream_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="src_mat_data_stream_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_mat_data_stream_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="dst_mat_data_stream_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_mat_data_stream_s/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="nor_mat_data_stream_s_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nor_mat_data_stream_s/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="cols_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="rows_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_YCrCb_GUASSIAN_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2"/>
<pin id="147" dir="0" index="2" bw="32" slack="2"/>
<pin id="148" dir="0" index="3" bw="8" slack="3"/>
<pin id="149" dir="0" index="4" bw="8" slack="3"/>
<pin id="150" dir="0" index="5" bw="8" slack="3"/>
<pin id="151" dir="0" index="6" bw="8" slack="3"/>
<pin id="152" dir="0" index="7" bw="32" slack="3"/>
<pin id="153" dir="0" index="8" bw="64" slack="0"/>
<pin id="154" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_18/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_AXIvideo2Mat_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="0" index="3" bw="4" slack="0"/>
<pin id="162" dir="0" index="4" bw="1" slack="0"/>
<pin id="163" dir="0" index="5" bw="1" slack="0"/>
<pin id="164" dir="0" index="6" bw="1" slack="0"/>
<pin id="165" dir="0" index="7" bw="1" slack="0"/>
<pin id="166" dir="0" index="8" bw="32" slack="0"/>
<pin id="167" dir="0" index="9" bw="32" slack="0"/>
<pin id="168" dir="0" index="10" bw="8" slack="1"/>
<pin id="169" dir="0" index="11" bw="8" slack="1"/>
<pin id="170" dir="0" index="12" bw="8" slack="1"/>
<pin id="171" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_16/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_Mat2AXIvideo_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="4"/>
<pin id="185" dir="0" index="2" bw="32" slack="4"/>
<pin id="186" dir="0" index="3" bw="8" slack="5"/>
<pin id="187" dir="0" index="4" bw="32" slack="0"/>
<pin id="188" dir="0" index="5" bw="4" slack="0"/>
<pin id="189" dir="0" index="6" bw="4" slack="0"/>
<pin id="190" dir="0" index="7" bw="1" slack="0"/>
<pin id="191" dir="0" index="8" bw="1" slack="0"/>
<pin id="192" dir="0" index="9" bw="1" slack="0"/>
<pin id="193" dir="0" index="10" bw="1" slack="0"/>
<pin id="194" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_20/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_Mat2AXIvideo_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="4"/>
<pin id="206" dir="0" index="2" bw="32" slack="4"/>
<pin id="207" dir="0" index="3" bw="32" slack="5"/>
<pin id="208" dir="0" index="4" bw="32" slack="0"/>
<pin id="209" dir="0" index="5" bw="4" slack="0"/>
<pin id="210" dir="0" index="6" bw="4" slack="0"/>
<pin id="211" dir="0" index="7" bw="1" slack="0"/>
<pin id="212" dir="0" index="8" bw="1" slack="0"/>
<pin id="213" dir="0" index="9" bw="1" slack="0"/>
<pin id="214" dir="0" index="10" bw="1" slack="0"/>
<pin id="215" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/6 "/>
</bind>
</comp>

<comp id="224" class="1005" name="src_mat_data_stream_s_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_mat_data_stream_s "/>
</bind>
</comp>

<comp id="230" class="1005" name="src_mat_data_stream_1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="1"/>
<pin id="232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_mat_data_stream_1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="src_mat_data_stream_2_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="1"/>
<pin id="238" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_mat_data_stream_2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="dst_mat_data_stream_s_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="3"/>
<pin id="244" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="dst_mat_data_stream_s "/>
</bind>
</comp>

<comp id="248" class="1005" name="nor_mat_data_stream_s_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="3"/>
<pin id="250" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="nor_mat_data_stream_s "/>
</bind>
</comp>

<comp id="254" class="1005" name="cols_read_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="262" class="1005" name="rows_read_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="48" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="48" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="48" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="50" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="155"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="144" pin=8"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="157" pin=4"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="157" pin=5"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="157" pin=6"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="157" pin=7"/></net>

<net id="180"><net_src comp="138" pin="2"/><net_sink comp="157" pin=8"/></net>

<net id="181"><net_src comp="132" pin="2"/><net_sink comp="157" pin=9"/></net>

<net id="195"><net_src comp="56" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="182" pin=4"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="182" pin=5"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="182" pin=6"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="182" pin=7"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="182" pin=8"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="182" pin=9"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="182" pin=10"/></net>

<net id="216"><net_src comp="58" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="203" pin=4"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="203" pin=5"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="203" pin=6"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="203" pin=7"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="203" pin=8"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="203" pin=9"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="203" pin=10"/></net>

<net id="227"><net_src comp="112" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="157" pin=10"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="233"><net_src comp="116" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="157" pin=11"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="239"><net_src comp="120" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="157" pin=12"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="144" pin=5"/></net>

<net id="245"><net_src comp="124" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="144" pin=6"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="182" pin=3"/></net>

<net id="251"><net_src comp="128" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="144" pin=7"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="203" pin=3"/></net>

<net id="257"><net_src comp="132" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="157" pin=9"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="265"><net_src comp="138" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="157" pin=8"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="203" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_STREAM_V_data_V | {6 7 }
	Port: OUTPUT_STREAM_V_keep_V | {6 7 }
	Port: OUTPUT_STREAM_V_strb_V | {6 7 }
	Port: OUTPUT_STREAM_V_user_V | {6 7 }
	Port: OUTPUT_STREAM_V_last_V | {6 7 }
	Port: OUTPUT_STREAM_V_id_V | {6 7 }
	Port: OUTPUT_STREAM_V_dest_V | {6 7 }
	Port: NOR_OUTPUT_STREAM_V_data_V | {6 7 }
	Port: NOR_OUTPUT_STREAM_V_keep_V | {6 7 }
	Port: NOR_OUTPUT_STREAM_V_strb_V | {6 7 }
	Port: NOR_OUTPUT_STREAM_V_user_V | {6 7 }
	Port: NOR_OUTPUT_STREAM_V_last_V | {6 7 }
	Port: NOR_OUTPUT_STREAM_V_id_V | {6 7 }
	Port: NOR_OUTPUT_STREAM_V_dest_V | {6 7 }
	Port: threshold | {4 5 }
 - Input state : 
	Port: ImgProcess_Top : INPUT_STREAM_V_data_V | {2 3 }
	Port: ImgProcess_Top : INPUT_STREAM_V_keep_V | {2 3 }
	Port: ImgProcess_Top : INPUT_STREAM_V_strb_V | {2 3 }
	Port: ImgProcess_Top : INPUT_STREAM_V_user_V | {2 3 }
	Port: ImgProcess_Top : INPUT_STREAM_V_last_V | {2 3 }
	Port: ImgProcess_Top : INPUT_STREAM_V_id_V | {2 3 }
	Port: ImgProcess_Top : INPUT_STREAM_V_dest_V | {2 3 }
	Port: ImgProcess_Top : rows | {2 }
	Port: ImgProcess_Top : cols | {2 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          | grp_YCrCb_GUASSIAN_fu_144 |    6    |   158   | 60.3747 |  31200  |  33177  |
|   call   |  grp_AXIvideo2Mat_fu_157  |    0    |    0    |  1.769  |   261   |    76   |
|          | grp_Mat2AXIvideo_1_fu_182 |    0    |    0    |  3.538  |   103   |   106   |
|          |  grp_Mat2AXIvideo_fu_203  |    0    |    0    |  3.538  |   103   |   106   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   read   |   cols_read_read_fu_132   |    0    |    0    |    0    |    0    |    0    |
|          |   rows_read_read_fu_138   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   Total  |                           |    6    |   158   | 69.2197 |  31667  |  33465  |
|----------|---------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      cols_read_reg_254      |   32   |
|dst_mat_data_stream_s_reg_242|    8   |
|nor_mat_data_stream_s_reg_248|   32   |
|      rows_read_reg_262      |   32   |
|src_mat_data_stream_1_reg_230|    8   |
|src_mat_data_stream_2_reg_236|    8   |
|src_mat_data_stream_s_reg_224|    8   |
+-----------------------------+--------+
|            Total            |   128  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| grp_AXIvideo2Mat_fu_157 |  p8  |   2  |  32  |   64   ||    9    |
| grp_AXIvideo2Mat_fu_157 |  p9  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   128  ||  3.538  ||    18   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    6   |   158  |   69   |  31667 |  33465 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   158  |   72   |  31795 |  33483 |
+-----------+--------+--------+--------+--------+--------+
