<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="stylesheet" href="myMiddle.css" type="text/css" />
<title>Hongduo Liu</title>
</head>
<body>
<div id="layout-content">
<div id="toptitle">
<h1>Hongduo Liu</h1>
</div>
<table class="imgtable"><tr><td>
<img src="hongduo.png" alt="150" width="150px" height="Hongduo Liu" />&nbsp;</td>
<td align="left"><p>Hongduo Liu, Ph.D. Student <br />
<a href="http://www.cse.cuhk.edu.hk/">Department of Computer Science and Engineering</a><br />
<a href="http://www.cuhk.edu.hk/">The Chinese University of Hong Kong</a><br />
Email: liuhongduosc@gmail.com</p>
</td></tr></table>
<h2>Biography</h2>
<p>I am currently a researcher at  Noah’s Ark Lab, Huawei Hong Kong Research Center. I got my Ph.D. in Computer Science from The Chinese University of Hong Kong (CUHK) in July 2025, where I was advised by <a href="http://www.cse.cuhk.edu.hk/~byu/">Prof. Bei Yu</a> and <a href="https://www.cse.cuhk.edu.hk/people/faculty/tsung-yi-ho/">Prof. Tsung-Yi Ho</a> (starting Fall 2021). Earlier, 
I received my Bachelor's Degree in IoT Engineering and Applied Mathematics from University of Electronic Science and Technology of China (UESTC) in 2020.</p>
<h2>Research Interest</h2>
<ul>
<li><p>Hardware/Software Co-Design</p>
</li>
<li><p>Verification</p>
</li>
<li><p>Electronic Design Automation</p>
</li>
</ul>
<h2>Publication</h2>
<ul>
<li><p>[C7] <b>Hongduo Liu</b>, Chen BAI, Peng Xu, Lihao Yin, Xianzhi Yu, Hui-Ling Zhen, Mingxuan Yuan, Tsung-Yi Ho, Bei Yu, “LLMShare: Optimizing LLM Inference Serving with Hardware Architecture Exploration”, ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, Jun. 22–25, 2025.
</p>
</li>
<li><p>[C6] <b>Hongduo Liu</b>, Peng Xu, Yuan Pu, Lihao Yin, Hui-Ling Zhen, Mingxuan Yuan, Tsung-Yi Ho, Bei Yu, “NeuroSelect: Learning to Select Clauses in SAT Solvers”, ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, Jun. 23–27, 2024. </p>
</li>
<li><p>[C5] <b>Hongduo Liu</b>, Peiyu Liao, Junhua Huang, Hui-Ling Zhen, Mingxuan Yuan, Tsung-Yi Ho, Bei Yu, “Parallel Grobner Basis Rewriting and Memory Optimization for Efficient Multiplier Verification”, IEEE/ACM Proceedings Design, Automation and Test in Europe (<b>DATE</b>), Valencia, Spain, Mar. 25–27, 2024.</p>
</li>
<li><p>[C4] Peiyu Liao, <b>Hongduo Liu</b>, Yibo Lin, Bei Yu, Martin Wong, “On a Moreau Envelope Wirelength Model for Analytical Global Placement”, ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, Jul. 09–13, 2023.</p>
</li>
<li><p>[C3] <b>Hongduo Liu</b>, Peiyu Liao, Mengchuan Zou, Bowen Pang, Xijun Li, Mingxuan Yuan, Tsung-Yi Ho, Bei Yu, “Layout Decomposition via Boolean Satisfiability”, ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, Jul. 09–13, 2023.</p>
</li>
<li><p>[C2] Guojin Chen, Ziyang Yu, <b>Hongduo Liu</b>, Yuzhe Ma, Bei Yu, “DevelSet: Deep Neural Level Set for Instant Mask optimization”, IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), Nov. 1–4, 2021.</p>
</li>
<li><p>[C1] Jiahao Liu, Zhen Zhu, Yong Zhou, Ning Wang, Guanghai Dai, Qingsong Liu, Jianbiao Xiao, Yuxiang Xie, Zirui Zhong, <b>Hongduo Liu</b>, Liang Chang, Jun Zhou,
“BioAIP: A Reconfigurable Biomedical AI Processor with Adaptive Learning for Versatile Intelligent Health Monitoring”, IEEE International Solid-State Circuits Conference (<b>ISSCC</b>), Feb. 13–22, 2021.</p>
<li><p>[J5] <b>Hongduo Liu</b>, Siting Liu, Zhongdong Qi, Tsung-Yi Ho, Bei Yu, “Selecting Nets to Rip Up and Reroute via SAT”, accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>). </p>
<li><p>[J4] <b>Hongduo Liu</b>, Peiyu Liao, Mengchuan Zou, Bowen Pang, Xijun Li, Mingxuan Yuan, Tsung-Yi Ho, Bei Yu, “Layout Decomposition via Boolean Satisfiability”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 44, no. 03, pp. 1112–1125, 2025. </p>
<li><p>[J3] <b>Hongduo Liu</b>, Yijian Qian, Youqiang Liang, Bin Zhang, Zhaohan Liu, Tao He, Wenqian Zhao, Jiangbo Lu, Bei Yu, “A High-Performance Accelerator for Real-Time Super-Resolution on Edge FPGAs”, ACM Transactions on Design Automation of Electronic Systems (<b>TODAES</b>), vol. 29, no. 3, pp. 1–25, 2024.</p>
<li><p>[J2] Jiahao Liu, Jiajing Fan, Zirui Zhong, Hui Qiu, Jianbiao Xiao, Yong Zhou, Zhen Zhu, Guanghai Dai, Ning Wang, Qingsong Liu, Yuxiang Xie, <b>Hongduo Liu</b>, Liang Chang, Jun Zhou, “An Ultra-low Power Reconfigurable Biomedical AI Processor with Adaptive Learning for Versatile Wearable Intelligent Health Monitoring”, IEEE Transactions on Biomedical Circuits and Systems (<b>TBioCAS</b>), vol. 17, no. 5, pp. 952-967, 2023.</p>
<li><p>[J1] Guojin Chen, Ziyang Yu, <b>Hongduo Liu</b>, Yuzhe Ma, Bei Yu, “DevelSet: Deep Neural Level Set for Instant Mask Optimization”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), vol. 42, no. 12, pp. 5020–5033, 2023.</p>
</li>
</ul>
<h2>Experience</h2>
<h3>SmartMore</h3>
<ul>
<li><p>C++ Engineer</p>
</li>
<li><p>Shenzhen, P.R.China, Aug.2020 - Jun.2021<br /> </p>
</li>
</ul>
<h3>Huawei Noah's Ark Lab</h3>
<ul>
<li><p>Intern</p>
</li>
<li><p>Hong Kong SAR, China, Aug.2024 - April.2025<br /> </p>
</li>
</ul>
<h2>Awards</h2>
<ul>
<li><p>Full Postgraduate Studentship, 	CUHK, 	2021-2025</p>
</li>
<li><p>Outstanding Graduate, UESTC, 	2020</p>
</li>
<li><p>First Class Outstanding Academic Scholarship,  UESTC,     2017, 2018, 2019</p>
</li>
</ul>
</div>
</body>
</html>
