# Multi-Cycle Processor in VHDL

This project was done as part of a Digital Systems course, and involved making a functional multi-cycle processor 
in VHDL, implementing the ISA as described in Problem_statement.pdf. Th

<img src="EE224_States.jpg" alt="drawing" width="200"/>

<img src="EE224_Diagram.jpg" alt="drawing" width="200"/>
