v 20130925 2
C 38700 42500 1 0 0 sramcell.sym
{
T 40050 42950 5 10 1 1 0 6 1
refdes=L0
T 39000 43150 5 10 1 1 0 0 1
source=sramcell.sch
}
C 40800 42500 1 0 0 sramcell.sym
{
T 42150 42950 5 10 1 1 0 6 1
refdes=L1
T 41100 43150 5 10 1 1 0 0 1
source=sramcell.sch
}
C 42900 42500 1 0 0 sramcell.sym
{
T 44250 42950 5 10 1 1 0 6 1
refdes=L2
T 43200 43150 5 10 1 1 0 0 1
source=sramcell.sch
}
C 45000 42500 1 0 0 sramcell.sym
{
T 46350 42950 5 10 1 1 0 6 1
refdes=L3
T 45300 43150 5 10 1 1 0 0 1
source=sramcell.sch
}
N 39500 42500 45800 42500 4
N 39500 43900 45800 43900 4
C 38100 42900 1 0 0 in-1.sym
{
T 38100 43200 5 10 0 0 0 0 1
device=INPUT
T 38450 43150 5 10 1 1 180 0 1
refdes=S0
}
C 40200 42900 1 0 0 in-1.sym
{
T 40200 43200 5 10 0 0 0 0 1
device=INPUT
T 40550 43150 5 10 1 1 180 0 1
refdes=S1
}
C 42300 42900 1 0 0 in-1.sym
{
T 42300 43200 5 10 0 0 0 0 1
device=INPUT
T 42650 43150 5 10 1 1 180 0 1
refdes=S2
}
C 44400 42900 1 0 0 in-1.sym
{
T 44400 43200 5 10 0 0 0 0 1
device=INPUT
T 44750 43150 5 10 1 1 180 0 1
refdes=S3
}
C 42500 42200 1 0 0 gnd-1.sym
N 40300 43400 40300 44100 4
N 40300 44100 46600 44100 4
N 46600 44100 46600 43400 4
N 38700 43400 38700 44000 4
N 38700 44000 45000 44000 4
N 45000 44000 45000 43400 4
N 44500 43400 44500 44100 4
N 42900 43400 42900 44000 4
N 42400 43400 42400 44100 4
N 40800 43400 40800 44000 4
N 39500 43900 39500 44100 4
C 42600 46300 1 0 1 pdtc124.sym
{
T 42425 46400 5 10 1 1 0 0 1
refdes=Q
T 41900 46800 5 10 0 1 0 6 1
footprint=sot323-bjt
T 42500 47000 5 10 0 1 0 6 1
value=PDTC124TU
}
C 42600 46900 1 0 1 2n7002.sym
{
T 42375 47200 5 10 1 1 0 7 1
refdes=M5
T 42500 47700 5 10 0 1 0 6 1
value=2N7002P
T 42100 47500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 41100 47500 5 10 0 1 0 6 1
device=NMOS
}
C 41200 46000 1 0 0 gnd-1.sym
N 42200 47000 42200 46800 4
C 39900 46900 1 0 0 2n7002.sym
{
T 40100 47200 5 10 1 1 0 1 1
refdes=M1
T 40000 47700 5 10 0 1 0 0 1
value=2N7002P
T 40400 47500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 41400 47500 5 10 0 1 0 0 1
device=NMOS
}
C 39900 46300 1 0 0 2n7002.sym
{
T 40100 46600 5 10 1 1 0 1 1
refdes=M2
T 40000 47100 5 10 0 1 0 0 1
value=2N7002P
T 40400 46900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 41400 46900 5 10 0 1 0 0 1
device=NMOS
}
N 40300 46800 40300 47000 4
C 43200 47100 1 0 1 in-1.sym
{
T 43200 47400 5 10 0 0 0 6 1
device=INPUT
T 43200 47200 5 10 1 1 180 7 1
refdes=Ret
}
C 39300 46500 1 0 0 in-1.sym
{
T 39300 46800 5 10 0 0 0 0 1
device=INPUT
T 39650 46750 5 10 1 1 180 0 1
refdes=Inc
}
N 40300 46300 42200 46300 4
N 40300 47500 43700 47500 4
N 39100 47200 39900 47200 4
N 42600 46600 42900 46600 4
N 42900 46600 42900 44100 4
N 39100 47200 39100 45300 4
N 39100 45300 39700 45300 4
C 39700 45000 1 0 0 not.sym
{
T 39950 45250 5 10 1 1 0 0 1
refdes=I1
}
C 41300 45000 1 0 0 not.sym
{
T 41550 45250 5 10 1 1 0 0 1
refdes=I2
}
N 40500 45300 41300 45300 4
N 40100 45600 41700 45600 4
C 39500 45500 1 0 0 in-1.sym
{
T 39500 45800 5 10 0 0 0 0 1
device=INPUT
T 40100 45800 5 10 1 1 180 0 1
refdes=Vpush
}
C 40000 44700 1 0 0 gnd-1.sym
C 41600 44700 1 0 0 gnd-1.sym
C 40200 44900 1 270 0 pdtc124.sym
{
T 40800 44800 5 10 1 1 270 0 1
refdes=Q1
T 40700 44200 5 10 0 1 270 0 1
footprint=sot323-bjt
T 40900 44800 5 10 0 1 270 0 1
value=PDTC124TU
}
C 41800 44900 1 270 0 pdtc124.sym
{
T 42400 44800 5 10 1 1 270 0 1
refdes=Q2
T 42300 44200 5 10 0 1 270 0 1
footprint=sot323-bjt
T 42500 44800 5 10 0 1 270 0 1
value=PDTC124TU
}
N 40500 45300 40500 44900 4
C 40200 44200 1 0 0 gnd-1.sym
C 41800 44200 1 0 0 gnd-1.sym
N 42300 44500 42300 44100 4
C 41500 46900 1 0 0 2n7002.sym
{
T 41600 47700 5 10 0 1 0 0 1
value=2N7002P
T 42000 47500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 43000 47500 5 10 0 1 0 0 1
device=NMOS
T 41700 47200 5 10 1 1 0 1 1
refdes=M3
}
C 41500 46300 1 0 0 2n7002.sym
{
T 41600 47100 5 10 0 1 0 0 1
value=2N7002P
T 42000 46900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 43000 46900 5 10 0 1 0 0 1
device=NMOS
T 41700 46600 5 10 1 1 0 1 1
refdes=M4
}
N 41900 46800 41900 47000 4
N 40300 46300 40300 46400 4
N 41900 46400 41900 46300 4
N 42200 46300 42200 46400 4
N 40300 47400 40300 47500 4
N 41900 47500 41900 47400 4
N 42200 47400 42200 47500 4
C 40900 46500 1 0 0 in-1.sym
{
T 40900 46800 5 10 0 0 0 0 1
device=INPUT
T 40850 46650 5 10 1 1 180 0 1
refdes=Jmp
}
C 40900 47100 1 0 0 in-1.sym
{
T 40900 47400 5 10 0 0 0 0 1
device=INPUT
T 40850 47250 5 10 1 1 180 0 1
refdes=V
}
C 44400 46100 1 0 0 gnd-1.sym
C 43100 46800 1 0 0 in-1.sym
{
T 43100 47100 5 10 0 0 0 0 1
device=INPUT
T 43100 46900 5 10 1 1 0 7 1
refdes=Ï•1
}
C 38500 47100 1 0 0 in-1.sym
{
T 38500 47400 5 10 0 0 0 0 1
device=INPUT
T 38450 47250 5 10 1 1 180 0 1
refdes=A
}
N 40700 44500 40700 44000 4
N 42100 44900 42100 45300 4
C 43900 47800 1 0 0 in-1.sym
{
T 43900 48100 5 10 0 0 0 0 1
device=INPUT
T 44350 48050 5 10 1 1 180 0 1
refdes=Vdd
}
C 45400 47500 1 90 0 out-1.sym
{
T 45100 47500 5 10 0 0 90 0 1
device=OUTPUT
T 45300 48100 5 10 1 1 0 3 1
refdes=Q#
}
C 45200 46200 1 270 0 out-1.sym
{
T 45500 46200 5 10 0 0 270 0 1
device=OUTPUT
T 45300 45700 5 10 1 1 0 6 1
refdes=Q
}
C 43700 46400 1 0 0 vdflipflop.sym
{
T 43975 47025 5 10 1 1 0 0 1
source=vdflipflop.sch
T 44750 46800 5 10 1 1 0 0 1
refdes=F
}
C 39300 44100 1 0 0 vdd-1.sym
C 44300 47900 1 0 0 vdd-1.sym
C 41400 47500 1 90 0 resistor-load.sym
{
T 41000 47800 5 10 0 0 90 0 1
device=RESISTOR
T 41200 47900 5 10 1 1 90 0 1
refdes=R
T 41300 47900 5 10 0 1 90 0 1
footprint=0603-boxed
T 41300 47900 5 10 0 1 90 0 1
value=3.3k
}
C 41100 48400 1 0 0 vdd-1.sym
N 45300 46200 45300 47300 4
C 45300 47200 1 0 0 cnot.sym
{
T 45525 47500 5 10 1 1 0 1 1
refdes=I3
}
C 45300 45900 1 0 0 cnot.sym
{
T 45525 46200 5 10 1 1 0 1 1
refdes=I4
}
C 45600 46900 1 0 0 gnd-1.sym
C 45600 45600 1 0 0 gnd-1.sym
C 45500 47800 1 0 0 vdd-1.sym
C 45500 46500 1 0 0 vdd-1.sym
C 46100 47400 1 0 0 out-1.sym
{
T 46100 47700 5 10 0 0 0 0 1
device=OUTPUT
T 46375 47525 5 10 1 1 0 0 1
refdes=P
}
C 46100 46100 1 0 0 out-1.sym
{
T 46100 46400 5 10 0 0 0 0 1
device=OUTPUT
T 46375 46225 5 10 1 1 0 0 1
refdes=P#
}
