**************************************************
Report         : passing_points

Reference      : r:/WORK/divider_4bit_ref
Implementation : i:/WORK/divider_4bit_dsr
Version        : V-2023.12
Date           : Tue May 13 14:57:46 2025
**************************************************

7 Passing compare points:

  Ref  Port       r:/WORK/divider_4bit_ref/odd[0]
  Impl Port       i:/WORK/divider_4bit_dsr/odd[0]

  Ref  Port       r:/WORK/divider_4bit_ref/odd[1]
  Impl Port       i:/WORK/divider_4bit_dsr/odd[1]

  Ref  Port       r:/WORK/divider_4bit_ref/odd[2]
  Impl Port       i:/WORK/divider_4bit_dsr/odd[2]

  Ref  Port       r:/WORK/divider_4bit_ref/odd[3]
  Impl Port       i:/WORK/divider_4bit_dsr/odd[3]

  Ref  Port       r:/WORK/divider_4bit_ref/result[1]
  Impl Port       i:/WORK/divider_4bit_dsr/result[1]

  Ref  Port       r:/WORK/divider_4bit_ref/result[2]
  Impl Port       i:/WORK/divider_4bit_dsr/result[2]

  Ref  Port       r:/WORK/divider_4bit_ref/result[3]
  Impl Port       i:/WORK/divider_4bit_dsr/result[3]

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
