# RTL design using Verilog with SKY130 Technology

![](/src/img/Verilog-flyer.png)

This repo aims to document the 5 day [workshop](https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/) conducted by VSD Corp. Pvt Ltd on RTL desing using verilog with SKY130 technology.

 Table of Contents

1. [Introduction](#introduction)
2. [Day1 - Introduction to Verilog RTL Design and Synthesis]()
3. 
4. 


# Introduction
The below represent a generic ASIC flow
![](/src/img/asic-flow.png)
The workshop intends to cover in detail the step marked in red, that is **logic synthesis**