

================================================================
== Vitis HLS Report for 'backward_fcc'
================================================================
* Date:           Fri Feb  4 01:27:33 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        backward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.770 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 2                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 3                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 4                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 5                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_46_1                  |        ?|        ?|         7|          1|          1|      ?|       yes|
        |- VITIS_LOOP_53_3_VITIS_LOOP_54_4  |        ?|        ?|         7|          1|          1|      ?|       yes|
        |- VITIS_LOOP_60_5                  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_64_6                  |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_65_7                 |        ?|        ?|        12|          6|          1|      ?|       yes|
        |- Loop 10                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 11                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 12                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 7
  * Pipeline-6: initiation interval (II) = 1, depth = 7
  * Pipeline-7: initiation interval (II) = 1, depth = 2
  * Pipeline-8: initiation interval (II) = 6, depth = 12
  * Pipeline-9: initiation interval (II) = 1, depth = 3
  * Pipeline-10: initiation interval (II) = 1, depth = 3
  * Pipeline-11: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 131
* Pipeline : 12
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 20 21 22 }
  Pipeline-2 : II = 1, D = 3, States = { 33 34 35 }
  Pipeline-3 : II = 1, D = 3, States = { 43 44 45 }
  Pipeline-4 : II = 1, D = 3, States = { 53 54 55 }
  Pipeline-5 : II = 1, D = 7, States = { 60 61 62 63 64 65 66 }
  Pipeline-6 : II = 1, D = 7, States = { 69 70 71 72 73 74 75 }
  Pipeline-7 : II = 1, D = 2, States = { 77 78 }
  Pipeline-8 : II = 6, D = 12, States = { 84 85 86 87 88 89 90 91 92 93 94 95 }
  Pipeline-9 : II = 1, D = 3, States = { 108 109 110 }
  Pipeline-10 : II = 1, D = 3, States = { 116 117 118 }
  Pipeline-11 : II = 1, D = 3, States = { 124 125 126 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 23 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 23 21 
21 --> 22 
22 --> 20 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 36 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 37 46 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 46 44 
44 --> 45 
45 --> 43 
46 --> 47 56 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 56 54 
54 --> 55 
55 --> 53 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 67 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 60 
67 --> 68 80 
68 --> 69 
69 --> 76 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 69 
76 --> 77 
77 --> 79 78 
78 --> 77 
79 --> 80 
80 --> 81 115 108 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 96 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 84 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 80 
108 --> 111 109 
109 --> 110 
110 --> 108 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 123 116 
116 --> 119 117 
117 --> 118 
118 --> 116 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 131 124 
124 --> 127 125 
125 --> 126 
126 --> 124 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 132 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 133 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.00ns)   --->   "%lr_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %lr"   --->   Operation 134 'read' 'lr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 135 [1/1] (1.00ns)   --->   "%ydimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydimension"   --->   Operation 135 'read' 'ydimension_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 136 [1/1] (1.00ns)   --->   "%xdimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdimension"   --->   Operation 136 'read' 'xdimension_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 137 [1/1] (1.00ns)   --->   "%dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy"   --->   Operation 137 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 138 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx"   --->   Operation 138 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 139 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 139 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 140 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 140 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 141 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 141 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%empty = trunc i32 %xdimension_read"   --->   Operation 142 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%empty_26 = trunc i32 %ydimension_read"   --->   Operation 143 'trunc' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%x_t = alloca i32 1" [backward_fcc/backprop.cpp:27]   --->   Operation 144 'alloca' 'x_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%b_t = alloca i32 1" [backward_fcc/backprop.cpp:29]   --->   Operation 145 'alloca' 'b_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%w_t = alloca i32 1" [backward_fcc/backprop.cpp:30]   --->   Operation 146 'alloca' 'w_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%dx_t = alloca i32 1" [backward_fcc/backprop.cpp:32]   --->   Operation 147 'alloca' 'dx_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%dy_t = alloca i32 1" [backward_fcc/backprop.cpp:33]   --->   Operation 148 'alloca' 'dy_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%db = alloca i32 1" [backward_fcc/backprop.cpp:36]   --->   Operation 149 'alloca' 'db' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%dw = alloca i32 1" [backward_fcc/backprop.cpp:37]   --->   Operation 150 'alloca' 'dw' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 151 [1/1] (2.47ns)   --->   "%icmp_ln39 = icmp_ne  i32 %xdimension_read, i32 0" [backward_fcc/backprop.cpp:39]   --->   Operation 151 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 152 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_4, i32 0, i32 0, void @empty_10, i32 0, i32 100, void @empty_13, void @empty_9, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_17, void @empty, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_17, void @empty_2, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_1, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_17, void @empty_3, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_1, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_17, void @empty_19, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_1, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_17, void @empty_20, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_1, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdimension"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdimension, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_17, void @empty_5, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdimension, void @empty_1, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydimension"   --->   Operation 168 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydimension, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_17, void @empty_6, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydimension, void @empty_1, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lr"   --->   Operation 171 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lr, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_17, void @empty_18, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lr, void @empty_1, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_17, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i32 %xdimension_read" [backward_fcc/backprop.cpp:39]   --->   Operation 175 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %loop-memcpy-residual-header76, void %loop-memcpy-expansion73.preheader" [backward_fcc/backprop.cpp:39]   --->   Operation 176 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %x_read, i32 2, i32 31"   --->   Operation 177 'partselect' 'p_cast' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i30 %p_cast"   --->   Operation 178 'sext' 'p_cast_cast' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %p_cast_cast"   --->   Operation 179 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 180 [7/7] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 180 'readreq' 'empty_27' <Predicate = (icmp_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 181 [6/7] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 181 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 182 [5/7] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 182 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 183 [4/7] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 183 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 184 [3/7] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 184 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 185 [2/7] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 185 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 186 [1/7] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 186 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 187 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion73"   --->   Operation 187 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 3.46>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%loop_index74 = phi i62 %empty_28, void %loop-memcpy-expansion73.split, i62 0, void %loop-memcpy-expansion73.preheader"   --->   Operation 188 'phi' 'loop_index74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (3.46ns)   --->   "%empty_28 = add i62 %loop_index74, i62 1"   --->   Operation 189 'add' 'empty_28' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 190 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (2.79ns)   --->   "%exitcond11128 = icmp_eq  i62 %loop_index74, i62 %sext_ln39" [backward_fcc/backprop.cpp:39]   --->   Operation 191 'icmp' 'exitcond11128' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 192 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %exitcond11128, void %loop-memcpy-expansion73.split, void %loop-memcpy-residual-header76.loopexit" [backward_fcc/backprop.cpp:39]   --->   Operation 193 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%empty_31 = trunc i62 %loop_index74"   --->   Operation 194 'trunc' 'empty_31' <Predicate = (!exitcond11128)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 195 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 195 'read' 'gmem_addr_read' <Predicate = (!exitcond11128)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%empty_30 = bitcast i32 %gmem_addr_read"   --->   Operation 196 'bitcast' 'empty_30' <Predicate = (!exitcond11128)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%loop_index74_cast_cast = zext i7 %empty_31"   --->   Operation 197 'zext' 'loop_index74_cast_cast' <Predicate = (!exitcond11128)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%x_t_addr = getelementptr i32 %x_t, i32 0, i32 %loop_index74_cast_cast"   --->   Operation 198 'getelementptr' 'x_t_addr' <Predicate = (!exitcond11128)> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_30, i7 %x_t_addr"   --->   Operation 199 'store' 'store_ln0' <Predicate = (!exitcond11128)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion73"   --->   Operation 200 'br' 'br_ln0' <Predicate = (!exitcond11128)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 2.47>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header76"   --->   Operation 201 'br' 'br_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp_ne  i32 %ydimension_read, i32 0" [backward_fcc/backprop.cpp:40]   --->   Operation 202 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i32 %ydimension_read" [backward_fcc/backprop.cpp:40]   --->   Operation 203 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %loop-memcpy-residual-header70, void %loop-memcpy-expansion67.preheader" [backward_fcc/backprop.cpp:40]   --->   Operation 204 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %b_read, i32 2, i32 31"   --->   Operation 205 'partselect' 'p_cast1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%p_cast1_cast = sext i30 %p_cast1"   --->   Operation 206 'sext' 'p_cast1_cast' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %p_cast1_cast"   --->   Operation 207 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 208 [7/7] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 208 'readreq' 'empty_75' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 209 [6/7] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 209 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 210 [5/7] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 210 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 211 [4/7] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 211 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 212 [3/7] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 212 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 213 [2/7] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 213 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 214 [1/7] (7.30ns)   --->   "%empty_75 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %ydimension_read"   --->   Operation 214 'readreq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 215 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion67"   --->   Operation 215 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 20 <SV = 17> <Delay = 3.46>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%loop_index68 = phi i62 %empty_32, void %loop-memcpy-expansion67.split, i62 0, void %loop-memcpy-expansion67.preheader"   --->   Operation 216 'phi' 'loop_index68' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 217 [1/1] (3.46ns)   --->   "%empty_32 = add i62 %loop_index68, i62 1"   --->   Operation 217 'add' 'empty_32' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 218 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (2.79ns)   --->   "%exitcond11027 = icmp_eq  i62 %loop_index68, i62 %sext_ln40" [backward_fcc/backprop.cpp:40]   --->   Operation 219 'icmp' 'exitcond11027' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 220 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %exitcond11027, void %loop-memcpy-expansion67.split, void %loop-memcpy-residual-header70.loopexit" [backward_fcc/backprop.cpp:40]   --->   Operation 221 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%empty_35 = trunc i62 %loop_index68"   --->   Operation 222 'trunc' 'empty_35' <Predicate = (!exitcond11027)> <Delay = 0.00>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 223 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 223 'read' 'gmem_addr_1_read' <Predicate = (!exitcond11027)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 3.25>
ST_22 : Operation 224 [1/1] (0.00ns)   --->   "%empty_34 = bitcast i32 %gmem_addr_1_read"   --->   Operation 224 'bitcast' 'empty_34' <Predicate = (!exitcond11027)> <Delay = 0.00>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "%loop_index68_cast_cast = zext i7 %empty_35"   --->   Operation 225 'zext' 'loop_index68_cast_cast' <Predicate = (!exitcond11027)> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%b_t_addr = getelementptr i32 %b_t, i32 0, i32 %loop_index68_cast_cast"   --->   Operation 226 'getelementptr' 'b_t_addr' <Predicate = (!exitcond11027)> <Delay = 0.00>
ST_22 : Operation 227 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_34, i7 %b_t_addr"   --->   Operation 227 'store' 'store_ln0' <Predicate = (!exitcond11027)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion67"   --->   Operation 228 'br' 'br_ln0' <Predicate = (!exitcond11027)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 6.91>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header70"   --->   Operation 229 'br' 'br_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_23 : Operation 230 [2/2] (6.91ns)   --->   "%mul_ln41 = mul i32 %ydimension_read, i32 %xdimension_read" [backward_fcc/backprop.cpp:41]   --->   Operation 230 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 6.91>
ST_24 : Operation 231 [1/2] (6.91ns)   --->   "%mul_ln41 = mul i32 %ydimension_read, i32 %xdimension_read" [backward_fcc/backprop.cpp:41]   --->   Operation 231 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 2.47>
ST_25 : Operation 232 [1/1] (2.47ns)   --->   "%icmp_ln41 = icmp_ne  i32 %mul_ln41, i32 0" [backward_fcc/backprop.cpp:41]   --->   Operation 232 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i32 %mul_ln41" [backward_fcc/backprop.cpp:41]   --->   Operation 233 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %loop-memcpy-residual-header64, void %loop-memcpy-expansion61.preheader" [backward_fcc/backprop.cpp:41]   --->   Operation 234 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w_read, i32 2, i32 31"   --->   Operation 235 'partselect' 'p_cast2' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%p_cast2_cast = sext i30 %p_cast2"   --->   Operation 236 'sext' 'p_cast2_cast' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %p_cast2_cast"   --->   Operation 237 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 238 [7/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln41" [backward_fcc/backprop.cpp:41]   --->   Operation 238 'readreq' 'empty_74' <Predicate = (icmp_ln41)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 239 [6/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln41" [backward_fcc/backprop.cpp:41]   --->   Operation 239 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 240 [5/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln41" [backward_fcc/backprop.cpp:41]   --->   Operation 240 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 241 [4/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln41" [backward_fcc/backprop.cpp:41]   --->   Operation 241 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 7.30>
ST_30 : Operation 242 [3/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln41" [backward_fcc/backprop.cpp:41]   --->   Operation 242 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 26> <Delay = 7.30>
ST_31 : Operation 243 [2/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln41" [backward_fcc/backprop.cpp:41]   --->   Operation 243 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 27> <Delay = 7.30>
ST_32 : Operation 244 [1/7] (7.30ns)   --->   "%empty_74 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %mul_ln41" [backward_fcc/backprop.cpp:41]   --->   Operation 244 'readreq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 245 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion61"   --->   Operation 245 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 33 <SV = 28> <Delay = 3.46>
ST_33 : Operation 246 [1/1] (0.00ns)   --->   "%loop_index62 = phi i62 %empty_36, void %loop-memcpy-expansion61.split, i62 0, void %loop-memcpy-expansion61.preheader"   --->   Operation 246 'phi' 'loop_index62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 247 [1/1] (3.46ns)   --->   "%empty_36 = add i62 %loop_index62, i62 1"   --->   Operation 247 'add' 'empty_36' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 248 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 248 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 249 [1/1] (2.79ns)   --->   "%exitcond10926 = icmp_eq  i62 %loop_index62, i62 %sext_ln41" [backward_fcc/backprop.cpp:41]   --->   Operation 249 'icmp' 'exitcond10926' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 250 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 250 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %exitcond10926, void %loop-memcpy-expansion61.split, void %loop-memcpy-residual-header64.loopexit" [backward_fcc/backprop.cpp:41]   --->   Operation 251 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 252 [1/1] (0.00ns)   --->   "%empty_39 = trunc i62 %loop_index62"   --->   Operation 252 'trunc' 'empty_39' <Predicate = (!exitcond10926)> <Delay = 0.00>

State 34 <SV = 29> <Delay = 7.30>
ST_34 : Operation 253 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2"   --->   Operation 253 'read' 'gmem_addr_2_read' <Predicate = (!exitcond10926)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 30> <Delay = 3.25>
ST_35 : Operation 254 [1/1] (0.00ns)   --->   "%empty_38 = bitcast i32 %gmem_addr_2_read"   --->   Operation 254 'bitcast' 'empty_38' <Predicate = (!exitcond10926)> <Delay = 0.00>
ST_35 : Operation 255 [1/1] (0.00ns)   --->   "%loop_index62_cast_cast = zext i14 %empty_39"   --->   Operation 255 'zext' 'loop_index62_cast_cast' <Predicate = (!exitcond10926)> <Delay = 0.00>
ST_35 : Operation 256 [1/1] (0.00ns)   --->   "%w_t_addr = getelementptr i32 %w_t, i32 0, i32 %loop_index62_cast_cast"   --->   Operation 256 'getelementptr' 'w_t_addr' <Predicate = (!exitcond10926)> <Delay = 0.00>
ST_35 : Operation 257 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_38, i14 %w_t_addr"   --->   Operation 257 'store' 'store_ln0' <Predicate = (!exitcond10926)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion61"   --->   Operation 258 'br' 'br_ln0' <Predicate = (!exitcond10926)> <Delay = 0.00>

State 36 <SV = 29> <Delay = 7.30>
ST_36 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header64"   --->   Operation 259 'br' 'br_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln39, void %loop-memcpy-residual-header58, void %loop-memcpy-expansion55.preheader" [backward_fcc/backprop.cpp:42]   --->   Operation 260 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 261 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %dx_read, i32 2, i32 31"   --->   Operation 261 'partselect' 'p_cast3' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 262 [1/1] (0.00ns)   --->   "%p_cast3_cast = sext i30 %p_cast3"   --->   Operation 262 'sext' 'p_cast3_cast' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 263 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i32 %p_cast3_cast"   --->   Operation 263 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 264 [7/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %xdimension_read"   --->   Operation 264 'readreq' 'empty_73' <Predicate = (icmp_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 30> <Delay = 7.30>
ST_37 : Operation 265 [6/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %xdimension_read"   --->   Operation 265 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 31> <Delay = 7.30>
ST_38 : Operation 266 [5/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %xdimension_read"   --->   Operation 266 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 32> <Delay = 7.30>
ST_39 : Operation 267 [4/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %xdimension_read"   --->   Operation 267 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 33> <Delay = 7.30>
ST_40 : Operation 268 [3/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %xdimension_read"   --->   Operation 268 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 34> <Delay = 7.30>
ST_41 : Operation 269 [2/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %xdimension_read"   --->   Operation 269 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 35> <Delay = 7.30>
ST_42 : Operation 270 [1/7] (7.30ns)   --->   "%empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %xdimension_read"   --->   Operation 270 'readreq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 271 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion55"   --->   Operation 271 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 43 <SV = 36> <Delay = 3.46>
ST_43 : Operation 272 [1/1] (0.00ns)   --->   "%loop_index56 = phi i62 %empty_40, void %loop-memcpy-expansion55.split, i62 0, void %loop-memcpy-expansion55.preheader"   --->   Operation 272 'phi' 'loop_index56' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 273 [1/1] (3.46ns)   --->   "%empty_40 = add i62 %loop_index56, i62 1"   --->   Operation 273 'add' 'empty_40' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 274 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 274 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 275 [1/1] (2.79ns)   --->   "%exitcond10825 = icmp_eq  i62 %loop_index56, i62 %sext_ln39" [backward_fcc/backprop.cpp:39]   --->   Operation 275 'icmp' 'exitcond10825' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 276 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 276 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %exitcond10825, void %loop-memcpy-expansion55.split, void %loop-memcpy-residual-header58.loopexit" [backward_fcc/backprop.cpp:39]   --->   Operation 277 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 278 [1/1] (0.00ns)   --->   "%empty_43 = trunc i62 %loop_index56"   --->   Operation 278 'trunc' 'empty_43' <Predicate = (!exitcond10825)> <Delay = 0.00>

State 44 <SV = 37> <Delay = 7.30>
ST_44 : Operation 279 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3"   --->   Operation 279 'read' 'gmem_addr_3_read' <Predicate = (!exitcond10825)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 38> <Delay = 3.25>
ST_45 : Operation 280 [1/1] (0.00ns)   --->   "%empty_42 = bitcast i32 %gmem_addr_3_read"   --->   Operation 280 'bitcast' 'empty_42' <Predicate = (!exitcond10825)> <Delay = 0.00>
ST_45 : Operation 281 [1/1] (0.00ns)   --->   "%loop_index56_cast_cast = zext i7 %empty_43"   --->   Operation 281 'zext' 'loop_index56_cast_cast' <Predicate = (!exitcond10825)> <Delay = 0.00>
ST_45 : Operation 282 [1/1] (0.00ns)   --->   "%dx_t_addr = getelementptr i32 %dx_t, i32 0, i32 %loop_index56_cast_cast"   --->   Operation 282 'getelementptr' 'dx_t_addr' <Predicate = (!exitcond10825)> <Delay = 0.00>
ST_45 : Operation 283 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_42, i7 %dx_t_addr"   --->   Operation 283 'store' 'store_ln0' <Predicate = (!exitcond10825)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_45 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion55"   --->   Operation 284 'br' 'br_ln0' <Predicate = (!exitcond10825)> <Delay = 0.00>

State 46 <SV = 37> <Delay = 7.30>
ST_46 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header58"   --->   Operation 285 'br' 'br_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_46 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln40, void %loop-memcpy-residual-header52, void %loop-memcpy-expansion49.preheader" [backward_fcc/backprop.cpp:43]   --->   Operation 286 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 287 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %dy_read, i32 2, i32 31"   --->   Operation 287 'partselect' 'p_cast4' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 288 [1/1] (0.00ns)   --->   "%p_cast4_cast = sext i30 %p_cast4"   --->   Operation 288 'sext' 'p_cast4_cast' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 289 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i32 %p_cast4_cast"   --->   Operation 289 'getelementptr' 'gmem_addr_4' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_46 : Operation 290 [7/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydimension_read"   --->   Operation 290 'readreq' 'empty_72' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 38> <Delay = 7.30>
ST_47 : Operation 291 [6/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydimension_read"   --->   Operation 291 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 39> <Delay = 7.30>
ST_48 : Operation 292 [5/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydimension_read"   --->   Operation 292 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 40> <Delay = 7.30>
ST_49 : Operation 293 [4/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydimension_read"   --->   Operation 293 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 41> <Delay = 7.30>
ST_50 : Operation 294 [3/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydimension_read"   --->   Operation 294 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 42> <Delay = 7.30>
ST_51 : Operation 295 [2/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydimension_read"   --->   Operation 295 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 43> <Delay = 7.30>
ST_52 : Operation 296 [1/7] (7.30ns)   --->   "%empty_72 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydimension_read"   --->   Operation 296 'readreq' 'empty_72' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 297 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion49"   --->   Operation 297 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 53 <SV = 44> <Delay = 3.46>
ST_53 : Operation 298 [1/1] (0.00ns)   --->   "%loop_index50 = phi i62 %empty_44, void %loop-memcpy-expansion49.split, i62 0, void %loop-memcpy-expansion49.preheader"   --->   Operation 298 'phi' 'loop_index50' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 299 [1/1] (3.46ns)   --->   "%empty_44 = add i62 %loop_index50, i62 1"   --->   Operation 299 'add' 'empty_44' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 300 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 300 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 301 [1/1] (2.79ns)   --->   "%exitcond10724 = icmp_eq  i62 %loop_index50, i62 %sext_ln40" [backward_fcc/backprop.cpp:40]   --->   Operation 301 'icmp' 'exitcond10724' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 302 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 302 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %exitcond10724, void %loop-memcpy-expansion49.split, void %loop-memcpy-residual-header52.loopexit" [backward_fcc/backprop.cpp:40]   --->   Operation 303 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 304 [1/1] (0.00ns)   --->   "%empty_47 = trunc i62 %loop_index50"   --->   Operation 304 'trunc' 'empty_47' <Predicate = (!exitcond10724)> <Delay = 0.00>

State 54 <SV = 45> <Delay = 7.30>
ST_54 : Operation 305 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4"   --->   Operation 305 'read' 'gmem_addr_4_read' <Predicate = (!exitcond10724)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 46> <Delay = 3.25>
ST_55 : Operation 306 [1/1] (0.00ns)   --->   "%empty_46 = bitcast i32 %gmem_addr_4_read"   --->   Operation 306 'bitcast' 'empty_46' <Predicate = (!exitcond10724)> <Delay = 0.00>
ST_55 : Operation 307 [1/1] (0.00ns)   --->   "%loop_index50_cast_cast = zext i7 %empty_47"   --->   Operation 307 'zext' 'loop_index50_cast_cast' <Predicate = (!exitcond10724)> <Delay = 0.00>
ST_55 : Operation 308 [1/1] (0.00ns)   --->   "%dy_t_addr = getelementptr i32 %dy_t, i32 0, i32 %loop_index50_cast_cast"   --->   Operation 308 'getelementptr' 'dy_t_addr' <Predicate = (!exitcond10724)> <Delay = 0.00>
ST_55 : Operation 309 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_46, i7 %dy_t_addr"   --->   Operation 309 'store' 'store_ln0' <Predicate = (!exitcond10724)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_55 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion49"   --->   Operation 310 'br' 'br_ln0' <Predicate = (!exitcond10724)> <Delay = 0.00>

State 56 <SV = 45> <Delay = 3.96>
ST_56 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header52"   --->   Operation 311 'br' 'br_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 312 [1/1] (1.81ns)   --->   "%add_ln46 = add i14 %empty_26, i14 16383" [backward_fcc/backprop.cpp:46]   --->   Operation 312 'add' 'add_ln46' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 313 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul15_le = mul i14 %add_ln46, i14 %empty" [backward_fcc/backprop.cpp:46]   --->   Operation 313 'mul' 'mul15_le' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 46> <Delay = 2.15>
ST_57 : Operation 314 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul15_le = mul i14 %add_ln46, i14 %empty" [backward_fcc/backprop.cpp:46]   --->   Operation 314 'mul' 'mul15_le' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 47> <Delay = 3.25>
ST_58 : Operation 315 [1/1] (0.00ns)   --->   "%add_ln46_cast14 = zext i14 %add_ln46" [backward_fcc/backprop.cpp:46]   --->   Operation 315 'zext' 'add_ln46_cast14' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 316 [1/1] (0.00ns)   --->   "%dy_t_addr_1 = getelementptr i32 %dy_t, i32 0, i32 %add_ln46_cast14" [backward_fcc/backprop.cpp:46]   --->   Operation 316 'getelementptr' 'dy_t_addr_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 317 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul15_le = mul i14 %add_ln46, i14 %empty" [backward_fcc/backprop.cpp:46]   --->   Operation 317 'mul' 'mul15_le' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 318 [2/2] (3.25ns)   --->   "%dy_t_load = load i7 %dy_t_addr_1" [backward_fcc/backprop.cpp:48]   --->   Operation 318 'load' 'dy_t_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 59 <SV = 48> <Delay = 3.25>
ST_59 : Operation 319 [1/1] (2.47ns)   --->   "%cmp1423 = icmp_sgt  i32 %ydimension_read, i32 0"   --->   Operation 319 'icmp' 'cmp1423' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 320 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul15_le = mul i14 %add_ln46, i14 %empty" [backward_fcc/backprop.cpp:46]   --->   Operation 320 'mul' 'mul15_le' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 321 [1/2] (3.25ns)   --->   "%dy_t_load = load i7 %dy_t_addr_1" [backward_fcc/backprop.cpp:48]   --->   Operation 321 'load' 'dy_t_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_59 : Operation 322 [1/1] (1.58ns)   --->   "%br_ln46 = br void" [backward_fcc/backprop.cpp:46]   --->   Operation 322 'br' 'br_ln46' <Predicate = true> <Delay = 1.58>

State 60 <SV = 49> <Delay = 5.06>
ST_60 : Operation 323 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln46_1, void %._crit_edge27, i32 0, void %loop-memcpy-residual-header52" [backward_fcc/backprop.cpp:46]   --->   Operation 323 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 324 [1/1] (2.55ns)   --->   "%add_ln46_1 = add i32 %i, i32 1" [backward_fcc/backprop.cpp:46]   --->   Operation 324 'add' 'add_ln46_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 325 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 325 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 326 [1/1] (2.47ns)   --->   "%icmp_ln46 = icmp_eq  i32 %i, i32 %xdimension_read" [backward_fcc/backprop.cpp:46]   --->   Operation 326 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split22, void %._crit_edge32.loopexit" [backward_fcc/backprop.cpp:46]   --->   Operation 327 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 328 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [backward_fcc/backprop.cpp:46]   --->   Operation 328 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_60 : Operation 329 [1/1] (0.00ns)   --->   "%empty_48 = trunc i32 %i" [backward_fcc/backprop.cpp:46]   --->   Operation 329 'trunc' 'empty_48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_60 : Operation 330 [1/1] (0.00ns)   --->   "%i_cast_cast = zext i14 %empty_48" [backward_fcc/backprop.cpp:46]   --->   Operation 330 'zext' 'i_cast_cast' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_60 : Operation 331 [1/1] (0.00ns)   --->   "%dx_t_addr_1 = getelementptr i32 %dx_t, i32 0, i32 %i_cast_cast" [backward_fcc/backprop.cpp:46]   --->   Operation 331 'getelementptr' 'dx_t_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_60 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %cmp1423, void %._crit_edge27, void %._crit_edge27.loopexit" [backward_fcc/backprop.cpp:47]   --->   Operation 332 'br' 'br_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_60 : Operation 333 [1/1] (1.81ns)   --->   "%add_ln48 = add i14 %empty_48, i14 %mul15_le" [backward_fcc/backprop.cpp:48]   --->   Operation 333 'add' 'add_ln48' <Predicate = (!icmp_ln46 & cmp1423)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i14 %add_ln48" [backward_fcc/backprop.cpp:48]   --->   Operation 334 'zext' 'zext_ln48' <Predicate = (!icmp_ln46 & cmp1423)> <Delay = 0.00>
ST_60 : Operation 335 [1/1] (0.00ns)   --->   "%w_t_addr_1 = getelementptr i32 %w_t, i32 0, i32 %zext_ln48" [backward_fcc/backprop.cpp:48]   --->   Operation 335 'getelementptr' 'w_t_addr_1' <Predicate = (!icmp_ln46 & cmp1423)> <Delay = 0.00>
ST_60 : Operation 336 [2/2] (3.25ns)   --->   "%w_t_load = load i14 %w_t_addr_1" [backward_fcc/backprop.cpp:48]   --->   Operation 336 'load' 'w_t_load' <Predicate = (!icmp_ln46 & cmp1423)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_60 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 337 'br' 'br_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 61 <SV = 50> <Delay = 3.25>
ST_61 : Operation 338 [1/2] (3.25ns)   --->   "%w_t_load = load i14 %w_t_addr_1" [backward_fcc/backprop.cpp:48]   --->   Operation 338 'load' 'w_t_load' <Predicate = (cmp1423)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 62 <SV = 51> <Delay = 5.70>
ST_62 : Operation 339 [4/4] (5.70ns)   --->   "%mul18_le = fmul i32 %dy_t_load, i32 %w_t_load" [backward_fcc/backprop.cpp:48]   --->   Operation 339 'fmul' 'mul18_le' <Predicate = (cmp1423)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 52> <Delay = 5.70>
ST_63 : Operation 340 [3/4] (5.70ns)   --->   "%mul18_le = fmul i32 %dy_t_load, i32 %w_t_load" [backward_fcc/backprop.cpp:48]   --->   Operation 340 'fmul' 'mul18_le' <Predicate = (cmp1423)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 53> <Delay = 5.70>
ST_64 : Operation 341 [2/4] (5.70ns)   --->   "%mul18_le = fmul i32 %dy_t_load, i32 %w_t_load" [backward_fcc/backprop.cpp:48]   --->   Operation 341 'fmul' 'mul18_le' <Predicate = (cmp1423)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 54> <Delay = 5.70>
ST_65 : Operation 342 [1/4] (5.70ns)   --->   "%mul18_le = fmul i32 %dy_t_load, i32 %w_t_load" [backward_fcc/backprop.cpp:48]   --->   Operation 342 'fmul' 'mul18_le' <Predicate = (cmp1423)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 55> <Delay = 3.25>
ST_66 : Operation 343 [1/1] (3.25ns)   --->   "%store_ln48 = store i32 %mul18_le, i7 %dx_t_addr_1" [backward_fcc/backprop.cpp:48]   --->   Operation 343 'store' 'store_ln48' <Predicate = (cmp1423)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_66 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln46 = br void %._crit_edge27" [backward_fcc/backprop.cpp:46]   --->   Operation 344 'br' 'br_ln46' <Predicate = (cmp1423)> <Delay = 0.00>

State 67 <SV = 50> <Delay = 6.91>
ST_67 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %cmp1423, void %._crit_edge7, void %.lr.ph21" [backward_fcc/backprop.cpp:53]   --->   Operation 345 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %ydimension_read" [backward_fcc/backprop.cpp:53]   --->   Operation 346 'trunc' 'trunc_ln53' <Predicate = (cmp1423)> <Delay = 0.00>
ST_67 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i31 %trunc_ln53" [backward_fcc/backprop.cpp:53]   --->   Operation 347 'zext' 'zext_ln53' <Predicate = (cmp1423)> <Delay = 0.00>
ST_67 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i32 %xdimension_read" [backward_fcc/backprop.cpp:53]   --->   Operation 348 'zext' 'zext_ln53_1' <Predicate = (cmp1423)> <Delay = 0.00>
ST_67 : Operation 349 [2/2] (6.91ns)   --->   "%mul_ln53 = mul i63 %zext_ln53, i63 %zext_ln53_1" [backward_fcc/backprop.cpp:53]   --->   Operation 349 'mul' 'mul_ln53' <Predicate = (cmp1423)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 51> <Delay = 6.91>
ST_68 : Operation 350 [1/2] (6.91ns)   --->   "%mul_ln53 = mul i63 %zext_ln53, i63 %zext_ln53_1" [backward_fcc/backprop.cpp:53]   --->   Operation 350 'mul' 'mul_ln53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 351 [1/1] (1.58ns)   --->   "%br_ln53 = br void" [backward_fcc/backprop.cpp:53]   --->   Operation 351 'br' 'br_ln53' <Predicate = true> <Delay = 1.58>

State 69 <SV = 52> <Delay = 6.76>
ST_69 : Operation 352 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph21, i63 %add_ln53, void %._crit_edge17.loopexit" [backward_fcc/backprop.cpp:53]   --->   Operation 352 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 353 [1/1] (0.00ns)   --->   "%i_1 = phi i31 0, void %.lr.ph21, i31 %select_ln53_1, void %._crit_edge17.loopexit" [backward_fcc/backprop.cpp:53]   --->   Operation 353 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 354 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph21, i32 %add_ln54, void %._crit_edge17.loopexit" [backward_fcc/backprop.cpp:54]   --->   Operation 354 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 355 [1/1] (3.49ns)   --->   "%add_ln53 = add i63 %indvar_flatten, i63 1" [backward_fcc/backprop.cpp:53]   --->   Operation 355 'add' 'add_ln53' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 356 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 356 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 357 [1/1] (2.78ns)   --->   "%icmp_ln53 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln53" [backward_fcc/backprop.cpp:53]   --->   Operation 357 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %._crit_edge17.loopexit, void %.lr.ph11.preheader" [backward_fcc/backprop.cpp:53]   --->   Operation 358 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 359 [1/1] (2.47ns)   --->   "%icmp_ln54 = icmp_eq  i32 %j, i32 %xdimension_read" [backward_fcc/backprop.cpp:54]   --->   Operation 359 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln53)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 360 [1/1] (0.69ns)   --->   "%select_ln53 = select i1 %icmp_ln54, i32 0, i32 %j" [backward_fcc/backprop.cpp:53]   --->   Operation 360 'select' 'select_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 361 [1/1] (2.52ns)   --->   "%add_ln53_1 = add i31 %i_1, i31 1" [backward_fcc/backprop.cpp:53]   --->   Operation 361 'add' 'add_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 362 [1/1] (0.73ns)   --->   "%select_ln53_1 = select i1 %icmp_ln54, i31 %add_ln53_1, i31 %i_1" [backward_fcc/backprop.cpp:53]   --->   Operation 362 'select' 'select_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = trunc i31 %select_ln53_1" [backward_fcc/backprop.cpp:53]   --->   Operation 363 'trunc' 'trunc_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_69 : Operation 364 [3/3] (1.05ns) (grouped into DSP with root node add_ln55)   --->   "%mul_ln53_1 = mul i14 %trunc_ln53_1, i14 %empty" [backward_fcc/backprop.cpp:53]   --->   Operation 364 'mul' 'mul_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln53_2 = trunc i31 %add_ln53_1" [backward_fcc/backprop.cpp:53]   --->   Operation 365 'trunc' 'trunc_ln53_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_69 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln53_3 = trunc i31 %i_1" [backward_fcc/backprop.cpp:53]   --->   Operation 366 'trunc' 'trunc_ln53_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_69 : Operation 367 [1/1] (0.99ns)   --->   "%select_ln53_2 = select i1 %icmp_ln54, i7 %trunc_ln53_2, i7 %trunc_ln53_3" [backward_fcc/backprop.cpp:53]   --->   Operation 367 'select' 'select_ln53_2' <Predicate = (!icmp_ln53)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i7 %select_ln53_2" [backward_fcc/backprop.cpp:53]   --->   Operation 368 'zext' 'zext_ln53_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_69 : Operation 369 [1/1] (0.00ns)   --->   "%dy_t_addr_2 = getelementptr i32 %dy_t, i32 0, i32 %zext_ln53_2" [backward_fcc/backprop.cpp:53]   --->   Operation 369 'getelementptr' 'dy_t_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_69 : Operation 370 [2/2] (3.25ns)   --->   "%dy_t_load_1 = load i7 %dy_t_addr_2" [backward_fcc/backprop.cpp:53]   --->   Operation 370 'load' 'dy_t_load_1' <Predicate = (!icmp_ln53)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_69 : Operation 371 [1/1] (0.00ns)   --->   "%empty_49 = trunc i32 %select_ln53" [backward_fcc/backprop.cpp:53]   --->   Operation 371 'trunc' 'empty_49' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_69 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %select_ln53" [backward_fcc/backprop.cpp:55]   --->   Operation 372 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_69 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i7 %trunc_ln55" [backward_fcc/backprop.cpp:55]   --->   Operation 373 'zext' 'zext_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_69 : Operation 374 [1/1] (0.00ns)   --->   "%x_t_addr_1 = getelementptr i32 %x_t, i32 0, i32 %zext_ln55" [backward_fcc/backprop.cpp:55]   --->   Operation 374 'getelementptr' 'x_t_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_69 : Operation 375 [2/2] (3.25ns)   --->   "%x_t_load = load i7 %x_t_addr_1" [backward_fcc/backprop.cpp:55]   --->   Operation 375 'load' 'x_t_load' <Predicate = (!icmp_ln53)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_69 : Operation 376 [1/1] (2.55ns)   --->   "%add_ln54 = add i32 %select_ln53, i32 1" [backward_fcc/backprop.cpp:54]   --->   Operation 376 'add' 'add_ln54' <Predicate = (!icmp_ln53)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 53> <Delay = 3.25>
ST_70 : Operation 377 [2/3] (1.05ns) (grouped into DSP with root node add_ln55)   --->   "%mul_ln53_1 = mul i14 %trunc_ln53_1, i14 %empty" [backward_fcc/backprop.cpp:53]   --->   Operation 377 'mul' 'mul_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 378 [1/2] (3.25ns)   --->   "%dy_t_load_1 = load i7 %dy_t_addr_2" [backward_fcc/backprop.cpp:53]   --->   Operation 378 'load' 'dy_t_load_1' <Predicate = (!icmp_ln53)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_70 : Operation 379 [1/2] (3.25ns)   --->   "%x_t_load = load i7 %x_t_addr_1" [backward_fcc/backprop.cpp:55]   --->   Operation 379 'load' 'x_t_load' <Predicate = (!icmp_ln53)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 71 <SV = 54> <Delay = 5.70>
ST_71 : Operation 380 [1/3] (0.00ns) (grouped into DSP with root node add_ln55)   --->   "%mul_ln53_1 = mul i14 %trunc_ln53_1, i14 %empty" [backward_fcc/backprop.cpp:53]   --->   Operation 380 'mul' 'mul_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 381 [4/4] (5.70ns)   --->   "%mul = fmul i32 %dy_t_load_1, i32 %x_t_load" [backward_fcc/backprop.cpp:55]   --->   Operation 381 'fmul' 'mul' <Predicate = (!icmp_ln53)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 382 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55 = add i14 %empty_49, i14 %mul_ln53_1" [backward_fcc/backprop.cpp:55]   --->   Operation 382 'add' 'add_ln55' <Predicate = (!icmp_ln53)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 55> <Delay = 5.70>
ST_72 : Operation 383 [3/4] (5.70ns)   --->   "%mul = fmul i32 %dy_t_load_1, i32 %x_t_load" [backward_fcc/backprop.cpp:55]   --->   Operation 383 'fmul' 'mul' <Predicate = (!icmp_ln53)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 384 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln55 = add i14 %empty_49, i14 %mul_ln53_1" [backward_fcc/backprop.cpp:55]   --->   Operation 384 'add' 'add_ln55' <Predicate = (!icmp_ln53)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 73 <SV = 56> <Delay = 5.70>
ST_73 : Operation 385 [2/4] (5.70ns)   --->   "%mul = fmul i32 %dy_t_load_1, i32 %x_t_load" [backward_fcc/backprop.cpp:55]   --->   Operation 385 'fmul' 'mul' <Predicate = (!icmp_ln53)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 57> <Delay = 5.70>
ST_74 : Operation 386 [1/4] (5.70ns)   --->   "%mul = fmul i32 %dy_t_load_1, i32 %x_t_load" [backward_fcc/backprop.cpp:55]   --->   Operation 386 'fmul' 'mul' <Predicate = (!icmp_ln53)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 58> <Delay = 3.25>
ST_75 : Operation 387 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_3_VITIS_LOOP_54_4_str"   --->   Operation 387 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_75 : Operation 388 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 388 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_75 : Operation 389 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [backward_fcc/backprop.cpp:54]   --->   Operation 389 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_75 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i14 %add_ln55" [backward_fcc/backprop.cpp:55]   --->   Operation 390 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_75 : Operation 391 [1/1] (0.00ns)   --->   "%dw_addr = getelementptr i32 %dw, i32 0, i32 %zext_ln55_1" [backward_fcc/backprop.cpp:55]   --->   Operation 391 'getelementptr' 'dw_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_75 : Operation 392 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %mul, i14 %dw_addr" [backward_fcc/backprop.cpp:55]   --->   Operation 392 'store' 'store_ln55' <Predicate = (!icmp_ln53)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_75 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 393 'br' 'br_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 76 <SV = 53> <Delay = 1.58>
ST_76 : Operation 394 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph11"   --->   Operation 394 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 77 <SV = 54> <Delay = 3.25>
ST_77 : Operation 395 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln60, void %.split16, i31 0, void %.lr.ph11.preheader" [backward_fcc/backprop.cpp:60]   --->   Operation 395 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 396 [1/1] (2.52ns)   --->   "%add_ln60 = add i31 %i_2, i31 1" [backward_fcc/backprop.cpp:60]   --->   Operation 396 'add' 'add_ln60' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 397 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 397 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 398 [1/1] (2.47ns)   --->   "%icmp_ln60 = icmp_eq  i31 %i_2, i31 %trunc_ln53" [backward_fcc/backprop.cpp:60]   --->   Operation 398 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 399 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 399 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %.split16, void %.lr.ph6.preheader" [backward_fcc/backprop.cpp:60]   --->   Operation 400 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i31 %i_2" [backward_fcc/backprop.cpp:61]   --->   Operation 401 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_77 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i7 %trunc_ln61" [backward_fcc/backprop.cpp:61]   --->   Operation 402 'zext' 'zext_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_77 : Operation 403 [1/1] (0.00ns)   --->   "%dy_t_addr_3 = getelementptr i32 %dy_t, i32 0, i32 %zext_ln61" [backward_fcc/backprop.cpp:61]   --->   Operation 403 'getelementptr' 'dy_t_addr_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_77 : Operation 404 [2/2] (3.25ns)   --->   "%dy_t_load_2 = load i7 %dy_t_addr_3" [backward_fcc/backprop.cpp:61]   --->   Operation 404 'load' 'dy_t_load_2' <Predicate = (!icmp_ln60)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 78 <SV = 55> <Delay = 6.50>
ST_78 : Operation 405 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [backward_fcc/backprop.cpp:60]   --->   Operation 405 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_78 : Operation 406 [1/2] (3.25ns)   --->   "%dy_t_load_2 = load i7 %dy_t_addr_3" [backward_fcc/backprop.cpp:61]   --->   Operation 406 'load' 'dy_t_load_2' <Predicate = (!icmp_ln60)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_78 : Operation 407 [1/1] (0.00ns)   --->   "%db_addr = getelementptr i32 %db, i32 0, i32 %zext_ln61" [backward_fcc/backprop.cpp:61]   --->   Operation 407 'getelementptr' 'db_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_78 : Operation 408 [1/1] (3.25ns)   --->   "%store_ln61 = store i32 %dy_t_load_2, i7 %db_addr" [backward_fcc/backprop.cpp:61]   --->   Operation 408 'store' 'store_ln61' <Predicate = (!icmp_ln60)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_78 : Operation 409 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph11"   --->   Operation 409 'br' 'br_ln0' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 79 <SV = 55> <Delay = 1.58>
ST_79 : Operation 410 [1/1] (1.58ns)   --->   "%br_ln64 = br void %.lr.ph6" [backward_fcc/backprop.cpp:64]   --->   Operation 410 'br' 'br_ln64' <Predicate = true> <Delay = 1.58>

State 80 <SV = 56> <Delay = 9.77>
ST_80 : Operation 411 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln64, void %._crit_edge.loopexit, i31 0, void %.lr.ph6.preheader" [backward_fcc/backprop.cpp:64]   --->   Operation 411 'phi' 'i_3' <Predicate = (cmp1423)> <Delay = 0.00>
ST_80 : Operation 412 [1/1] (2.52ns)   --->   "%add_ln64 = add i31 %i_3, i31 1" [backward_fcc/backprop.cpp:64]   --->   Operation 412 'add' 'add_ln64' <Predicate = (cmp1423)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 413 [1/1] (2.47ns)   --->   "%icmp_ln64 = icmp_eq  i31 %i_3, i31 %trunc_ln53" [backward_fcc/backprop.cpp:64]   --->   Operation 413 'icmp' 'icmp_ln64' <Predicate = (cmp1423)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 414 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 414 'speclooptripcount' 'empty_51' <Predicate = (cmp1423)> <Delay = 0.00>
ST_80 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %.split14, void %._crit_edge7.loopexit" [backward_fcc/backprop.cpp:64]   --->   Operation 415 'br' 'br_ln64' <Predicate = (cmp1423)> <Delay = 0.00>
ST_80 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i31 %i_3" [backward_fcc/backprop.cpp:64]   --->   Operation 416 'trunc' 'trunc_ln64' <Predicate = (cmp1423 & !icmp_ln64)> <Delay = 0.00>
ST_80 : Operation 417 [4/4] (2.15ns) (root node of the DSP)   --->   "%empty_52 = mul i14 %trunc_ln64, i14 %empty" [backward_fcc/backprop.cpp:64]   --->   Operation 417 'mul' 'empty_52' <Predicate = (cmp1423 & !icmp_ln64)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 418 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 418 'store' 'store_ln0' <Predicate = (cmp1423 & !icmp_ln64)> <Delay = 1.58>
ST_80 : Operation 419 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg"   --->   Operation 419 'store' 'store_ln0' <Predicate = (cmp1423 & !icmp_ln64)> <Delay = 1.58>
ST_80 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge7"   --->   Operation 420 'br' 'br_ln0' <Predicate = (cmp1423 & icmp_ln64)> <Delay = 0.00>
ST_80 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln40, void %loop-memcpy-residual-header46, void %loop-memcpy-expansion43.preheader" [backward_fcc/backprop.cpp:74]   --->   Operation 421 'br' 'br_ln74' <Predicate = (icmp_ln64) | (!cmp1423)> <Delay = 0.00>
ST_80 : Operation 422 [1/1] (0.00ns)   --->   "%p_cast8 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %b_read, i32 2, i32 31"   --->   Operation 422 'partselect' 'p_cast8' <Predicate = (icmp_ln40 & icmp_ln64) | (icmp_ln40 & !cmp1423)> <Delay = 0.00>
ST_80 : Operation 423 [1/1] (0.00ns)   --->   "%p_cast8_cast = sext i30 %p_cast8"   --->   Operation 423 'sext' 'p_cast8_cast' <Predicate = (icmp_ln40 & icmp_ln64) | (icmp_ln40 & !cmp1423)> <Delay = 0.00>
ST_80 : Operation 424 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i32 %p_cast8_cast"   --->   Operation 424 'getelementptr' 'gmem_addr_5' <Predicate = (icmp_ln40 & icmp_ln64) | (icmp_ln40 & !cmp1423)> <Delay = 0.00>
ST_80 : Operation 425 [1/1] (7.30ns)   --->   "%empty_54 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %ydimension_read"   --->   Operation 425 'writereq' 'empty_54' <Predicate = (icmp_ln40 & icmp_ln64) | (icmp_ln40 & !cmp1423)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 426 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion43"   --->   Operation 426 'br' 'br_ln0' <Predicate = (icmp_ln40 & icmp_ln64) | (icmp_ln40 & !cmp1423)> <Delay = 1.58>

State 81 <SV = 57> <Delay = 2.15>
ST_81 : Operation 427 [3/4] (2.15ns) (root node of the DSP)   --->   "%empty_52 = mul i14 %trunc_ln64, i14 %empty" [backward_fcc/backprop.cpp:64]   --->   Operation 427 'mul' 'empty_52' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 82 <SV = 58> <Delay = 2.15>
ST_82 : Operation 428 [2/4] (2.15ns) (root node of the DSP)   --->   "%empty_52 = mul i14 %trunc_ln64, i14 %empty" [backward_fcc/backprop.cpp:64]   --->   Operation 428 'mul' 'empty_52' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 83 <SV = 59> <Delay = 1.58>
ST_83 : Operation 429 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [backward_fcc/backprop.cpp:64]   --->   Operation 429 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 430 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_52 = mul i14 %trunc_ln64, i14 %empty" [backward_fcc/backprop.cpp:64]   --->   Operation 430 'mul' 'empty_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 431 [1/1] (1.58ns)   --->   "%br_ln65 = br void" [backward_fcc/backprop.cpp:65]   --->   Operation 431 'br' 'br_ln65' <Predicate = true> <Delay = 1.58>

State 84 <SV = 60> <Delay = 5.06>
ST_84 : Operation 432 [1/1] (0.00ns)   --->   "%j_1 = phi i32 %add_ln65, void %.split, i32 0, void %.split14" [backward_fcc/backprop.cpp:65]   --->   Operation 432 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 433 [1/1] (2.55ns)   --->   "%add_ln65 = add i32 %j_1, i32 1" [backward_fcc/backprop.cpp:65]   --->   Operation 433 'add' 'add_ln65' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 434 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 434 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 435 [1/1] (2.47ns)   --->   "%icmp_ln65 = icmp_eq  i32 %j_1, i32 %xdimension_read" [backward_fcc/backprop.cpp:65]   --->   Operation 435 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split, void %._crit_edge.loopexit" [backward_fcc/backprop.cpp:65]   --->   Operation 436 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 437 [1/1] (0.00ns)   --->   "%empty_53 = trunc i32 %j_1" [backward_fcc/backprop.cpp:65]   --->   Operation 437 'trunc' 'empty_53' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 438 [1/1] (1.81ns)   --->   "%add_ln67 = add i14 %empty_53, i14 %empty_52" [backward_fcc/backprop.cpp:67]   --->   Operation 438 'add' 'add_ln67' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i14 %add_ln67" [backward_fcc/backprop.cpp:67]   --->   Operation 439 'zext' 'zext_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 440 [1/1] (0.00ns)   --->   "%dw_addr_1 = getelementptr i32 %dw, i32 0, i32 %zext_ln67" [backward_fcc/backprop.cpp:67]   --->   Operation 440 'getelementptr' 'dw_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 441 [2/2] (3.25ns)   --->   "%dw_load = load i14 %dw_addr_1" [backward_fcc/backprop.cpp:67]   --->   Operation 441 'load' 'dw_load' <Predicate = (!icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_84 : Operation 442 [1/1] (0.00ns)   --->   "%w_t_addr_2 = getelementptr i32 %w_t, i32 0, i32 %zext_ln67" [backward_fcc/backprop.cpp:67]   --->   Operation 442 'getelementptr' 'w_t_addr_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 443 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i32 %reuse_addr_reg"   --->   Operation 443 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 444 [2/2] (3.25ns)   --->   "%w_t_load_1 = load i14 %w_t_addr_2" [backward_fcc/backprop.cpp:67]   --->   Operation 444 'load' 'w_t_load_1' <Predicate = (!icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_84 : Operation 445 [1/1] (2.47ns)   --->   "%addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln67" [backward_fcc/backprop.cpp:67]   --->   Operation 445 'icmp' 'addr_cmp' <Predicate = (!icmp_ln65)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 446 [1/1] (1.58ns)   --->   "%store_ln67 = store i32 %zext_ln67, i32 %reuse_addr_reg" [backward_fcc/backprop.cpp:67]   --->   Operation 446 'store' 'store_ln67' <Predicate = (!icmp_ln65)> <Delay = 1.58>

State 85 <SV = 61> <Delay = 3.25>
ST_85 : Operation 447 [1/2] (3.25ns)   --->   "%dw_load = load i14 %dw_addr_1" [backward_fcc/backprop.cpp:67]   --->   Operation 447 'load' 'dw_load' <Predicate = (!icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_85 : Operation 448 [1/2] (3.25ns)   --->   "%w_t_load_1 = load i14 %w_t_addr_2" [backward_fcc/backprop.cpp:67]   --->   Operation 448 'load' 'w_t_load_1' <Predicate = (!icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 86 <SV = 62> <Delay = 5.70>
ST_86 : Operation 449 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %dw_load, i32 %lr_read" [backward_fcc/backprop.cpp:67]   --->   Operation 449 'fmul' 'mul2' <Predicate = (!icmp_ln65)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 63> <Delay = 5.70>
ST_87 : Operation 450 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %dw_load, i32 %lr_read" [backward_fcc/backprop.cpp:67]   --->   Operation 450 'fmul' 'mul2' <Predicate = (!icmp_ln65)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 64> <Delay = 5.70>
ST_88 : Operation 451 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %dw_load, i32 %lr_read" [backward_fcc/backprop.cpp:67]   --->   Operation 451 'fmul' 'mul2' <Predicate = (!icmp_ln65)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 65> <Delay = 5.70>
ST_89 : Operation 452 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %dw_load, i32 %lr_read" [backward_fcc/backprop.cpp:67]   --->   Operation 452 'fmul' 'mul2' <Predicate = (!icmp_ln65)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 453 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 453 'load' 'reuse_reg_load' <Predicate = (!icmp_ln65 & addr_cmp)> <Delay = 0.00>
ST_89 : Operation 454 [1/1] (0.69ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %w_t_load_1" [backward_fcc/backprop.cpp:67]   --->   Operation 454 'select' 'reuse_select' <Predicate = (!icmp_ln65)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 90 <SV = 66> <Delay = 7.25>
ST_90 : Operation 455 [5/5] (7.25ns)   --->   "%sub = fsub i32 %reuse_select, i32 %mul2" [backward_fcc/backprop.cpp:67]   --->   Operation 455 'fsub' 'sub' <Predicate = (!icmp_ln65)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 67> <Delay = 7.25>
ST_91 : Operation 456 [4/5] (7.25ns)   --->   "%sub = fsub i32 %reuse_select, i32 %mul2" [backward_fcc/backprop.cpp:67]   --->   Operation 456 'fsub' 'sub' <Predicate = (!icmp_ln65)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 68> <Delay = 7.25>
ST_92 : Operation 457 [3/5] (7.25ns)   --->   "%sub = fsub i32 %reuse_select, i32 %mul2" [backward_fcc/backprop.cpp:67]   --->   Operation 457 'fsub' 'sub' <Predicate = (!icmp_ln65)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 69> <Delay = 7.25>
ST_93 : Operation 458 [2/5] (7.25ns)   --->   "%sub = fsub i32 %reuse_select, i32 %mul2" [backward_fcc/backprop.cpp:67]   --->   Operation 458 'fsub' 'sub' <Predicate = (!icmp_ln65)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 70> <Delay = 7.25>
ST_94 : Operation 459 [1/5] (7.25ns)   --->   "%sub = fsub i32 %reuse_select, i32 %mul2" [backward_fcc/backprop.cpp:67]   --->   Operation 459 'fsub' 'sub' <Predicate = (!icmp_ln65)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 71> <Delay = 3.25>
ST_95 : Operation 460 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [backward_fcc/backprop.cpp:65]   --->   Operation 460 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_95 : Operation 461 [1/1] (3.25ns)   --->   "%store_ln67 = store i32 %sub, i14 %w_t_addr_2" [backward_fcc/backprop.cpp:67]   --->   Operation 461 'store' 'store_ln67' <Predicate = (!icmp_ln65)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_95 : Operation 462 [1/1] (1.58ns)   --->   "%store_ln67 = store i32 %sub, i32 %reuse_reg" [backward_fcc/backprop.cpp:67]   --->   Operation 462 'store' 'store_ln67' <Predicate = (!icmp_ln65)> <Delay = 1.58>
ST_95 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 463 'br' 'br_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 96 <SV = 61> <Delay = 3.25>
ST_96 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i31 %i_3" [backward_fcc/backprop.cpp:71]   --->   Operation 464 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i7 %trunc_ln71" [backward_fcc/backprop.cpp:71]   --->   Operation 465 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 466 [1/1] (0.00ns)   --->   "%db_addr_1 = getelementptr i32 %db, i32 0, i32 %zext_ln71" [backward_fcc/backprop.cpp:71]   --->   Operation 466 'getelementptr' 'db_addr_1' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 467 [2/2] (3.25ns)   --->   "%db_load = load i7 %db_addr_1" [backward_fcc/backprop.cpp:71]   --->   Operation 467 'load' 'db_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_96 : Operation 468 [1/1] (0.00ns)   --->   "%b_t_addr_1 = getelementptr i32 %b_t, i32 0, i32 %zext_ln71" [backward_fcc/backprop.cpp:71]   --->   Operation 468 'getelementptr' 'b_t_addr_1' <Predicate = true> <Delay = 0.00>

State 97 <SV = 62> <Delay = 3.25>
ST_97 : Operation 469 [1/2] (3.25ns)   --->   "%db_load = load i7 %db_addr_1" [backward_fcc/backprop.cpp:71]   --->   Operation 469 'load' 'db_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 98 <SV = 63> <Delay = 5.70>
ST_98 : Operation 470 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %db_load, i32 %lr_read" [backward_fcc/backprop.cpp:71]   --->   Operation 470 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 64> <Delay = 5.70>
ST_99 : Operation 471 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %db_load, i32 %lr_read" [backward_fcc/backprop.cpp:71]   --->   Operation 471 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 65> <Delay = 5.70>
ST_100 : Operation 472 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %db_load, i32 %lr_read" [backward_fcc/backprop.cpp:71]   --->   Operation 472 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 473 [2/2] (3.25ns)   --->   "%b_t_load = load i7 %b_t_addr_1" [backward_fcc/backprop.cpp:71]   --->   Operation 473 'load' 'b_t_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 101 <SV = 66> <Delay = 5.70>
ST_101 : Operation 474 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %db_load, i32 %lr_read" [backward_fcc/backprop.cpp:71]   --->   Operation 474 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 475 [1/2] (3.25ns)   --->   "%b_t_load = load i7 %b_t_addr_1" [backward_fcc/backprop.cpp:71]   --->   Operation 475 'load' 'b_t_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 102 <SV = 67> <Delay = 7.25>
ST_102 : Operation 476 [5/5] (7.25ns)   --->   "%sub1 = fsub i32 %b_t_load, i32 %mul1" [backward_fcc/backprop.cpp:71]   --->   Operation 476 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 68> <Delay = 7.25>
ST_103 : Operation 477 [4/5] (7.25ns)   --->   "%sub1 = fsub i32 %b_t_load, i32 %mul1" [backward_fcc/backprop.cpp:71]   --->   Operation 477 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 69> <Delay = 7.25>
ST_104 : Operation 478 [3/5] (7.25ns)   --->   "%sub1 = fsub i32 %b_t_load, i32 %mul1" [backward_fcc/backprop.cpp:71]   --->   Operation 478 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 70> <Delay = 7.25>
ST_105 : Operation 479 [2/5] (7.25ns)   --->   "%sub1 = fsub i32 %b_t_load, i32 %mul1" [backward_fcc/backprop.cpp:71]   --->   Operation 479 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 71> <Delay = 7.25>
ST_106 : Operation 480 [1/5] (7.25ns)   --->   "%sub1 = fsub i32 %b_t_load, i32 %mul1" [backward_fcc/backprop.cpp:71]   --->   Operation 480 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 72> <Delay = 3.25>
ST_107 : Operation 481 [1/1] (3.25ns)   --->   "%store_ln71 = store i32 %sub1, i7 %b_t_addr_1" [backward_fcc/backprop.cpp:71]   --->   Operation 481 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_107 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6"   --->   Operation 482 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 108 <SV = 57> <Delay = 3.46>
ST_108 : Operation 483 [1/1] (0.00ns)   --->   "%loop_index44 = phi i62 %empty_55, void %loop-memcpy-expansion43.split, i62 0, void %loop-memcpy-expansion43.preheader"   --->   Operation 483 'phi' 'loop_index44' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 484 [1/1] (3.46ns)   --->   "%empty_55 = add i62 %loop_index44, i62 1"   --->   Operation 484 'add' 'empty_55' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 485 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 485 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 486 [1/1] (2.79ns)   --->   "%exitcond7912 = icmp_eq  i62 %loop_index44, i62 %sext_ln40" [backward_fcc/backprop.cpp:40]   --->   Operation 486 'icmp' 'exitcond7912' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 487 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 487 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %exitcond7912, void %loop-memcpy-expansion43.split, void %loop-memcpy-residual-header46.loopexit" [backward_fcc/backprop.cpp:40]   --->   Operation 488 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 489 [1/1] (0.00ns)   --->   "%empty_57 = trunc i62 %loop_index44"   --->   Operation 489 'trunc' 'empty_57' <Predicate = (!exitcond7912)> <Delay = 0.00>
ST_108 : Operation 490 [1/1] (0.00ns)   --->   "%loop_index44_cast_cast = zext i7 %empty_57"   --->   Operation 490 'zext' 'loop_index44_cast_cast' <Predicate = (!exitcond7912)> <Delay = 0.00>
ST_108 : Operation 491 [1/1] (0.00ns)   --->   "%b_t_addr_2 = getelementptr i32 %b_t, i32 0, i32 %loop_index44_cast_cast"   --->   Operation 491 'getelementptr' 'b_t_addr_2' <Predicate = (!exitcond7912)> <Delay = 0.00>
ST_108 : Operation 492 [2/2] (3.25ns)   --->   "%b_t_load_1 = load i7 %b_t_addr_2"   --->   Operation 492 'load' 'b_t_load_1' <Predicate = (!exitcond7912)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 109 <SV = 58> <Delay = 3.25>
ST_109 : Operation 493 [1/2] (3.25ns)   --->   "%b_t_load_1 = load i7 %b_t_addr_2"   --->   Operation 493 'load' 'b_t_load_1' <Predicate = (!exitcond7912)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 110 <SV = 59> <Delay = 7.30>
ST_110 : Operation 494 [1/1] (0.00ns)   --->   "%empty_58 = bitcast i32 %b_t_load_1"   --->   Operation 494 'bitcast' 'empty_58' <Predicate = (!exitcond7912)> <Delay = 0.00>
ST_110 : Operation 495 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_5, i32 %empty_58, i4 15"   --->   Operation 495 'write' 'write_ln0' <Predicate = (!exitcond7912)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion43"   --->   Operation 496 'br' 'br_ln0' <Predicate = (!exitcond7912)> <Delay = 0.00>

State 111 <SV = 58> <Delay = 7.30>
ST_111 : Operation 497 [5/5] (7.30ns)   --->   "%empty_70 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:75]   --->   Operation 497 'writeresp' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 59> <Delay = 7.30>
ST_112 : Operation 498 [4/5] (7.30ns)   --->   "%empty_70 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:75]   --->   Operation 498 'writeresp' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 60> <Delay = 7.30>
ST_113 : Operation 499 [3/5] (7.30ns)   --->   "%empty_70 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:75]   --->   Operation 499 'writeresp' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 61> <Delay = 7.30>
ST_114 : Operation 500 [2/5] (7.30ns)   --->   "%empty_70 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:75]   --->   Operation 500 'writeresp' 'empty_70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 62> <Delay = 7.30>
ST_115 : Operation 501 [1/5] (7.30ns)   --->   "%empty_70 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:75]   --->   Operation 501 'writeresp' 'empty_70' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln75 = br void %loop-memcpy-residual-header46" [backward_fcc/backprop.cpp:75]   --->   Operation 502 'br' 'br_ln75' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_115 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln41, void %loop-memcpy-residual-header40, void %loop-memcpy-expansion37.preheader" [backward_fcc/backprop.cpp:75]   --->   Operation 503 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 504 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w_read, i32 2, i32 31"   --->   Operation 504 'partselect' 'p_cast5' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_115 : Operation 505 [1/1] (0.00ns)   --->   "%p_cast11_cast = sext i30 %p_cast5"   --->   Operation 505 'sext' 'p_cast11_cast' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_115 : Operation 506 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i32 %p_cast11_cast"   --->   Operation 506 'getelementptr' 'gmem_addr_6' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_115 : Operation 507 [1/1] (7.30ns)   --->   "%empty_71 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_6, i32 %mul_ln41" [backward_fcc/backprop.cpp:41]   --->   Operation 507 'writereq' 'empty_71' <Predicate = (icmp_ln41)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 508 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion37"   --->   Operation 508 'br' 'br_ln0' <Predicate = (icmp_ln41)> <Delay = 1.58>

State 116 <SV = 63> <Delay = 3.46>
ST_116 : Operation 509 [1/1] (0.00ns)   --->   "%loop_index38 = phi i62 %empty_59, void %loop-memcpy-expansion37.split, i62 0, void %loop-memcpy-expansion37.preheader"   --->   Operation 509 'phi' 'loop_index38' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 510 [1/1] (3.46ns)   --->   "%empty_59 = add i62 %loop_index38, i62 1"   --->   Operation 510 'add' 'empty_59' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 511 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 511 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 512 [1/1] (2.79ns)   --->   "%exitcond7811 = icmp_eq  i62 %loop_index38, i62 %sext_ln41" [backward_fcc/backprop.cpp:41]   --->   Operation 512 'icmp' 'exitcond7811' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 513 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 513 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %exitcond7811, void %loop-memcpy-expansion37.split, void %loop-memcpy-residual-header40.loopexit" [backward_fcc/backprop.cpp:41]   --->   Operation 514 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 515 [1/1] (0.00ns)   --->   "%empty_61 = trunc i62 %loop_index38"   --->   Operation 515 'trunc' 'empty_61' <Predicate = (!exitcond7811)> <Delay = 0.00>
ST_116 : Operation 516 [1/1] (0.00ns)   --->   "%loop_index38_cast_cast = zext i14 %empty_61"   --->   Operation 516 'zext' 'loop_index38_cast_cast' <Predicate = (!exitcond7811)> <Delay = 0.00>
ST_116 : Operation 517 [1/1] (0.00ns)   --->   "%w_t_addr_3 = getelementptr i32 %w_t, i32 0, i32 %loop_index38_cast_cast"   --->   Operation 517 'getelementptr' 'w_t_addr_3' <Predicate = (!exitcond7811)> <Delay = 0.00>
ST_116 : Operation 518 [2/2] (3.25ns)   --->   "%w_t_load_2 = load i14 %w_t_addr_3"   --->   Operation 518 'load' 'w_t_load_2' <Predicate = (!exitcond7811)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 117 <SV = 64> <Delay = 3.25>
ST_117 : Operation 519 [1/2] (3.25ns)   --->   "%w_t_load_2 = load i14 %w_t_addr_3"   --->   Operation 519 'load' 'w_t_load_2' <Predicate = (!exitcond7811)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 118 <SV = 65> <Delay = 7.30>
ST_118 : Operation 520 [1/1] (0.00ns)   --->   "%empty_62 = bitcast i32 %w_t_load_2"   --->   Operation 520 'bitcast' 'empty_62' <Predicate = (!exitcond7811)> <Delay = 0.00>
ST_118 : Operation 521 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_6, i32 %empty_62, i4 15"   --->   Operation 521 'write' 'write_ln0' <Predicate = (!exitcond7811)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion37"   --->   Operation 522 'br' 'br_ln0' <Predicate = (!exitcond7811)> <Delay = 0.00>

State 119 <SV = 64> <Delay = 7.30>
ST_119 : Operation 523 [5/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:76]   --->   Operation 523 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 65> <Delay = 7.30>
ST_120 : Operation 524 [4/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:76]   --->   Operation 524 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 66> <Delay = 7.30>
ST_121 : Operation 525 [3/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:76]   --->   Operation 525 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 67> <Delay = 7.30>
ST_122 : Operation 526 [2/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:76]   --->   Operation 526 'writeresp' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 68> <Delay = 7.30>
ST_123 : Operation 527 [1/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:76]   --->   Operation 527 'writeresp' 'empty_68' <Predicate = (icmp_ln41)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln76 = br void %loop-memcpy-residual-header40" [backward_fcc/backprop.cpp:76]   --->   Operation 528 'br' 'br_ln76' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_123 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln39, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [backward_fcc/backprop.cpp:76]   --->   Operation 529 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 530 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %dx_read, i32 2, i32 31"   --->   Operation 530 'partselect' 'p_cast6' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_123 : Operation 531 [1/1] (0.00ns)   --->   "%p_cast12_cast = sext i30 %p_cast6"   --->   Operation 531 'sext' 'p_cast12_cast' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_123 : Operation 532 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i32 %p_cast12_cast"   --->   Operation 532 'getelementptr' 'gmem_addr_7' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_123 : Operation 533 [1/1] (7.30ns)   --->   "%empty_69 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_7, i32 %xdimension_read"   --->   Operation 533 'writereq' 'empty_69' <Predicate = (icmp_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 534 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 534 'br' 'br_ln0' <Predicate = (icmp_ln39)> <Delay = 1.58>

State 124 <SV = 69> <Delay = 3.46>
ST_124 : Operation 535 [1/1] (0.00ns)   --->   "%loop_index = phi i62 %empty_63, void %loop-memcpy-expansion.split, i62 0, void %loop-memcpy-expansion.preheader"   --->   Operation 535 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 536 [1/1] (3.46ns)   --->   "%empty_63 = add i62 %loop_index, i62 1"   --->   Operation 536 'add' 'empty_63' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 537 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 537 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 538 [1/1] (2.79ns)   --->   "%exitcond10 = icmp_eq  i62 %loop_index, i62 %sext_ln39" [backward_fcc/backprop.cpp:39]   --->   Operation 538 'icmp' 'exitcond10' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 539 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 539 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %exitcond10, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit" [backward_fcc/backprop.cpp:39]   --->   Operation 540 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 541 [1/1] (0.00ns)   --->   "%empty_65 = trunc i62 %loop_index"   --->   Operation 541 'trunc' 'empty_65' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_124 : Operation 542 [1/1] (0.00ns)   --->   "%loop_index_cast_cast = zext i7 %empty_65"   --->   Operation 542 'zext' 'loop_index_cast_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_124 : Operation 543 [1/1] (0.00ns)   --->   "%dx_t_addr_2 = getelementptr i32 %dx_t, i32 0, i32 %loop_index_cast_cast"   --->   Operation 543 'getelementptr' 'dx_t_addr_2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_124 : Operation 544 [2/2] (3.25ns)   --->   "%dx_t_load = load i7 %dx_t_addr_2"   --->   Operation 544 'load' 'dx_t_load' <Predicate = (!exitcond10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 125 <SV = 70> <Delay = 3.25>
ST_125 : Operation 545 [1/2] (3.25ns)   --->   "%dx_t_load = load i7 %dx_t_addr_2"   --->   Operation 545 'load' 'dx_t_load' <Predicate = (!exitcond10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 126 <SV = 71> <Delay = 7.30>
ST_126 : Operation 546 [1/1] (0.00ns)   --->   "%empty_66 = bitcast i32 %dx_t_load"   --->   Operation 546 'bitcast' 'empty_66' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_126 : Operation 547 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_7, i32 %empty_66, i4 15"   --->   Operation 547 'write' 'write_ln0' <Predicate = (!exitcond10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 548 'br' 'br_ln0' <Predicate = (!exitcond10)> <Delay = 0.00>

State 127 <SV = 70> <Delay = 7.30>
ST_127 : Operation 549 [5/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:78]   --->   Operation 549 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 71> <Delay = 7.30>
ST_128 : Operation 550 [4/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:78]   --->   Operation 550 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 72> <Delay = 7.30>
ST_129 : Operation 551 [3/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:78]   --->   Operation 551 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 73> <Delay = 7.30>
ST_130 : Operation 552 [2/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:78]   --->   Operation 552 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 74> <Delay = 7.30>
ST_131 : Operation 553 [1/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:78]   --->   Operation 553 'writeresp' 'empty_67' <Predicate = (icmp_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln78 = br void %loop-memcpy-residual-header" [backward_fcc/backprop.cpp:78]   --->   Operation 554 'br' 'br_ln78' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_131 : Operation 555 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [backward_fcc/backprop.cpp:78]   --->   Operation 555 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'xdimension' [14]  (1 ns)
	'icmp' operation ('icmp_ln39', backward_fcc/backprop.cpp:39) [53]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [58]  (0 ns)
	bus request on port 'gmem' [59]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [59]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [59]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [59]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [59]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [59]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [59]  (7.3 ns)

 <State 9>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index74') with incoming values : ('empty_28') [62]  (0 ns)
	'add' operation ('empty_28') [63]  (3.47 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [69]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_30' on array 'x_t', backward_fcc/backprop.cpp:27 [74]  (3.25 ns)

 <State 12>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln40', backward_fcc/backprop.cpp:40) [80]  (2.47 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1') [85]  (0 ns)
	bus request on port 'gmem' [86]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [86]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [86]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [86]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [86]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [86]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [86]  (7.3 ns)

 <State 20>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index68') with incoming values : ('empty_32') [89]  (0 ns)
	'add' operation ('empty_32') [90]  (3.47 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [96]  (7.3 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_34' on array 'b_t', backward_fcc/backprop.cpp:29 [101]  (3.25 ns)

 <State 23>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln41', backward_fcc/backprop.cpp:41) [106]  (6.91 ns)

 <State 24>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln41', backward_fcc/backprop.cpp:41) [106]  (6.91 ns)

 <State 25>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln41', backward_fcc/backprop.cpp:41) [108]  (2.47 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2') [113]  (0 ns)
	bus request on port 'gmem' (backward_fcc/backprop.cpp:41) [114]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:41) [114]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:41) [114]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:41) [114]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:41) [114]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:41) [114]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:41) [114]  (7.3 ns)

 <State 33>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index62') with incoming values : ('empty_36') [117]  (0 ns)
	'add' operation ('empty_36') [118]  (3.47 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [124]  (7.3 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_38' on array 'w_t', backward_fcc/backprop.cpp:30 [129]  (3.25 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3') [138]  (0 ns)
	bus request on port 'gmem' [139]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [139]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [139]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [139]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [139]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [139]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [139]  (7.3 ns)

 <State 43>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index56') with incoming values : ('empty_40') [142]  (0 ns)
	'add' operation ('empty_40') [143]  (3.47 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [149]  (7.3 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_42' on array 'dx_t', backward_fcc/backprop.cpp:32 [154]  (3.25 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_4') [163]  (0 ns)
	bus request on port 'gmem' [164]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [164]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [164]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [164]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [164]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [164]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [164]  (7.3 ns)

 <State 53>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index50') with incoming values : ('empty_44') [167]  (0 ns)
	'add' operation ('empty_44') [168]  (3.47 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [174]  (7.3 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_46' on array 'dy_t', backward_fcc/backprop.cpp:33 [179]  (3.25 ns)

 <State 56>: 3.96ns
The critical path consists of the following:
	'add' operation ('add_ln46', backward_fcc/backprop.cpp:46) [185]  (1.81 ns)
	'mul' operation of DSP[188] ('mul15_le', backward_fcc/backprop.cpp:46) [188]  (2.15 ns)

 <State 57>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[188] ('mul15_le', backward_fcc/backprop.cpp:46) [188]  (2.15 ns)

 <State 58>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dy_t_addr_1', backward_fcc/backprop.cpp:46) [187]  (0 ns)
	'load' operation ('dy_t_load', backward_fcc/backprop.cpp:48) on array 'dy_t', backward_fcc/backprop.cpp:33 [189]  (3.25 ns)

 <State 59>: 3.25ns
The critical path consists of the following:
	'load' operation ('dy_t_load', backward_fcc/backprop.cpp:48) on array 'dy_t', backward_fcc/backprop.cpp:33 [189]  (3.25 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'phi' operation ('i', backward_fcc/backprop.cpp:46) with incoming values : ('add_ln46_1', backward_fcc/backprop.cpp:46) [192]  (0 ns)
	'add' operation ('add_ln48', backward_fcc/backprop.cpp:48) [204]  (1.81 ns)
	'getelementptr' operation ('w_t_addr_1', backward_fcc/backprop.cpp:48) [206]  (0 ns)
	'load' operation ('w_t_load', backward_fcc/backprop.cpp:48) on array 'w_t', backward_fcc/backprop.cpp:30 [207]  (3.25 ns)

 <State 61>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_t_load', backward_fcc/backprop.cpp:48) on array 'w_t', backward_fcc/backprop.cpp:30 [207]  (3.25 ns)

 <State 62>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul18_le', backward_fcc/backprop.cpp:48) [208]  (5.7 ns)

 <State 63>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul18_le', backward_fcc/backprop.cpp:48) [208]  (5.7 ns)

 <State 64>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul18_le', backward_fcc/backprop.cpp:48) [208]  (5.7 ns)

 <State 65>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul18_le', backward_fcc/backprop.cpp:48) [208]  (5.7 ns)

 <State 66>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln48', backward_fcc/backprop.cpp:48) of variable 'mul18_le', backward_fcc/backprop.cpp:48 on array 'dx_t', backward_fcc/backprop.cpp:32 [209]  (3.25 ns)

 <State 67>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln53', backward_fcc/backprop.cpp:53) [219]  (6.91 ns)

 <State 68>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln53', backward_fcc/backprop.cpp:53) [219]  (6.91 ns)

 <State 69>: 6.77ns
The critical path consists of the following:
	'phi' operation ('i', backward_fcc/backprop.cpp:53) with incoming values : ('select_ln53_1', backward_fcc/backprop.cpp:53) [223]  (0 ns)
	'add' operation ('add_ln53_1', backward_fcc/backprop.cpp:53) [233]  (2.52 ns)
	'select' operation ('select_ln53_2', backward_fcc/backprop.cpp:53) [239]  (0.993 ns)
	'getelementptr' operation ('dy_t_addr_2', backward_fcc/backprop.cpp:53) [241]  (0 ns)
	'load' operation ('dy_t_load_1', backward_fcc/backprop.cpp:53) on array 'dy_t', backward_fcc/backprop.cpp:33 [242]  (3.25 ns)

 <State 70>: 3.25ns
The critical path consists of the following:
	'load' operation ('dy_t_load_1', backward_fcc/backprop.cpp:53) on array 'dy_t', backward_fcc/backprop.cpp:33 [242]  (3.25 ns)

 <State 71>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', backward_fcc/backprop.cpp:55) [250]  (5.7 ns)

 <State 72>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', backward_fcc/backprop.cpp:55) [250]  (5.7 ns)

 <State 73>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', backward_fcc/backprop.cpp:55) [250]  (5.7 ns)

 <State 74>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', backward_fcc/backprop.cpp:55) [250]  (5.7 ns)

 <State 75>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dw_addr', backward_fcc/backprop.cpp:55) [253]  (0 ns)
	'store' operation ('store_ln55', backward_fcc/backprop.cpp:55) of variable 'mul', backward_fcc/backprop.cpp:55 on array 'dw', backward_fcc/backprop.cpp:37 [254]  (3.25 ns)

 <State 76>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', backward_fcc/backprop.cpp:60) with incoming values : ('add_ln60', backward_fcc/backprop.cpp:60) [260]  (1.59 ns)

 <State 77>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', backward_fcc/backprop.cpp:60) with incoming values : ('add_ln60', backward_fcc/backprop.cpp:60) [260]  (0 ns)
	'getelementptr' operation ('dy_t_addr_3', backward_fcc/backprop.cpp:61) [270]  (0 ns)
	'load' operation ('dy_t_load_2', backward_fcc/backprop.cpp:61) on array 'dy_t', backward_fcc/backprop.cpp:33 [271]  (3.25 ns)

 <State 78>: 6.51ns
The critical path consists of the following:
	'load' operation ('dy_t_load_2', backward_fcc/backprop.cpp:61) on array 'dy_t', backward_fcc/backprop.cpp:33 [271]  (3.25 ns)
	'store' operation ('store_ln61', backward_fcc/backprop.cpp:61) of variable 'dy_t_load_2', backward_fcc/backprop.cpp:61 on array 'db', backward_fcc/backprop.cpp:36 [273]  (3.25 ns)

 <State 79>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', backward_fcc/backprop.cpp:64) with incoming values : ('add_ln64', backward_fcc/backprop.cpp:64) [278]  (1.59 ns)

 <State 80>: 9.77ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_5') [333]  (0 ns)
	bus request on port 'gmem' [334]  (7.3 ns)
	blocking operation 2.47 ns on control path)

 <State 81>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[286] ('empty_52', backward_fcc/backprop.cpp:64) [286]  (2.15 ns)

 <State 82>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[286] ('empty_52', backward_fcc/backprop.cpp:64) [286]  (2.15 ns)

 <State 83>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', backward_fcc/backprop.cpp:65) with incoming values : ('add_ln65', backward_fcc/backprop.cpp:65) [291]  (1.59 ns)

 <State 84>: 5.07ns
The critical path consists of the following:
	'phi' operation ('j', backward_fcc/backprop.cpp:65) with incoming values : ('add_ln65', backward_fcc/backprop.cpp:65) [291]  (0 ns)
	'add' operation ('add_ln67', backward_fcc/backprop.cpp:67) [299]  (1.81 ns)
	'getelementptr' operation ('dw_addr_1', backward_fcc/backprop.cpp:67) [301]  (0 ns)
	'load' operation ('dw_load', backward_fcc/backprop.cpp:67) on array 'dw', backward_fcc/backprop.cpp:37 [302]  (3.25 ns)

 <State 85>: 3.25ns
The critical path consists of the following:
	'load' operation ('dw_load', backward_fcc/backprop.cpp:67) on array 'dw', backward_fcc/backprop.cpp:37 [302]  (3.25 ns)

 <State 86>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul2', backward_fcc/backprop.cpp:67) [303]  (5.7 ns)

 <State 87>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul2', backward_fcc/backprop.cpp:67) [303]  (5.7 ns)

 <State 88>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul2', backward_fcc/backprop.cpp:67) [303]  (5.7 ns)

 <State 89>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul2', backward_fcc/backprop.cpp:67) [303]  (5.7 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', backward_fcc/backprop.cpp:67) [310]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', backward_fcc/backprop.cpp:67) [310]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', backward_fcc/backprop.cpp:67) [310]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', backward_fcc/backprop.cpp:67) [310]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', backward_fcc/backprop.cpp:67) [310]  (7.26 ns)

 <State 95>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln67', backward_fcc/backprop.cpp:67) of variable 'sub', backward_fcc/backprop.cpp:67 on array 'w_t', backward_fcc/backprop.cpp:30 [311]  (3.25 ns)

 <State 96>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('db_addr_1', backward_fcc/backprop.cpp:71) [318]  (0 ns)
	'load' operation ('db_load', backward_fcc/backprop.cpp:71) on array 'db', backward_fcc/backprop.cpp:36 [319]  (3.25 ns)

 <State 97>: 3.25ns
The critical path consists of the following:
	'load' operation ('db_load', backward_fcc/backprop.cpp:71) on array 'db', backward_fcc/backprop.cpp:36 [319]  (3.25 ns)

 <State 98>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul1', backward_fcc/backprop.cpp:71) [320]  (5.7 ns)

 <State 99>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul1', backward_fcc/backprop.cpp:71) [320]  (5.7 ns)

 <State 100>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul1', backward_fcc/backprop.cpp:71) [320]  (5.7 ns)

 <State 101>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul1', backward_fcc/backprop.cpp:71) [320]  (5.7 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', backward_fcc/backprop.cpp:71) [323]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', backward_fcc/backprop.cpp:71) [323]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', backward_fcc/backprop.cpp:71) [323]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', backward_fcc/backprop.cpp:71) [323]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', backward_fcc/backprop.cpp:71) [323]  (7.26 ns)

 <State 107>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln71', backward_fcc/backprop.cpp:71) of variable 'sub1', backward_fcc/backprop.cpp:71 on array 'b_t', backward_fcc/backprop.cpp:29 [324]  (3.25 ns)

 <State 108>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index44') with incoming values : ('empty_55') [337]  (0 ns)
	'add' operation ('empty_55') [338]  (3.47 ns)

 <State 109>: 3.25ns
The critical path consists of the following:
	'load' operation ('b_t_load_1') on array 'b_t', backward_fcc/backprop.cpp:29 [347]  (3.25 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [349]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:75) [352]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:75) [352]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:75) [352]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:75) [352]  (7.3 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:75) [352]  (7.3 ns)

 <State 116>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index38') with incoming values : ('empty_59') [363]  (0 ns)
	'add' operation ('empty_59') [364]  (3.47 ns)

 <State 117>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_t_load_2') on array 'w_t', backward_fcc/backprop.cpp:30 [373]  (3.25 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [375]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:76) [378]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:76) [378]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:76) [378]  (7.3 ns)

 <State 122>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:76) [378]  (7.3 ns)

 <State 123>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:76) [378]  (7.3 ns)

 <State 124>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_63') [389]  (0 ns)
	'add' operation ('empty_63') [390]  (3.47 ns)

 <State 125>: 3.25ns
The critical path consists of the following:
	'load' operation ('dx_t_load') on array 'dx_t', backward_fcc/backprop.cpp:32 [399]  (3.25 ns)

 <State 126>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [401]  (7.3 ns)

 <State 127>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:78) [404]  (7.3 ns)

 <State 128>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:78) [404]  (7.3 ns)

 <State 129>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:78) [404]  (7.3 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:78) [404]  (7.3 ns)

 <State 131>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:78) [404]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
