{
  "module_name": "registers.h",
  "hash_id": "ab26a6819594b90a4917ed429fcfa01dd03da8bce3d7e48c0c9c4c92e3d0f55c",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/mt6332/registers.h",
  "human_readable_source": " \n \n\n#ifndef __MFD_MT6332_REGISTERS_H__\n#define __MFD_MT6332_REGISTERS_H__\n\n \n#define MT6332_HWCID              0x8000\n#define MT6332_SWCID              0x8002\n#define MT6332_TOP_CON            0x8004\n#define MT6332_DDR_VREF_AP_CON    0x8006\n#define MT6332_DDR_VREF_DQ_CON    0x8008\n#define MT6332_DDR_VREF_CA_CON    0x800A\n#define MT6332_TEST_OUT           0x800C\n#define MT6332_TEST_CON0          0x800E\n#define MT6332_TEST_CON1          0x8010\n#define MT6332_TESTMODE_SW        0x8012\n#define MT6332_TESTMODE_ANA       0x8014\n#define MT6332_TDSEL_CON          0x8016\n#define MT6332_RDSEL_CON          0x8018\n#define MT6332_SMT_CON0           0x801A\n#define MT6332_SMT_CON1           0x801C\n#define MT6332_DRV_CON0           0x801E\n#define MT6332_DRV_CON1           0x8020\n#define MT6332_DRV_CON2           0x8022\n#define MT6332_EN_STATUS0         0x8024\n#define MT6332_OCSTATUS0          0x8026\n#define MT6332_TOP_STATUS         0x8028\n#define MT6332_TOP_STATUS_SET     0x802A\n#define MT6332_TOP_STATUS_CLR     0x802C\n#define MT6332_FLASH_CON0         0x802E\n#define MT6332_FLASH_CON1         0x8030\n#define MT6332_FLASH_CON2         0x8032\n#define MT6332_CORE_CON0          0x8034\n#define MT6332_CORE_CON1          0x8036\n#define MT6332_CORE_CON2          0x8038\n#define MT6332_CORE_CON3          0x803A\n#define MT6332_CORE_CON4          0x803C\n#define MT6332_CORE_CON5          0x803E\n#define MT6332_CORE_CON6          0x8040\n#define MT6332_CORE_CON7          0x8042\n#define MT6332_CORE_CON8          0x8044\n#define MT6332_CORE_CON9          0x8046\n#define MT6332_CORE_CON10         0x8048\n#define MT6332_CORE_CON11         0x804A\n#define MT6332_CORE_CON12         0x804C\n#define MT6332_CORE_CON13         0x804E\n#define MT6332_CORE_CON14         0x8050\n#define MT6332_CORE_CON15         0x8052\n#define MT6332_STA_CON0           0x8054\n#define MT6332_STA_CON1           0x8056\n#define MT6332_STA_CON2           0x8058\n#define MT6332_STA_CON3           0x805A\n#define MT6332_STA_CON4           0x805C\n#define MT6332_STA_CON5           0x805E\n#define MT6332_STA_CON6           0x8060\n#define MT6332_STA_CON7           0x8062\n#define MT6332_CHR_CON0           0x8064\n#define MT6332_CHR_CON1           0x8066\n#define MT6332_CHR_CON2           0x8068\n#define MT6332_CHR_CON3           0x806A\n#define MT6332_CHR_CON4           0x806C\n#define MT6332_CHR_CON5           0x806E\n#define MT6332_CHR_CON6           0x8070\n#define MT6332_CHR_CON7           0x8072\n#define MT6332_CHR_CON8           0x8074\n#define MT6332_CHR_CON9           0x8076\n#define MT6332_CHR_CON10          0x8078\n#define MT6332_CHR_CON11          0x807A\n#define MT6332_CHR_CON12          0x807C\n#define MT6332_CHR_CON13          0x807E\n#define MT6332_CHR_CON14          0x8080\n#define MT6332_CHR_CON15          0x8082\n#define MT6332_BOOST_CON0         0x8084\n#define MT6332_BOOST_CON1         0x8086\n#define MT6332_BOOST_CON2         0x8088\n#define MT6332_BOOST_CON3         0x808A\n#define MT6332_BOOST_CON4         0x808C\n#define MT6332_BOOST_CON5         0x808E\n#define MT6332_BOOST_CON6         0x8090\n#define MT6332_BOOST_CON7         0x8092\n#define MT6332_TOP_CKPDN_CON0     0x8094\n#define MT6332_TOP_CKPDN_CON0_SET 0x8096\n#define MT6332_TOP_CKPDN_CON0_CLR 0x8098\n#define MT6332_TOP_CKPDN_CON1     0x809A\n#define MT6332_TOP_CKPDN_CON1_SET 0x809C\n#define MT6332_TOP_CKPDN_CON1_CLR 0x809E\n#define MT6332_TOP_CKPDN_CON2     0x80A0\n#define MT6332_TOP_CKPDN_CON2_SET 0x80A2\n#define MT6332_TOP_CKPDN_CON2_CLR 0x80A4\n#define MT6332_TOP_CKSEL_CON0     0x80A6\n#define MT6332_TOP_CKSEL_CON0_SET 0x80A8\n#define MT6332_TOP_CKSEL_CON0_CLR 0x80AA\n#define MT6332_TOP_CKSEL_CON1     0x80AC\n#define MT6332_TOP_CKSEL_CON1_SET 0x80AE\n#define MT6332_TOP_CKSEL_CON1_CLR 0x80B0\n#define MT6332_TOP_CKHWEN_CON     0x80B2\n#define MT6332_TOP_CKHWEN_CON_SET 0x80B4\n#define MT6332_TOP_CKHWEN_CON_CLR 0x80B6\n#define MT6332_TOP_CKTST_CON0     0x80B8\n#define MT6332_TOP_CKTST_CON1     0x80BA\n#define MT6332_TOP_RST_CON        0x80BC\n#define MT6332_TOP_RST_CON_SET    0x80BE\n#define MT6332_TOP_RST_CON_CLR    0x80C0\n#define MT6332_TOP_RST_MISC       0x80C2\n#define MT6332_TOP_RST_MISC_SET   0x80C4\n#define MT6332_TOP_RST_MISC_CLR   0x80C6\n#define MT6332_INT_CON0           0x80C8\n#define MT6332_INT_CON0_SET       0x80CA\n#define MT6332_INT_CON0_CLR       0x80CC\n#define MT6332_INT_CON1           0x80CE\n#define MT6332_INT_CON1_SET       0x80D0\n#define MT6332_INT_CON1_CLR       0x80D2\n#define MT6332_INT_CON2           0x80D4\n#define MT6332_INT_CON2_SET       0x80D6\n#define MT6332_INT_CON2_CLR       0x80D8\n#define MT6332_INT_CON3           0x80DA\n#define MT6332_INT_CON3_SET       0x80DC\n#define MT6332_INT_CON3_CLR       0x80DE\n#define MT6332_CHRWDT_CON0        0x80E0\n#define MT6332_CHRWDT_STATUS0     0x80E2\n#define MT6332_INT_STATUS0        0x80E4\n#define MT6332_INT_STATUS1        0x80E6\n#define MT6332_INT_STATUS2        0x80E8\n#define MT6332_INT_STATUS3        0x80EA\n#define MT6332_OC_GEAR_0          0x80EC\n#define MT6332_OC_GEAR_1          0x80EE\n#define MT6332_OC_GEAR_2          0x80F0\n#define MT6332_INT_MISC_CON       0x80F2\n#define MT6332_RG_SPI_CON         0x80F4\n#define MT6332_DEW_DIO_EN         0x80F6\n#define MT6332_DEW_READ_TEST      0x80F8\n#define MT6332_DEW_WRITE_TEST     0x80FA\n#define MT6332_DEW_CRC_SWRST      0x80FC\n#define MT6332_DEW_CRC_EN         0x80FE\n#define MT6332_DEW_CRC_VAL        0x8100\n#define MT6332_DEW_DBG_MON_SEL    0x8102\n#define MT6332_DEW_CIPHER_KEY_SEL 0x8104\n#define MT6332_DEW_CIPHER_IV_SEL  0x8106\n#define MT6332_DEW_CIPHER_EN      0x8108\n#define MT6332_DEW_CIPHER_RDY     0x810A\n#define MT6332_DEW_CIPHER_MODE    0x810C\n#define MT6332_DEW_CIPHER_SWRST   0x810E\n#define MT6332_DEW_RDDMY_NO       0x8110\n#define MT6332_INT_STA            0x8112\n#define MT6332_BIF_CON0           0x8114\n#define MT6332_BIF_CON1           0x8116\n#define MT6332_BIF_CON2           0x8118\n#define MT6332_BIF_CON3           0x811A\n#define MT6332_BIF_CON4           0x811C\n#define MT6332_BIF_CON5           0x811E\n#define MT6332_BIF_CON6           0x8120\n#define MT6332_BIF_CON7           0x8122\n#define MT6332_BIF_CON8           0x8124\n#define MT6332_BIF_CON9           0x8126\n#define MT6332_BIF_CON10          0x8128\n#define MT6332_BIF_CON11          0x812A\n#define MT6332_BIF_CON12          0x812C\n#define MT6332_BIF_CON13          0x812E\n#define MT6332_BIF_CON14          0x8130\n#define MT6332_BIF_CON15          0x8132\n#define MT6332_BIF_CON16          0x8134\n#define MT6332_BIF_CON17          0x8136\n#define MT6332_BIF_CON18          0x8138\n#define MT6332_BIF_CON19          0x813A\n#define MT6332_BIF_CON20          0x813C\n#define MT6332_BIF_CON21          0x813E\n#define MT6332_BIF_CON22          0x8140\n#define MT6332_BIF_CON23          0x8142\n#define MT6332_BIF_CON24          0x8144\n#define MT6332_BIF_CON25          0x8146\n#define MT6332_BIF_CON26          0x8148\n#define MT6332_BIF_CON27          0x814A\n#define MT6332_BIF_CON28          0x814C\n#define MT6332_BIF_CON29          0x814E\n#define MT6332_BIF_CON30          0x8150\n#define MT6332_BIF_CON31          0x8152\n#define MT6332_BIF_CON32          0x8154\n#define MT6332_BIF_CON33          0x8156\n#define MT6332_BIF_CON34          0x8158\n#define MT6332_BIF_CON35          0x815A\n#define MT6332_BIF_CON36          0x815C\n#define MT6332_BATON_CON0         0x815E\n#define MT6332_BIF_CON37          0x8160\n#define MT6332_BIF_CON38          0x8162\n#define MT6332_CHR_CON16          0x8164\n#define MT6332_CHR_CON17          0x8166\n#define MT6332_CHR_CON18          0x8168\n#define MT6332_CHR_CON19          0x816A\n#define MT6332_CHR_CON20          0x816C\n#define MT6332_CHR_CON21          0x816E\n#define MT6332_CHR_CON22          0x8170\n#define MT6332_CHR_CON23          0x8172\n#define MT6332_CHR_CON24          0x8174\n#define MT6332_CHR_CON25          0x8176\n#define MT6332_STA_CON8           0x8178\n#define MT6332_BUCK_ALL_CON0      0x8400\n#define MT6332_BUCK_ALL_CON1      0x8402\n#define MT6332_BUCK_ALL_CON2      0x8404\n#define MT6332_BUCK_ALL_CON3      0x8406\n#define MT6332_BUCK_ALL_CON4      0x8408\n#define MT6332_BUCK_ALL_CON5      0x840A\n#define MT6332_BUCK_ALL_CON6      0x840C\n#define MT6332_BUCK_ALL_CON7      0x840E\n#define MT6332_BUCK_ALL_CON8      0x8410\n#define MT6332_BUCK_ALL_CON9      0x8412\n#define MT6332_BUCK_ALL_CON10     0x8414\n#define MT6332_BUCK_ALL_CON11     0x8416\n#define MT6332_BUCK_ALL_CON12     0x8418\n#define MT6332_BUCK_ALL_CON13     0x841A\n#define MT6332_BUCK_ALL_CON14     0x841C\n#define MT6332_BUCK_ALL_CON15     0x841E\n#define MT6332_BUCK_ALL_CON16     0x8420\n#define MT6332_BUCK_ALL_CON17     0x8422\n#define MT6332_BUCK_ALL_CON18     0x8424\n#define MT6332_BUCK_ALL_CON19     0x8426\n#define MT6332_BUCK_ALL_CON20     0x8428\n#define MT6332_BUCK_ALL_CON21     0x842A\n#define MT6332_BUCK_ALL_CON22     0x842C\n#define MT6332_BUCK_ALL_CON23     0x842E\n#define MT6332_BUCK_ALL_CON24     0x8430\n#define MT6332_BUCK_ALL_CON25     0x8432\n#define MT6332_BUCK_ALL_CON26     0x8434\n#define MT6332_BUCK_ALL_CON27     0x8436\n#define MT6332_VDRAM_CON0         0x8438\n#define MT6332_VDRAM_CON1         0x843A\n#define MT6332_VDRAM_CON2         0x843C\n#define MT6332_VDRAM_CON3         0x843E\n#define MT6332_VDRAM_CON4         0x8440\n#define MT6332_VDRAM_CON5         0x8442\n#define MT6332_VDRAM_CON6         0x8444\n#define MT6332_VDRAM_CON7         0x8446\n#define MT6332_VDRAM_CON8         0x8448\n#define MT6332_VDRAM_CON9         0x844A\n#define MT6332_VDRAM_CON10        0x844C\n#define MT6332_VDRAM_CON11        0x844E\n#define MT6332_VDRAM_CON12        0x8450\n#define MT6332_VDRAM_CON13        0x8452\n#define MT6332_VDRAM_CON14        0x8454\n#define MT6332_VDRAM_CON15        0x8456\n#define MT6332_VDRAM_CON16        0x8458\n#define MT6332_VDRAM_CON17        0x845A\n#define MT6332_VDRAM_CON18        0x845C\n#define MT6332_VDRAM_CON19        0x845E\n#define MT6332_VDRAM_CON20        0x8460\n#define MT6332_VDRAM_CON21        0x8462\n#define MT6332_VDVFS2_CON0        0x8464\n#define MT6332_VDVFS2_CON1        0x8466\n#define MT6332_VDVFS2_CON2        0x8468\n#define MT6332_VDVFS2_CON3        0x846A\n#define MT6332_VDVFS2_CON4        0x846C\n#define MT6332_VDVFS2_CON5        0x846E\n#define MT6332_VDVFS2_CON6        0x8470\n#define MT6332_VDVFS2_CON7        0x8472\n#define MT6332_VDVFS2_CON8        0x8474\n#define MT6332_VDVFS2_CON9        0x8476\n#define MT6332_VDVFS2_CON10       0x8478\n#define MT6332_VDVFS2_CON11       0x847A\n#define MT6332_VDVFS2_CON12       0x847C\n#define MT6332_VDVFS2_CON13       0x847E\n#define MT6332_VDVFS2_CON14       0x8480\n#define MT6332_VDVFS2_CON15       0x8482\n#define MT6332_VDVFS2_CON16       0x8484\n#define MT6332_VDVFS2_CON17       0x8486\n#define MT6332_VDVFS2_CON18       0x8488\n#define MT6332_VDVFS2_CON19       0x848A\n#define MT6332_VDVFS2_CON20       0x848C\n#define MT6332_VDVFS2_CON21       0x848E\n#define MT6332_VDVFS2_CON22       0x8490\n#define MT6332_VDVFS2_CON23       0x8492\n#define MT6332_VDVFS2_CON24       0x8494\n#define MT6332_VDVFS2_CON25       0x8496\n#define MT6332_VDVFS2_CON26       0x8498\n#define MT6332_VDVFS2_CON27       0x849A\n#define MT6332_VRF1_CON0          0x849C\n#define MT6332_VRF1_CON1          0x849E\n#define MT6332_VRF1_CON2          0x84A0\n#define MT6332_VRF1_CON3          0x84A2\n#define MT6332_VRF1_CON4          0x84A4\n#define MT6332_VRF1_CON5          0x84A6\n#define MT6332_VRF1_CON6          0x84A8\n#define MT6332_VRF1_CON7          0x84AA\n#define MT6332_VRF1_CON8          0x84AC\n#define MT6332_VRF1_CON9          0x84AE\n#define MT6332_VRF1_CON10         0x84B0\n#define MT6332_VRF1_CON11         0x84B2\n#define MT6332_VRF1_CON12         0x84B4\n#define MT6332_VRF1_CON13         0x84B6\n#define MT6332_VRF1_CON14         0x84B8\n#define MT6332_VRF1_CON15         0x84BA\n#define MT6332_VRF1_CON16         0x84BC\n#define MT6332_VRF1_CON17         0x84BE\n#define MT6332_VRF1_CON18         0x84C0\n#define MT6332_VRF1_CON19         0x84C2\n#define MT6332_VRF1_CON20         0x84C4\n#define MT6332_VRF1_CON21         0x84C6\n#define MT6332_VRF2_CON0          0x84C8\n#define MT6332_VRF2_CON1          0x84CA\n#define MT6332_VRF2_CON2          0x84CC\n#define MT6332_VRF2_CON3          0x84CE\n#define MT6332_VRF2_CON4          0x84D0\n#define MT6332_VRF2_CON5          0x84D2\n#define MT6332_VRF2_CON6          0x84D4\n#define MT6332_VRF2_CON7          0x84D6\n#define MT6332_VRF2_CON8          0x84D8\n#define MT6332_VRF2_CON9          0x84DA\n#define MT6332_VRF2_CON10         0x84DC\n#define MT6332_VRF2_CON11         0x84DE\n#define MT6332_VRF2_CON12         0x84E0\n#define MT6332_VRF2_CON13         0x84E2\n#define MT6332_VRF2_CON14         0x84E4\n#define MT6332_VRF2_CON15         0x84E6\n#define MT6332_VRF2_CON16         0x84E8\n#define MT6332_VRF2_CON17         0x84EA\n#define MT6332_VRF2_CON18         0x84EC\n#define MT6332_VRF2_CON19         0x84EE\n#define MT6332_VRF2_CON20         0x84F0\n#define MT6332_VRF2_CON21         0x84F2\n#define MT6332_VPA_CON0           0x84F4\n#define MT6332_VPA_CON1           0x84F6\n#define MT6332_VPA_CON2           0x84F8\n#define MT6332_VPA_CON3           0x84FC\n#define MT6332_VPA_CON4           0x84FE\n#define MT6332_VPA_CON5           0x8500\n#define MT6332_VPA_CON6           0x8502\n#define MT6332_VPA_CON7           0x8504\n#define MT6332_VPA_CON8           0x8506\n#define MT6332_VPA_CON9           0x8508\n#define MT6332_VPA_CON10          0x850A\n#define MT6332_VPA_CON11          0x850C\n#define MT6332_VPA_CON12          0x850E\n#define MT6332_VPA_CON13          0x8510\n#define MT6332_VPA_CON14          0x8512\n#define MT6332_VPA_CON15          0x8514\n#define MT6332_VPA_CON16          0x8516\n#define MT6332_VPA_CON17          0x8518\n#define MT6332_VPA_CON18          0x851A\n#define MT6332_VPA_CON19          0x851C\n#define MT6332_VPA_CON20          0x851E\n#define MT6332_VPA_CON21          0x8520\n#define MT6332_VPA_CON22          0x8522\n#define MT6332_VPA_CON23          0x8524\n#define MT6332_VPA_CON24          0x8526\n#define MT6332_VPA_CON25          0x8528\n#define MT6332_VSBST_CON0         0x852A\n#define MT6332_VSBST_CON1         0x852C\n#define MT6332_VSBST_CON2         0x852E\n#define MT6332_VSBST_CON3         0x8530\n#define MT6332_VSBST_CON4         0x8532\n#define MT6332_VSBST_CON5         0x8534\n#define MT6332_VSBST_CON6         0x8536\n#define MT6332_VSBST_CON7         0x8538\n#define MT6332_VSBST_CON8         0x853A\n#define MT6332_VSBST_CON9         0x853C\n#define MT6332_VSBST_CON10        0x853E\n#define MT6332_VSBST_CON11        0x8540\n#define MT6332_VSBST_CON12        0x8542\n#define MT6332_VSBST_CON13        0x8544\n#define MT6332_VSBST_CON14        0x8546\n#define MT6332_VSBST_CON15        0x8548\n#define MT6332_VSBST_CON16        0x854A\n#define MT6332_VSBST_CON17        0x854C\n#define MT6332_VSBST_CON18        0x854E\n#define MT6332_VSBST_CON19        0x8550\n#define MT6332_VSBST_CON20        0x8552\n#define MT6332_VSBST_CON21        0x8554\n#define MT6332_BUCK_K_CON0        0x8556\n#define MT6332_BUCK_K_CON1        0x8558\n#define MT6332_BUCK_K_CON2        0x855A\n#define MT6332_BUCK_K_CON3        0x855C\n#define MT6332_BUCK_K_CON4        0x855E\n#define MT6332_BUCK_K_CON5        0x8560\n#define MT6332_AUXADC_ADC0        0x8800\n#define MT6332_AUXADC_ADC1        0x8802\n#define MT6332_AUXADC_ADC2        0x8804\n#define MT6332_AUXADC_ADC3        0x8806\n#define MT6332_AUXADC_ADC4        0x8808\n#define MT6332_AUXADC_ADC5        0x880A\n#define MT6332_AUXADC_ADC6        0x880C\n#define MT6332_AUXADC_ADC7        0x880E\n#define MT6332_AUXADC_ADC8        0x8810\n#define MT6332_AUXADC_ADC9        0x8812\n#define MT6332_AUXADC_ADC10       0x8814\n#define MT6332_AUXADC_ADC11       0x8816\n#define MT6332_AUXADC_ADC12       0x8818\n#define MT6332_AUXADC_ADC13       0x881A\n#define MT6332_AUXADC_ADC14       0x881C\n#define MT6332_AUXADC_ADC15       0x881E\n#define MT6332_AUXADC_ADC16       0x8820\n#define MT6332_AUXADC_ADC17       0x8822\n#define MT6332_AUXADC_ADC18       0x8824\n#define MT6332_AUXADC_ADC19       0x8826\n#define MT6332_AUXADC_ADC20       0x8828\n#define MT6332_AUXADC_ADC21       0x882A\n#define MT6332_AUXADC_ADC22       0x882C\n#define MT6332_AUXADC_ADC23       0x882E\n#define MT6332_AUXADC_ADC24       0x8830\n#define MT6332_AUXADC_ADC25       0x8832\n#define MT6332_AUXADC_ADC26       0x8834\n#define MT6332_AUXADC_ADC27       0x8836\n#define MT6332_AUXADC_ADC28       0x8838\n#define MT6332_AUXADC_ADC29       0x883A\n#define MT6332_AUXADC_ADC30       0x883C\n#define MT6332_AUXADC_ADC31       0x883E\n#define MT6332_AUXADC_ADC32       0x8840\n#define MT6332_AUXADC_ADC33       0x8842\n#define MT6332_AUXADC_ADC34       0x8844\n#define MT6332_AUXADC_ADC35       0x8846\n#define MT6332_AUXADC_ADC36       0x8848\n#define MT6332_AUXADC_ADC37       0x884A\n#define MT6332_AUXADC_ADC38       0x884C\n#define MT6332_AUXADC_ADC39       0x884E\n#define MT6332_AUXADC_ADC40       0x8850\n#define MT6332_AUXADC_ADC41       0x8852\n#define MT6332_AUXADC_ADC42       0x8854\n#define MT6332_AUXADC_ADC43       0x8856\n#define MT6332_AUXADC_STA0        0x8858\n#define MT6332_AUXADC_STA1        0x885A\n#define MT6332_AUXADC_RQST0       0x885C\n#define MT6332_AUXADC_RQST0_SET   0x885E\n#define MT6332_AUXADC_RQST0_CLR   0x8860\n#define MT6332_AUXADC_RQST1       0x8862\n#define MT6332_AUXADC_RQST1_SET   0x8864\n#define MT6332_AUXADC_RQST1_CLR   0x8866\n#define MT6332_AUXADC_CON0        0x8868\n#define MT6332_AUXADC_CON1        0x886A\n#define MT6332_AUXADC_CON2        0x886C\n#define MT6332_AUXADC_CON3        0x886E\n#define MT6332_AUXADC_CON4        0x8870\n#define MT6332_AUXADC_CON5        0x8872\n#define MT6332_AUXADC_CON6        0x8874\n#define MT6332_AUXADC_CON7        0x8876\n#define MT6332_AUXADC_CON8        0x8878\n#define MT6332_AUXADC_CON9        0x887A\n#define MT6332_AUXADC_CON10       0x887C\n#define MT6332_AUXADC_CON11       0x887E\n#define MT6332_AUXADC_CON12       0x8880\n#define MT6332_AUXADC_CON13       0x8882\n#define MT6332_AUXADC_CON14       0x8884\n#define MT6332_AUXADC_CON15       0x8886\n#define MT6332_AUXADC_CON16       0x8888\n#define MT6332_AUXADC_CON17       0x888A\n#define MT6332_AUXADC_CON18       0x888C\n#define MT6332_AUXADC_CON19       0x888E\n#define MT6332_AUXADC_CON20       0x8890\n#define MT6332_AUXADC_CON21       0x8892\n#define MT6332_AUXADC_CON22       0x8894\n#define MT6332_AUXADC_CON23       0x8896\n#define MT6332_AUXADC_CON24       0x8898\n#define MT6332_AUXADC_CON25       0x889A\n#define MT6332_AUXADC_CON26       0x889C\n#define MT6332_AUXADC_CON27       0x889E\n#define MT6332_AUXADC_CON28       0x88A0\n#define MT6332_AUXADC_CON29       0x88A2\n#define MT6332_AUXADC_CON30       0x88A4\n#define MT6332_AUXADC_CON31       0x88A6\n#define MT6332_AUXADC_CON32       0x88A8\n#define MT6332_AUXADC_CON33       0x88AA\n#define MT6332_AUXADC_CON34       0x88AC\n#define MT6332_AUXADC_CON35       0x88AE\n#define MT6332_AUXADC_CON36       0x88B0\n#define MT6332_AUXADC_CON37       0x88B2\n#define MT6332_AUXADC_CON38       0x88B4\n#define MT6332_AUXADC_CON39       0x88B6\n#define MT6332_AUXADC_CON40       0x88B8\n#define MT6332_AUXADC_CON41       0x88BA\n#define MT6332_AUXADC_CON42       0x88BC\n#define MT6332_AUXADC_CON43       0x88BE\n#define MT6332_AUXADC_CON44       0x88C0\n#define MT6332_AUXADC_CON45       0x88C2\n#define MT6332_AUXADC_CON46       0x88C4\n#define MT6332_AUXADC_CON47       0x88C6\n#define MT6332_STRUP_CONA0        0x8C00\n#define MT6332_STRUP_CONA1        0x8C02\n#define MT6332_STRUP_CONA2        0x8C04\n#define MT6332_STRUP_CON0         0x8C06\n#define MT6332_STRUP_CON2         0x8C08\n#define MT6332_STRUP_CON3         0x8C0A\n#define MT6332_STRUP_CON4         0x8C0C\n#define MT6332_STRUP_CON5         0x8C0E\n#define MT6332_STRUP_CON6         0x8C10\n#define MT6332_STRUP_CON7         0x8C12\n#define MT6332_STRUP_CON8         0x8C14\n#define MT6332_STRUP_CON9         0x8C16\n#define MT6332_STRUP_CON10        0x8C18\n#define MT6332_STRUP_CON11        0x8C1A\n#define MT6332_STRUP_CON12        0x8C1C\n#define MT6332_STRUP_CON13        0x8C1E\n#define MT6332_STRUP_CON14        0x8C20\n#define MT6332_STRUP_CON15        0x8C22\n#define MT6332_STRUP_CON16        0x8C24\n#define MT6332_STRUP_CON17        0x8C26\n#define MT6332_FGADC_CON0         0x8C28\n#define MT6332_FGADC_CON1         0x8C2A\n#define MT6332_FGADC_CON2         0x8C2C\n#define MT6332_FGADC_CON3         0x8C2E\n#define MT6332_FGADC_CON4         0x8C30\n#define MT6332_FGADC_CON5         0x8C32\n#define MT6332_FGADC_CON6         0x8C34\n#define MT6332_FGADC_CON7         0x8C36\n#define MT6332_FGADC_CON8         0x8C38\n#define MT6332_FGADC_CON9         0x8C3A\n#define MT6332_FGADC_CON10        0x8C3C\n#define MT6332_FGADC_CON11        0x8C3E\n#define MT6332_FGADC_CON12        0x8C40\n#define MT6332_FGADC_CON13        0x8C42\n#define MT6332_FGADC_CON14        0x8C44\n#define MT6332_FGADC_CON15        0x8C46\n#define MT6332_FGADC_CON16        0x8C48\n#define MT6332_FGADC_CON17        0x8C4A\n#define MT6332_FGADC_CON18        0x8C4C\n#define MT6332_FGADC_CON19        0x8C4E\n#define MT6332_FGADC_CON20        0x8C50\n#define MT6332_FGADC_CON21        0x8C52\n#define MT6332_FGADC_CON22        0x8C54\n#define MT6332_OTP_CON0           0x8C56\n#define MT6332_OTP_CON1           0x8C58\n#define MT6332_OTP_CON2           0x8C5A\n#define MT6332_OTP_CON3           0x8C5C\n#define MT6332_OTP_CON4           0x8C5E\n#define MT6332_OTP_CON5           0x8C60\n#define MT6332_OTP_CON6           0x8C62\n#define MT6332_OTP_CON7           0x8C64\n#define MT6332_OTP_CON8           0x8C66\n#define MT6332_OTP_CON9           0x8C68\n#define MT6332_OTP_CON10          0x8C6A\n#define MT6332_OTP_CON11          0x8C6C\n#define MT6332_OTP_CON12          0x8C6E\n#define MT6332_OTP_CON13          0x8C70\n#define MT6332_OTP_CON14          0x8C72\n#define MT6332_OTP_DOUT_0_15      0x8C74\n#define MT6332_OTP_DOUT_16_31     0x8C76\n#define MT6332_OTP_DOUT_32_47     0x8C78\n#define MT6332_OTP_DOUT_48_63     0x8C7A\n#define MT6332_OTP_DOUT_64_79     0x8C7C\n#define MT6332_OTP_DOUT_80_95     0x8C7E\n#define MT6332_OTP_DOUT_96_111    0x8C80\n#define MT6332_OTP_DOUT_112_127   0x8C82\n#define MT6332_OTP_DOUT_128_143   0x8C84\n#define MT6332_OTP_DOUT_144_159   0x8C86\n#define MT6332_OTP_DOUT_160_175   0x8C88\n#define MT6332_OTP_DOUT_176_191   0x8C8A\n#define MT6332_OTP_DOUT_192_207   0x8C8C\n#define MT6332_OTP_DOUT_208_223   0x8C8E\n#define MT6332_OTP_DOUT_224_239   0x8C90\n#define MT6332_OTP_DOUT_240_255   0x8C92\n#define MT6332_OTP_VAL_0_15       0x8C94\n#define MT6332_OTP_VAL_16_31      0x8C96\n#define MT6332_OTP_VAL_32_47      0x8C98\n#define MT6332_OTP_VAL_48_63      0x8C9A\n#define MT6332_OTP_VAL_64_79      0x8C9C\n#define MT6332_OTP_VAL_80_95      0x8C9E\n#define MT6332_OTP_VAL_96_111     0x8CA0\n#define MT6332_OTP_VAL_112_127    0x8CA2\n#define MT6332_OTP_VAL_128_143    0x8CA4\n#define MT6332_OTP_VAL_144_159    0x8CA6\n#define MT6332_OTP_VAL_160_175    0x8CA8\n#define MT6332_OTP_VAL_176_191    0x8CAA\n#define MT6332_OTP_VAL_192_207    0x8CAC\n#define MT6332_OTP_VAL_208_223    0x8CAE\n#define MT6332_OTP_VAL_224_239    0x8CB0\n#define MT6332_OTP_VAL_240_255    0x8CB2\n#define MT6332_LDO_CON0           0x8CB4\n#define MT6332_LDO_CON1           0x8CB6\n#define MT6332_LDO_CON2           0x8CB8\n#define MT6332_LDO_CON3           0x8CBA\n#define MT6332_LDO_CON5           0x8CBC\n#define MT6332_LDO_CON6           0x8CBE\n#define MT6332_LDO_CON7           0x8CC0\n#define MT6332_LDO_CON8           0x8CC2\n#define MT6332_LDO_CON9           0x8CC4\n#define MT6332_LDO_CON10          0x8CC6\n#define MT6332_LDO_CON11          0x8CC8\n#define MT6332_LDO_CON12          0x8CCA\n#define MT6332_LDO_CON13          0x8CCC\n#define MT6332_FQMTR_CON0         0x8CCE\n#define MT6332_FQMTR_CON1         0x8CD0\n#define MT6332_FQMTR_CON2         0x8CD2\n#define MT6332_IWLED_CON0         0x8CD4\n#define MT6332_IWLED_DEG          0x8CD6\n#define MT6332_IWLED_STATUS       0x8CD8\n#define MT6332_IWLED_EN_CTRL      0x8CDA\n#define MT6332_IWLED_CON1         0x8CDC\n#define MT6332_IWLED_CON2         0x8CDE\n#define MT6332_IWLED_TRIM0        0x8CE0\n#define MT6332_IWLED_TRIM1        0x8CE2\n#define MT6332_IWLED_CON3         0x8CE4\n#define MT6332_IWLED_CON4         0x8CE6\n#define MT6332_IWLED_CON5         0x8CE8\n#define MT6332_IWLED_CON6         0x8CEA\n#define MT6332_IWLED_CON7         0x8CEC\n#define MT6332_IWLED_CON8         0x8CEE\n#define MT6332_IWLED_CON9         0x8CF0\n#define MT6332_SPK_CON0           0x8CF2\n#define MT6332_SPK_CON1           0x8CF4\n#define MT6332_SPK_CON2           0x8CF6\n#define MT6332_SPK_CON3           0x8CF8\n#define MT6332_SPK_CON4           0x8CFA\n#define MT6332_SPK_CON5           0x8CFC\n#define MT6332_SPK_CON6           0x8CFE\n#define MT6332_SPK_CON7           0x8D00\n#define MT6332_SPK_CON8           0x8D02\n#define MT6332_SPK_CON9           0x8D04\n#define MT6332_SPK_CON10          0x8D06\n#define MT6332_SPK_CON11          0x8D08\n#define MT6332_SPK_CON12          0x8D0A\n#define MT6332_SPK_CON13          0x8D0C\n#define MT6332_SPK_CON14          0x8D0E\n#define MT6332_SPK_CON15          0x8D10\n#define MT6332_SPK_CON16          0x8D12\n#define MT6332_TESTI_CON0         0x8D14\n#define MT6332_TESTI_CON1         0x8D16\n#define MT6332_TESTI_CON2         0x8D18\n#define MT6332_TESTI_CON3         0x8D1A\n#define MT6332_TESTI_CON4         0x8D1C\n#define MT6332_TESTI_CON5         0x8D1E\n#define MT6332_TESTI_CON6         0x8D20\n#define MT6332_TESTI_MUX_CON0     0x8D22\n#define MT6332_TESTI_MUX_CON1     0x8D24\n#define MT6332_TESTI_MUX_CON2     0x8D26\n#define MT6332_TESTI_MUX_CON3     0x8D28\n#define MT6332_TESTI_MUX_CON4     0x8D2A\n#define MT6332_TESTI_MUX_CON5     0x8D2C\n#define MT6332_TESTI_MUX_CON6     0x8D2E\n#define MT6332_TESTO_CON0         0x8D30\n#define MT6332_TESTO_CON1         0x8D32\n#define MT6332_TEST_OMUX_CON0     0x8D34\n#define MT6332_TEST_OMUX_CON1     0x8D36\n#define MT6332_DEBUG_CON0         0x8D38\n#define MT6332_DEBUG_CON1         0x8D3A\n#define MT6332_DEBUG_CON2         0x8D3C\n#define MT6332_FGADC_CON23        0x8D3E\n#define MT6332_FGADC_CON24        0x8D40\n#define MT6332_FGADC_CON25        0x8D42\n#define MT6332_TOP_RST_STATUS     0x8D44\n#define MT6332_TOP_RST_STATUS_SET 0x8D46\n#define MT6332_TOP_RST_STATUS_CLR 0x8D48\n#define MT6332_VDVFS2_CON28       0x8D4A\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}