//2x1 MUX with 32 bit throughput


module mux
(
	input wire a,
	input wire b,
	input wire sel,
	output reg data
);

always_comb begin
	if(sel == 1'b1) begin
		data = a;
	end else if(sel == 1'b0) begin
		data = b;
	end else begin
		data = 1'b0;
	end
end

endmodule
