<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: drivers/platform/stm32/stm32_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_481058711dd13ded877a88795a4a55f2.html">platform</a></li><li class="navelem"><a class="el" href="dir_71100023361704796b90f142b5c96730.html">stm32</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32_dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***************************************************************************/</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef STM32_DMA_H_</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define STM32_DMA_H_</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="no__os__dma_8h.html">no_os_dma.h</a>&quot;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32__hal_8h.html">stm32_hal.h</a>&quot;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28c">   51</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28c">stm32_dma_data_alignment</a> {</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28ca64b7527af77b134294bf11ccbaec40c1">   52</a></span>&#160;    <a class="code" href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28ca64b7527af77b134294bf11ccbaec40c1">DATA_ALIGN_BYTE</a> = 0,</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28ca368fc5ae7ad5b3e63b53bd509870d79a">   53</a></span>&#160;    <a class="code" href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28ca368fc5ae7ad5b3e63b53bd509870d79a">DATA_ALIGN_HALF_WORD</a> = 1,</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28ca9a6b4d3bdeb371c4af7afab32899c654">   54</a></span>&#160;    <a class="code" href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28ca9a6b4d3bdeb371c4af7afab32899c654">DATA_ALIGN_WORD</a> = 2</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;};</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="stm32__dma_8h.html#a341cee2f9219113860c1f0b451efbf0b">   61</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="stm32__dma_8h.html#a341cee2f9219113860c1f0b451efbf0b">stm32_dma_mode</a> {</div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="stm32__dma_8h.html#a341cee2f9219113860c1f0b451efbf0bafed6418d0dcbf2d2409d5f6a66777804">   62</a></span>&#160;    <a class="code" href="stm32__dma_8h.html#a341cee2f9219113860c1f0b451efbf0bafed6418d0dcbf2d2409d5f6a66777804">DMA_NORMAL_MODE</a> = 0,</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="stm32__dma_8h.html#a341cee2f9219113860c1f0b451efbf0ba8dcb07e48ef2e92b2427b1877f076d1e">   63</a></span>&#160;    <a class="code" href="stm32__dma_8h.html#a341cee2f9219113860c1f0b451efbf0ba8dcb07e48ef2e92b2427b1877f076d1e">DMA_CIRCULAR_MODE</a> = 1</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;};</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structstm32__dma__channel.html">   70</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32__dma__channel.html">stm32_dma_channel</a> {</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="comment">/* DMA Handle */</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structstm32__dma__channel.html#ae227bead08bb290be4738be7c3276362">   72</a></span>&#160;    DMA_HandleTypeDef *<a class="code" href="structstm32__dma__channel.html#ae227bead08bb290be4738be7c3276362">hdma</a>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="comment">/* Channel Number */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structstm32__dma__channel.html#af9938ce83f7d2f690bb917807a180314">   74</a></span>&#160;    uint32_t <a class="code" href="structstm32__dma__channel.html#af9938ce83f7d2f690bb917807a180314">ch_num</a>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="comment">/* Memory Increment */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structstm32__dma__channel.html#a2b865c7cdfb89490dd22097e8f073d6f">   76</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structstm32__dma__channel.html#a2b865c7cdfb89490dd22097e8f073d6f">mem_increment</a>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="comment">/* Peripheral Increment */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structstm32__dma__channel.html#af06f0e2ad4e1a564103be0f9389d5d85">   78</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structstm32__dma__channel.html#af06f0e2ad4e1a564103be0f9389d5d85">per_increment</a>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">/* Memory Data Alignment */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structstm32__dma__channel.html#a42b2e4132de53ed2f4b399b93f44aed0">   80</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28c">stm32_dma_data_alignment</a> <a class="code" href="structstm32__dma__channel.html#a42b2e4132de53ed2f4b399b93f44aed0">mem_data_alignment</a>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">/* Peripheral Data Alignment */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structstm32__dma__channel.html#a9a894ae5d744ceb40db65d034a4f10a5">   82</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28c">stm32_dma_data_alignment</a> <a class="code" href="structstm32__dma__channel.html#a9a894ae5d744ceb40db65d034a4f10a5">per_data_alignment</a>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="comment">/* DMA Mode */</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structstm32__dma__channel.html#add9698d0828fa198febd48c0c3de4948">   84</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="stm32__dma_8h.html#a341cee2f9219113860c1f0b451efbf0b">stm32_dma_mode</a> <a class="code" href="structstm32__dma__channel.html#add9698d0828fa198febd48c0c3de4948">dma_mode</a>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="comment">/* Source Address for the data */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structstm32__dma__channel.html#a4abaadd7287ea415a90f276f77f666fd">   86</a></span>&#160;    uint8_t* <a class="code" href="structstm32__dma__channel.html#a4abaadd7287ea415a90f276f77f666fd">src</a>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="comment">/* Destination Address for the data */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structstm32__dma__channel.html#a2d1c9e01703992d3e19bc0cd9d4059b8">   88</a></span>&#160;    uint8_t* <a class="code" href="structstm32__dma__channel.html#a2d1c9e01703992d3e19bc0cd9d4059b8">dst</a>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="comment">/* Transfer length in Bytes */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structstm32__dma__channel.html#af4c11fb8a8ab93b2fc8e1757f955dada">   90</a></span>&#160;    uint32_t <a class="code" href="structstm32__dma__channel.html#af4c11fb8a8ab93b2fc8e1757f955dada">length</a>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;};</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structstm32__dma__init__param.html">   93</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32__dma__init__param.html">stm32_dma_init_param</a> {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="comment">/* DMA Channel descriptor */</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structstm32__dma__init__param.html#af5fee0b964999765ed13f2f87c11243e">   95</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structstm32__dma__channel.html">stm32_dma_channel</a> *<a class="code" href="structstm32__dma__init__param.html#af5fee0b964999765ed13f2f87c11243e">chn</a>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;};</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structstm32__dma__desc.html">   98</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structstm32__dma__desc.html">stm32_dma_desc</a> {</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="comment">/* DMA Channel Descriptor */</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structstm32__dma__desc.html#ac308eb547093cdccc106fdb3f460fa74">  100</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structstm32__dma__channel.html">stm32_dma_channel</a>* <a class="code" href="structstm32__dma__desc.html#ac308eb547093cdccc106fdb3f460fa74">chn</a>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;};</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structno__os__dma__platform__ops.html">no_os_dma_platform_ops</a> <a class="code" href="stm32__dma_8h.html#a157c771aea6858c6e40eabbe1e036b5a">stm32_dma_ops</a>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="ano__os__alloc_8h_html"><div class="ttname"><a href="no__os__alloc_8h.html">no_os_alloc.h</a></div></div>
<div class="ttc" id="astm32__dma_8c_html_a67b4c74f81ec31e9461537a14a95385a"><div class="ttname"><a href="stm32__dma_8c.html#a67b4c74f81ec31e9461537a14a95385a">stm32_dma_init</a></div><div class="ttdeci">int stm32_dma_init(struct no_os_dma_desc **desc, const struct no_os_dma_init_param *param)</div><div class="ttdoc">Initialize a DMA controller.</div><div class="ttdef"><b>Definition:</b> stm32_dma.c:154</div></div>
<div class="ttc" id="astm32__dma_8h_html"><div class="ttname"><a href="stm32__dma_8h.html">stm32_dma.h</a></div><div class="ttdoc">Platform independent function definitions and data types for the DMA API.</div></div>
<div class="ttc" id="astm32__dma_8c_html_a8089e76648cd4cf3c8f520ab536b108a"><div class="ttname"><a href="stm32__dma_8c.html#a8089e76648cd4cf3c8f520ab536b108a">stm32_dma_xfer_start</a></div><div class="ttdeci">int stm32_dma_xfer_start(struct no_os_dma_desc *desc, struct no_os_dma_ch *chan)</div><div class="ttdoc">Start a DMA transfer for a specific channel .</div><div class="ttdef"><b>Definition:</b> stm32_dma.c:216</div></div>
<div class="ttc" id="astm32__delay_8c_html_a7308cd600b696da42724dcfe4ca4386d"><div class="ttname"><a href="stm32__delay_8c.html#a7308cd600b696da42724dcfe4ca4386d">no_os_get_time</a></div><div class="ttdeci">struct no_os_time no_os_get_time(void)</div><div class="ttdoc">Get current time.</div><div class="ttdef"><b>Definition:</b> stm32_delay.c:88</div></div>
<div class="ttc" id="astructno__os__dma__init__param_html"><div class="ttname"><a href="structno__os__dma__init__param.html">no_os_dma_init_param</a></div><div class="ttdoc">Initialization parameter for the DMA controller.</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:175</div></div>
<div class="ttc" id="astructstm32__dma__init__param_html"><div class="ttname"><a href="structstm32__dma__init__param.html">stm32_dma_init_param</a></div><div class="ttdef"><b>Definition:</b> stm32_dma.h:93</div></div>
<div class="ttc" id="astructstm32__dma__desc_html"><div class="ttname"><a href="structstm32__dma__desc.html">stm32_dma_desc</a></div><div class="ttdef"><b>Definition:</b> stm32_dma.h:98</div></div>
<div class="ttc" id="astructstm32__dma__channel_html_a42b2e4132de53ed2f4b399b93f44aed0"><div class="ttname"><a href="structstm32__dma__channel.html#a42b2e4132de53ed2f4b399b93f44aed0">stm32_dma_channel::mem_data_alignment</a></div><div class="ttdeci">enum stm32_dma_data_alignment mem_data_alignment</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:80</div></div>
<div class="ttc" id="astructno__os__dma__desc_html_af1990ed8163152a55eb03339ff966893"><div class="ttname"><a href="structno__os__dma__desc.html#af1990ed8163152a55eb03339ff966893">no_os_dma_desc::id</a></div><div class="ttdeci">uint32_t id</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:142</div></div>
<div class="ttc" id="astructno__os__dma__ch_html_a02c33e8e996f14babb618a3f84fb1844"><div class="ttname"><a href="structno__os__dma__ch.html#a02c33e8e996f14babb618a3f84fb1844">no_os_dma_ch::irq_num</a></div><div class="ttdeci">uint32_t irq_num</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:121</div></div>
<div class="ttc" id="ano__os__delay_8h_html"><div class="ttname"><a href="no__os__delay_8h.html">no_os_delay.h</a></div><div class="ttdoc">Header file of Delay functions.</div></div>
<div class="ttc" id="ano__os__dma_8h_html_a77cf75cd9eceadbce866cc16dc798f29ad437d12bfcdc537adaefff2eb6ff3495"><div class="ttname"><a href="no__os__dma_8h.html#a77cf75cd9eceadbce866cc16dc798f29ad437d12bfcdc537adaefff2eb6ff3495">DEV_TO_MEM</a></div><div class="ttdeci">@ DEV_TO_MEM</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:58</div></div>
<div class="ttc" id="astm32__dma_8h_html_a157c771aea6858c6e40eabbe1e036b5a"><div class="ttname"><a href="stm32__dma_8h.html#a157c771aea6858c6e40eabbe1e036b5a">stm32_dma_ops</a></div><div class="ttdeci">const struct no_os_dma_platform_ops stm32_dma_ops</div><div class="ttdoc">stm32 platform specific DMA platform ops structure</div><div class="ttdef"><b>Definition:</b> stm32_dma.c:290</div></div>
<div class="ttc" id="astructstm32__dma__channel_html_af06f0e2ad4e1a564103be0f9389d5d85"><div class="ttname"><a href="structstm32__dma__channel.html#af06f0e2ad4e1a564103be0f9389d5d85">stm32_dma_channel::per_increment</a></div><div class="ttdeci">bool per_increment</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:78</div></div>
<div class="ttc" id="astructno__os__time_html"><div class="ttname"><a href="structno__os__time.html">no_os_time</a></div><div class="ttdoc">Structure holding time data (seconds, microseconds).</div><div class="ttdef"><b>Definition:</b> no_os_delay.h:53</div></div>
<div class="ttc" id="ano__os__alloc_8h_html_a6e1b9f9ee395a428220b77993e09fd4b"><div class="ttname"><a href="no__os__alloc_8h.html#a6e1b9f9ee395a428220b77993e09fd4b">no_os_calloc</a></div><div class="ttdeci">void * no_os_calloc(size_t nitems, size_t size)</div><div class="ttdoc">Allocate memory and return a pointer to it, set memory to 0.</div><div class="ttdef"><b>Definition:</b> chibios_alloc.c:60</div></div>
<div class="ttc" id="astructstm32__dma__channel_html_ae227bead08bb290be4738be7c3276362"><div class="ttname"><a href="structstm32__dma__channel.html#ae227bead08bb290be4738be7c3276362">stm32_dma_channel::hdma</a></div><div class="ttdeci">DMA_HandleTypeDef * hdma</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:72</div></div>
<div class="ttc" id="astm32__dma_8h_html_a341cee2f9219113860c1f0b451efbf0b"><div class="ttname"><a href="stm32__dma_8h.html#a341cee2f9219113860c1f0b451efbf0b">stm32_dma_mode</a></div><div class="ttdeci">stm32_dma_mode</div><div class="ttdoc">DMA Data Modes.</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:61</div></div>
<div class="ttc" id="astructno__os__dma__init__param_html_a84023b44019c36e2339890dc6356bda1"><div class="ttname"><a href="structno__os__dma__init__param.html#a84023b44019c36e2339890dc6356bda1">no_os_dma_init_param::num_ch</a></div><div class="ttdeci">uint32_t num_ch</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:179</div></div>
<div class="ttc" id="astructstm32__dma__channel_html_a4abaadd7287ea415a90f276f77f666fd"><div class="ttname"><a href="structstm32__dma__channel.html#a4abaadd7287ea415a90f276f77f666fd">stm32_dma_channel::src</a></div><div class="ttdeci">uint8_t * src</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:86</div></div>
<div class="ttc" id="astructno__os__dma__init__param_html_acff6a350d7cdb2c0e03f50f9faf214ac"><div class="ttname"><a href="structno__os__dma__init__param.html#acff6a350d7cdb2c0e03f50f9faf214ac">no_os_dma_init_param::id</a></div><div class="ttdeci">uint32_t id</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:177</div></div>
<div class="ttc" id="astm32__dma_8c_html_a157c771aea6858c6e40eabbe1e036b5a"><div class="ttname"><a href="stm32__dma_8c.html#a157c771aea6858c6e40eabbe1e036b5a">stm32_dma_ops</a></div><div class="ttdeci">const struct no_os_dma_platform_ops stm32_dma_ops</div><div class="ttdoc">stm32 platform specific DMA platform ops structure</div><div class="ttdef"><b>Definition:</b> stm32_dma.c:290</div></div>
<div class="ttc" id="ano__os__error_8h_html"><div class="ttname"><a href="no__os__error_8h.html">no_os_error.h</a></div><div class="ttdoc">Error codes definition.</div></div>
<div class="ttc" id="astm32__delay_8c_html_a057492191394b226f4731ef8a76a50a7"><div class="ttname"><a href="stm32__delay_8c.html#a057492191394b226f4731ef8a76a50a7">no_os_udelay</a></div><div class="ttdeci">void no_os_udelay(uint32_t usecs)</div><div class="ttdoc">Generate microseconds delay.</div><div class="ttdef"><b>Definition:</b> stm32_delay.c:67</div></div>
<div class="ttc" id="astructno__os__dma__ch_html"><div class="ttname"><a href="structno__os__dma__ch.html">no_os_dma_ch</a></div><div class="ttdoc">Describes the state of a DMA channel.</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:113</div></div>
<div class="ttc" id="astm32__irq_8h_html"><div class="ttname"><a href="stm32__irq_8h.html">stm32_irq.h</a></div><div class="ttdoc">Header file for stm32 irq specifics.</div></div>
<div class="ttc" id="astructno__os__dma__platform__ops_html"><div class="ttname"><a href="structno__os__dma__platform__ops.html">no_os_dma_platform_ops</a></div><div class="ttdef"><b>Definition:</b> no_os_dma.h:245</div></div>
<div class="ttc" id="astructno__os__dma__xfer__desc_html_ad08ac391d10081ff10d88ea6e8c0516c"><div class="ttname"><a href="structno__os__dma__xfer__desc.html#ad08ac391d10081ff10d88ea6e8c0516c">no_os_dma_xfer_desc::dst</a></div><div class="ttdeci">uint8_t * dst</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:81</div></div>
<div class="ttc" id="astructstm32__dma__channel_html"><div class="ttname"><a href="structstm32__dma__channel.html">stm32_dma_channel</a></div><div class="ttdoc">STM32 DMA Channels.</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:70</div></div>
<div class="ttc" id="ano__os__dma_8h_html_a77cf75cd9eceadbce866cc16dc798f29a12a59e24a679523379422b601615a826"><div class="ttname"><a href="no__os__dma_8h.html#a77cf75cd9eceadbce866cc16dc798f29a12a59e24a679523379422b601615a826">MEM_TO_MEM</a></div><div class="ttdeci">@ MEM_TO_MEM</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:56</div></div>
<div class="ttc" id="astructno__os__irq__init__param_html_ace79618f42ca700db62bb0eb3599a82f"><div class="ttname"><a href="structno__os__irq__init__param.html#ace79618f42ca700db62bb0eb3599a82f">no_os_irq_init_param::irq_ctrl_id</a></div><div class="ttdeci">uint32_t irq_ctrl_id</div><div class="ttdef"><b>Definition:</b> no_os_irq.h:115</div></div>
<div class="ttc" id="astm32__dma_8c_html_a9a2bedfbb3463411630b83a164f4e782"><div class="ttname"><a href="stm32__dma_8c.html#a9a2bedfbb3463411630b83a164f4e782">stm32_dma_remove</a></div><div class="ttdeci">int stm32_dma_remove(struct no_os_dma_desc *desc)</div><div class="ttdoc">Free the resources allocated for a DMA descriptor.</div><div class="ttdef"><b>Definition:</b> stm32_dma.c:274</div></div>
<div class="ttc" id="astructstm32__dma__init__param_html_af5fee0b964999765ed13f2f87c11243e"><div class="ttname"><a href="structstm32__dma__init__param.html#af5fee0b964999765ed13f2f87c11243e">stm32_dma_init_param::chn</a></div><div class="ttdeci">struct stm32_dma_channel * chn</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:95</div></div>
<div class="ttc" id="astructstm32__dma__channel_html_af4c11fb8a8ab93b2fc8e1757f955dada"><div class="ttname"><a href="structstm32__dma__channel.html#af4c11fb8a8ab93b2fc8e1757f955dada">stm32_dma_channel::length</a></div><div class="ttdeci">uint32_t length</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:90</div></div>
<div class="ttc" id="astructstm32__dma__desc_html_ac308eb547093cdccc106fdb3f460fa74"><div class="ttname"><a href="structstm32__dma__desc.html#ac308eb547093cdccc106fdb3f460fa74">stm32_dma_desc::chn</a></div><div class="ttdeci">struct stm32_dma_channel * chn</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:100</div></div>
<div class="ttc" id="astm32__irq_8c_html_a482b05092bd1067727ac6d925266126e"><div class="ttname"><a href="stm32__irq_8c.html#a482b05092bd1067727ac6d925266126e">stm32_irq_ops</a></div><div class="ttdeci">const struct no_os_irq_platform_ops stm32_irq_ops</div><div class="ttdoc">stm32 specific IRQ platform ops structure</div><div class="ttdef"><b>Definition:</b> stm32_irq.c:689</div></div>
<div class="ttc" id="ano__os__irq_8h_html_a9fbae9dbc7058ed254f1a9d0dc4125cf"><div class="ttname"><a href="no__os__irq_8h.html#a9fbae9dbc7058ed254f1a9d0dc4125cf">no_os_irq_ctrl_init</a></div><div class="ttdeci">int32_t no_os_irq_ctrl_init(struct no_os_irq_ctrl_desc **desc, const struct no_os_irq_init_param *param)</div><div class="ttdoc">Initialize the IRQ interrupts.</div><div class="ttdef"><b>Definition:</b> no_os_irq.c:51</div></div>
<div class="ttc" id="astructno__os__dma__xfer__desc_html"><div class="ttname"><a href="structno__os__dma__xfer__desc.html">no_os_dma_xfer_desc</a></div><div class="ttdoc">It's used to setup a generic DMA transfer.</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:77</div></div>
<div class="ttc" id="astructno__os__dma__desc_html_a1dd815e9bae05be98104acc6f3872c97"><div class="ttname"><a href="structno__os__dma__desc.html#a1dd815e9bae05be98104acc6f3872c97">no_os_dma_desc::irq_ctrl</a></div><div class="ttdeci">struct no_os_irq_ctrl_desc * irq_ctrl</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:155</div></div>
<div class="ttc" id="astructno__os__dma__desc_html_aa946268b2a07ea4b615b7d01ce411bc9"><div class="ttname"><a href="structno__os__dma__desc.html#aa946268b2a07ea4b615b7d01ce411bc9">no_os_dma_desc::num_ch</a></div><div class="ttdeci">uint32_t num_ch</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:144</div></div>
<div class="ttc" id="astructno__os__dma__platform__ops_html_a627e09f93e09fa2b391391cee41872e7"><div class="ttname"><a href="structno__os__dma__platform__ops.html#a627e09f93e09fa2b391391cee41872e7">no_os_dma_platform_ops::dma_init</a></div><div class="ttdeci">int(* dma_init)(struct no_os_dma_desc **, struct no_os_dma_init_param *)</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:247</div></div>
<div class="ttc" id="astructno__os__dma__ch_html_a74aae022ae90cc18cb43b1009cf28906"><div class="ttname"><a href="structno__os__dma__ch.html#a74aae022ae90cc18cb43b1009cf28906">no_os_dma_ch::free</a></div><div class="ttdeci">bool free</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:117</div></div>
<div class="ttc" id="astm32__dma_8h_html_ace849b4ee8a96c9ecae74e1cfe83b28c"><div class="ttname"><a href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28c">stm32_dma_data_alignment</a></div><div class="ttdeci">stm32_dma_data_alignment</div><div class="ttdoc">DMA Data alignment.</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:51</div></div>
<div class="ttc" id="astm32__dma_8h_html_a341cee2f9219113860c1f0b451efbf0ba8dcb07e48ef2e92b2427b1877f076d1e"><div class="ttname"><a href="stm32__dma_8h.html#a341cee2f9219113860c1f0b451efbf0ba8dcb07e48ef2e92b2427b1877f076d1e">DMA_CIRCULAR_MODE</a></div><div class="ttdeci">@ DMA_CIRCULAR_MODE</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:63</div></div>
<div class="ttc" id="astm32__dma_8c_html_a7a2a985c18c0af95b3dcd023fa6550e3"><div class="ttname"><a href="stm32__dma_8c.html#a7a2a985c18c0af95b3dcd023fa6550e3">stm32_dma_config_xfer</a></div><div class="ttdeci">int stm32_dma_config_xfer(struct no_os_dma_ch *channel, struct no_os_dma_xfer_desc *xfer)</div><div class="ttdoc">Configure a DMA channel for a transfer.</div><div class="ttdef"><b>Definition:</b> stm32_dma.c:60</div></div>
<div class="ttc" id="astructno__os__dma__xfer__desc_html_a5bb46e1711e9764d6da515591a49e386"><div class="ttname"><a href="structno__os__dma__xfer__desc.html#a5bb46e1711e9764d6da515591a49e386">no_os_dma_xfer_desc::xfer_type</a></div><div class="ttdeci">enum no_os_dma_xfer_type xfer_type</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:85</div></div>
<div class="ttc" id="astructstm32__dma__channel_html_a2d1c9e01703992d3e19bc0cd9d4059b8"><div class="ttname"><a href="structstm32__dma__channel.html#a2d1c9e01703992d3e19bc0cd9d4059b8">stm32_dma_channel::dst</a></div><div class="ttdeci">uint8_t * dst</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:88</div></div>
<div class="ttc" id="astm32__dma_8c_html_ab7a56b831ffc1602a008ee18c4805ff8"><div class="ttname"><a href="stm32__dma_8c.html#ab7a56b831ffc1602a008ee18c4805ff8">stm32_dma_xfer_abort</a></div><div class="ttdeci">int stm32_dma_xfer_abort(struct no_os_dma_desc *desc, struct no_os_dma_ch *chan)</div><div class="ttdoc">Disable a DMA channel.</div><div class="ttdef"><b>Definition:</b> stm32_dma.c:247</div></div>
<div class="ttc" id="ano__os__alloc_8h_html_a77a0bbe66f9f737c8880e9bb6aa26dde"><div class="ttname"><a href="no__os__alloc_8h.html#a77a0bbe66f9f737c8880e9bb6aa26dde">no_os_free</a></div><div class="ttdeci">void no_os_free(void *ptr)</div><div class="ttdoc">Deallocate memory previously allocated by a call to no_os_calloc or no_os_malloc.</div><div class="ttdef"><b>Definition:</b> chibios_alloc.c:75</div></div>
<div class="ttc" id="astructno__os__time_html_a4076e57315b6aed3a712715f26f773ba"><div class="ttname"><a href="structno__os__time.html#a4076e57315b6aed3a712715f26f773ba">no_os_time::us</a></div><div class="ttdeci">unsigned int us</div><div class="ttdef"><b>Definition:</b> no_os_delay.h:54</div></div>
<div class="ttc" id="awrapper_8h_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="wrapper_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> wrapper.h:64</div></div>
<div class="ttc" id="astm32__dma_8h_html_ace849b4ee8a96c9ecae74e1cfe83b28ca64b7527af77b134294bf11ccbaec40c1"><div class="ttname"><a href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28ca64b7527af77b134294bf11ccbaec40c1">DATA_ALIGN_BYTE</a></div><div class="ttdeci">@ DATA_ALIGN_BYTE</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:52</div></div>
<div class="ttc" id="astructno__os__dma__xfer__desc_html_a3528d611c4aa237d9fc874cc6d36ec63"><div class="ttname"><a href="structno__os__dma__xfer__desc.html#a3528d611c4aa237d9fc874cc6d36ec63">no_os_dma_xfer_desc::src</a></div><div class="ttdeci">uint8_t * src</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:79</div></div>
<div class="ttc" id="astm32__delay_8c_html_aa86f6721c09eeef0e8cddf25b4678df8"><div class="ttname"><a href="stm32__delay_8c.html#aa86f6721c09eeef0e8cddf25b4678df8">no_os_mdelay</a></div><div class="ttdeci">void no_os_mdelay(uint32_t msecs)</div><div class="ttdoc">Generate miliseconds delay.</div><div class="ttdef"><b>Definition:</b> stm32_delay.c:79</div></div>
<div class="ttc" id="astructno__os__irq__init__param_html"><div class="ttname"><a href="structno__os__irq__init__param.html">no_os_irq_init_param</a></div><div class="ttdoc">Structure holding the initial parameters for Interrupt Request.</div><div class="ttdef"><b>Definition:</b> no_os_irq.h:113</div></div>
<div class="ttc" id="astm32__dma_8h_html_ace849b4ee8a96c9ecae74e1cfe83b28ca368fc5ae7ad5b3e63b53bd509870d79a"><div class="ttname"><a href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28ca368fc5ae7ad5b3e63b53bd509870d79a">DATA_ALIGN_HALF_WORD</a></div><div class="ttdeci">@ DATA_ALIGN_HALF_WORD</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:53</div></div>
<div class="ttc" id="astructno__os__time_html_acfb9ddecd2d62dea423bb15b26cd2e82"><div class="ttname"><a href="structno__os__time.html#acfb9ddecd2d62dea423bb15b26cd2e82">no_os_time::s</a></div><div class="ttdeci">unsigned int s</div><div class="ttdef"><b>Definition:</b> no_os_delay.h:54</div></div>
<div class="ttc" id="ano__os__irq_8h_html_a8d71def332d345af89f759ea87835e21"><div class="ttname"><a href="no__os__irq_8h.html#a8d71def332d345af89f759ea87835e21">no_os_irq_ctrl_remove</a></div><div class="ttdeci">int32_t no_os_irq_ctrl_remove(struct no_os_irq_ctrl_desc *desc)</div><div class="ttdoc">Free the resources allocated by no_os_irq_ctrl_init().</div><div class="ttdef"><b>Definition:</b> no_os_irq.c:77</div></div>
<div class="ttc" id="astructno__os__dma__ch_html_ae84fa647e17f63e4a2b94dae120e1b5d"><div class="ttname"><a href="structno__os__dma__ch.html#ae84fa647e17f63e4a2b94dae120e1b5d">no_os_dma_ch::extra</a></div><div class="ttdeci">void * extra</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:124</div></div>
<div class="ttc" id="astructstm32__dma__channel_html_af9938ce83f7d2f690bb917807a180314"><div class="ttname"><a href="structstm32__dma__channel.html#af9938ce83f7d2f690bb917807a180314">stm32_dma_channel::ch_num</a></div><div class="ttdeci">uint32_t ch_num</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:74</div></div>
<div class="ttc" id="astm32__dma_8h_html_ace849b4ee8a96c9ecae74e1cfe83b28ca9a6b4d3bdeb371c4af7afab32899c654"><div class="ttname"><a href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28ca9a6b4d3bdeb371c4af7afab32899c654">DATA_ALIGN_WORD</a></div><div class="ttdeci">@ DATA_ALIGN_WORD</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:54</div></div>
<div class="ttc" id="ano__os__dma_8h_html_a77cf75cd9eceadbce866cc16dc798f29a5166f985956fe7af8fd523f7011905bc"><div class="ttname"><a href="no__os__dma_8h.html#a77cf75cd9eceadbce866cc16dc798f29a5166f985956fe7af8fd523f7011905bc">MEM_TO_DEV</a></div><div class="ttdeci">@ MEM_TO_DEV</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:57</div></div>
<div class="ttc" id="astm32__dma_8h_html_a341cee2f9219113860c1f0b451efbf0bafed6418d0dcbf2d2409d5f6a66777804"><div class="ttname"><a href="stm32__dma_8h.html#a341cee2f9219113860c1f0b451efbf0bafed6418d0dcbf2d2409d5f6a66777804">DMA_NORMAL_MODE</a></div><div class="ttdeci">@ DMA_NORMAL_MODE</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:62</div></div>
<div class="ttc" id="aad9144_8h_html_a7577d49f3bfffb1cf048eef843177784"><div class="ttname"><a href="ad9144_8h.html#a7577d49f3bfffb1cf048eef843177784">L</a></div><div class="ttdeci">#define L(x)</div><div class="ttdef"><b>Definition:</b> ad9144.h:1264</div></div>
<div class="ttc" id="astructno__os__dma__desc_html_a893e739cda68166be13462a438254cff"><div class="ttname"><a href="structno__os__dma__desc.html#a893e739cda68166be13462a438254cff">no_os_dma_desc::channels</a></div><div class="ttdeci">struct no_os_dma_ch * channels</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:146</div></div>
<div class="ttc" id="astructstm32__dma__channel_html_a9a894ae5d744ceb40db65d034a4f10a5"><div class="ttname"><a href="structstm32__dma__channel.html#a9a894ae5d744ceb40db65d034a4f10a5">stm32_dma_channel::per_data_alignment</a></div><div class="ttdeci">enum stm32_dma_data_alignment per_data_alignment</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:82</div></div>
<div class="ttc" id="astructstm32__dma__channel_html_a2b865c7cdfb89490dd22097e8f073d6f"><div class="ttname"><a href="structstm32__dma__channel.html#a2b865c7cdfb89490dd22097e8f073d6f">stm32_dma_channel::mem_increment</a></div><div class="ttdeci">bool mem_increment</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:76</div></div>
<div class="ttc" id="astm32__hal_8h_html"><div class="ttname"><a href="stm32__hal_8h.html">stm32_hal.h</a></div></div>
<div class="ttc" id="astructno__os__dma__xfer__desc_html_afa90beb8b519bf06b398645a12a6c45b"><div class="ttname"><a href="structno__os__dma__xfer__desc.html#afa90beb8b519bf06b398645a12a6c45b">no_os_dma_xfer_desc::length</a></div><div class="ttdeci">uint32_t length</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:83</div></div>
<div class="ttc" id="ano__os__dma_8h_html"><div class="ttname"><a href="no__os__dma_8h.html">no_os_dma.h</a></div><div class="ttdoc">Platform independent function definitions and data types for the DMA API.</div></div>
<div class="ttc" id="astructstm32__dma__channel_html_add9698d0828fa198febd48c0c3de4948"><div class="ttname"><a href="structstm32__dma__channel.html#add9698d0828fa198febd48c0c3de4948">stm32_dma_channel::dma_mode</a></div><div class="ttdeci">enum stm32_dma_mode dma_mode</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:84</div></div>
<div class="ttc" id="astructno__os__dma__desc_html"><div class="ttname"><a href="structno__os__dma__desc.html">no_os_dma_desc</a></div><div class="ttdoc">Describes the state of the DMA controller.</div><div class="ttdef"><b>Definition:</b> no_os_dma.h:140</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
