****************************************
Report : Averaged Power
Design : Rocket/csr (CSRFile)
Version: T-2022.03-SP3
Date   : Tue May 20 11:35:13 2025
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           9.055e-03    0.0000    0.0000 9.055e-03 (93.33%)  i
register                3.733e-05 1.507e-05 5.334e-05 1.057e-04 ( 1.09%)  
combinational           1.896e-04 2.121e-04 1.397e-04 5.414e-04 ( 5.58%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 2.272e-04   ( 2.34%)
  Cell Internal Power  = 9.282e-03   (95.67%)
  Cell Leakage Power   = 1.931e-04   ( 1.99%)
                         ---------
Total Power            = 9.702e-03  (100.00%)

1
