{"id":"328994904_A_Methodology_to_Improve_Linearity_of_Analog_RRAM_for_Neuromorphic_Computing","authors":["Wei Wu","Huaqiang Wu","Bin Gao","Peng Yao"],"meta":["June 2018","DOI:10.1109/VLSIT.2018.8510690","Conference: 2018 IEEE Symposium on VLSI Technology"],"references":["283211258_Fully_parallel_writeread_in_resistive_synaptic_array_for_accelerating_on-chip_learning"]}