TimeQuest Timing Analyzer report for yusuf_gassaloglu_2020510034_HW2
Wed Mar 08 12:40:04 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clk'
 27. Slow 1200mV 0C Model Hold: 'clk'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'clk'
 40. Fast 1200mV 0C Model Hold: 'clk'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Slow Corner Signal Integrity Metrics
 55. Fast Corner Signal Integrity Metrics
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; yusuf_gassaloglu_2020510034_HW2                    ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 362.84 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -1.756 ; -26.340            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 2.351 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -48.654                          ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.756 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[3]   ; clk          ; clk         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[2]   ; clk          ; clk         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[1]   ; clk          ; clk         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[0]   ; clk          ; clk         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[10] ; clk          ; clk         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[9]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[8]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[7]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[6]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[5]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[4]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[3]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[2]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[1]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[0]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.616      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.351 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[3]   ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[2]   ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[1]   ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[0]   ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[10] ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[9]  ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[8]  ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[7]  ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[6]  ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[5]  ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[4]  ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[3]  ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[2]  ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[1]  ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[0]  ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[0]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[1]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[2]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[3]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_we_reg        ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg        ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_we_reg        ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[0]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[10]                         ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[1]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[2]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[3]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[4]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[5]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[6]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[7]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[8]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[9]                          ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[0]                           ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[1]                           ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[2]                           ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[3]                           ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                           ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                            ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                                             ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                                               ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[0]                           ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[1]                           ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[2]                           ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[3]                           ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[0]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[10]                         ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[1]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[2]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[3]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[4]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[5]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[6]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[7]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[8]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[9]                          ;
; 0.444  ; 0.674        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 0.446  ; 0.676        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.446  ; 0.676        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg        ;
; 0.446  ; 0.676        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_we_reg        ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                                           ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                                             ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                                               ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                            ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                           ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Setup Times                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; r_en_ram        ; clk        ; -0.511 ; -0.309 ; Rise       ; clk             ;
; r_en_rom        ; clk        ; 1.477  ; 1.853  ; Rise       ; clk             ;
; ram_address[*]  ; clk        ; 1.080  ; 1.501  ; Rise       ; clk             ;
;  ram_address[0] ; clk        ; 1.054  ; 1.477  ; Rise       ; clk             ;
;  ram_address[1] ; clk        ; 1.080  ; 1.501  ; Rise       ; clk             ;
;  ram_address[2] ; clk        ; 0.785  ; 1.209  ; Rise       ; clk             ;
;  ram_address[3] ; clk        ; 0.761  ; 1.182  ; Rise       ; clk             ;
; ram_data[*]     ; clk        ; 1.135  ; 1.560  ; Rise       ; clk             ;
;  ram_data[0]    ; clk        ; 1.057  ; 1.478  ; Rise       ; clk             ;
;  ram_data[1]    ; clk        ; 1.135  ; 1.560  ; Rise       ; clk             ;
;  ram_data[2]    ; clk        ; 1.107  ; 1.531  ; Rise       ; clk             ;
;  ram_data[3]    ; clk        ; 1.070  ; 1.494  ; Rise       ; clk             ;
; rom_address[*]  ; clk        ; 1.492  ; 2.012  ; Rise       ; clk             ;
;  rom_address[0] ; clk        ; 1.492  ; 2.012  ; Rise       ; clk             ;
;  rom_address[1] ; clk        ; 1.035  ; 1.460  ; Rise       ; clk             ;
;  rom_address[2] ; clk        ; 1.293  ; 1.766  ; Rise       ; clk             ;
;  rom_address[3] ; clk        ; 1.094  ; 1.532  ; Rise       ; clk             ;
; w_en            ; clk        ; -0.490 ; -0.284 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; r_en_ram        ; clk        ; 0.837  ; 0.629  ; Rise       ; clk             ;
; r_en_rom        ; clk        ; -1.068 ; -1.442 ; Rise       ; clk             ;
; ram_address[*]  ; clk        ; -0.419 ; -0.831 ; Rise       ; clk             ;
;  ram_address[0] ; clk        ; -0.700 ; -1.115 ; Rise       ; clk             ;
;  ram_address[1] ; clk        ; -0.725 ; -1.138 ; Rise       ; clk             ;
;  ram_address[2] ; clk        ; -0.442 ; -0.857 ; Rise       ; clk             ;
;  ram_address[3] ; clk        ; -0.419 ; -0.831 ; Rise       ; clk             ;
; ram_data[*]     ; clk        ; -0.705 ; -1.116 ; Rise       ; clk             ;
;  ram_data[0]    ; clk        ; -0.705 ; -1.116 ; Rise       ; clk             ;
;  ram_data[1]    ; clk        ; -0.780 ; -1.195 ; Rise       ; clk             ;
;  ram_data[2]    ; clk        ; -0.754 ; -1.168 ; Rise       ; clk             ;
;  ram_data[3]    ; clk        ; -0.717 ; -1.131 ; Rise       ; clk             ;
; rom_address[*]  ; clk        ; -0.683 ; -1.099 ; Rise       ; clk             ;
;  rom_address[0] ; clk        ; -1.121 ; -1.629 ; Rise       ; clk             ;
;  rom_address[1] ; clk        ; -0.683 ; -1.099 ; Rise       ; clk             ;
;  rom_address[2] ; clk        ; -0.930 ; -1.392 ; Rise       ; clk             ;
;  rom_address[3] ; clk        ; -0.738 ; -1.167 ; Rise       ; clk             ;
; w_en            ; clk        ; 0.790  ; 0.584  ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; ram_out[*]   ; clk        ; 6.258 ; 6.177 ; Rise       ; clk             ;
;  ram_out[0]  ; clk        ; 5.684 ; 5.632 ; Rise       ; clk             ;
;  ram_out[1]  ; clk        ; 6.084 ; 6.038 ; Rise       ; clk             ;
;  ram_out[2]  ; clk        ; 5.681 ; 5.633 ; Rise       ; clk             ;
;  ram_out[3]  ; clk        ; 6.258 ; 6.177 ; Rise       ; clk             ;
; rom_out[*]   ; clk        ; 7.234 ; 7.310 ; Rise       ; clk             ;
;  rom_out[0]  ; clk        ; 5.904 ; 5.857 ; Rise       ; clk             ;
;  rom_out[1]  ; clk        ; 6.243 ; 6.177 ; Rise       ; clk             ;
;  rom_out[2]  ; clk        ; 5.721 ; 5.692 ; Rise       ; clk             ;
;  rom_out[3]  ; clk        ; 5.862 ; 5.811 ; Rise       ; clk             ;
;  rom_out[4]  ; clk        ; 6.030 ; 5.974 ; Rise       ; clk             ;
;  rom_out[5]  ; clk        ; 5.947 ; 5.892 ; Rise       ; clk             ;
;  rom_out[6]  ; clk        ; 5.887 ; 5.830 ; Rise       ; clk             ;
;  rom_out[7]  ; clk        ; 5.761 ; 5.731 ; Rise       ; clk             ;
;  rom_out[8]  ; clk        ; 5.929 ; 5.886 ; Rise       ; clk             ;
;  rom_out[9]  ; clk        ; 7.234 ; 7.310 ; Rise       ; clk             ;
;  rom_out[10] ; clk        ; 6.172 ; 6.118 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; ram_out[*]   ; clk        ; 5.574 ; 5.524 ; Rise       ; clk             ;
;  ram_out[0]  ; clk        ; 5.577 ; 5.524 ; Rise       ; clk             ;
;  ram_out[1]  ; clk        ; 5.961 ; 5.914 ; Rise       ; clk             ;
;  ram_out[2]  ; clk        ; 5.574 ; 5.524 ; Rise       ; clk             ;
;  ram_out[3]  ; clk        ; 6.128 ; 6.047 ; Rise       ; clk             ;
; rom_out[*]   ; clk        ; 5.612 ; 5.582 ; Rise       ; clk             ;
;  rom_out[0]  ; clk        ; 5.787 ; 5.740 ; Rise       ; clk             ;
;  rom_out[1]  ; clk        ; 6.112 ; 6.046 ; Rise       ; clk             ;
;  rom_out[2]  ; clk        ; 5.612 ; 5.582 ; Rise       ; clk             ;
;  rom_out[3]  ; clk        ; 5.746 ; 5.695 ; Rise       ; clk             ;
;  rom_out[4]  ; clk        ; 5.907 ; 5.851 ; Rise       ; clk             ;
;  rom_out[5]  ; clk        ; 5.829 ; 5.774 ; Rise       ; clk             ;
;  rom_out[6]  ; clk        ; 5.772 ; 5.714 ; Rise       ; clk             ;
;  rom_out[7]  ; clk        ; 5.650 ; 5.618 ; Rise       ; clk             ;
;  rom_out[8]  ; clk        ; 5.812 ; 5.768 ; Rise       ; clk             ;
;  rom_out[9]  ; clk        ; 7.115 ; 7.190 ; Rise       ; clk             ;
;  rom_out[10] ; clk        ; 6.046 ; 5.991 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 402.58 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.484 ; -22.260           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 2.108 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -48.654                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.484 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[3]   ; clk          ; clk         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[2]   ; clk          ; clk         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[1]   ; clk          ; clk         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[0]   ; clk          ; clk         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[10] ; clk          ; clk         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[9]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[8]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[7]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[6]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[5]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[4]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[3]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[2]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[1]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[0]  ; clk          ; clk         ; 1.000        ; -0.069     ; 2.353      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.108 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[3]   ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[2]   ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[1]   ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[0]   ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[10] ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[9]  ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[8]  ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[7]  ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[6]  ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[5]  ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[4]  ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[3]  ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[2]  ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[1]  ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[0]  ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[0]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[1]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[2]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[3]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_we_reg        ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg        ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_we_reg        ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[0]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[10]                         ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[1]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[2]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[3]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[4]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[5]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[6]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[7]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[8]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[9]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[0]                           ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[1]                           ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[2]                           ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[3]                           ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                                           ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                           ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                            ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                                             ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                                               ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[0]                           ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[1]                           ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[2]                           ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[3]                           ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[0]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[10]                         ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[1]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[2]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[3]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[4]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[5]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[6]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[7]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[8]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[9]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg        ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_we_reg        ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                                           ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                                             ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                                               ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                            ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                           ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Setup Times                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; r_en_ram        ; clk        ; -0.427 ; -0.198 ; Rise       ; clk             ;
; r_en_rom        ; clk        ; 1.258  ; 1.580  ; Rise       ; clk             ;
; ram_address[*]  ; clk        ; 0.896  ; 1.254  ; Rise       ; clk             ;
;  ram_address[0] ; clk        ; 0.878  ; 1.230  ; Rise       ; clk             ;
;  ram_address[1] ; clk        ; 0.896  ; 1.254  ; Rise       ; clk             ;
;  ram_address[2] ; clk        ; 0.622  ; 0.988  ; Rise       ; clk             ;
;  ram_address[3] ; clk        ; 0.604  ; 0.964  ; Rise       ; clk             ;
; ram_data[*]     ; clk        ; 0.947  ; 1.307  ; Rise       ; clk             ;
;  ram_data[0]    ; clk        ; 0.882  ; 1.232  ; Rise       ; clk             ;
;  ram_data[1]    ; clk        ; 0.947  ; 1.307  ; Rise       ; clk             ;
;  ram_data[2]    ; clk        ; 0.927  ; 1.275  ; Rise       ; clk             ;
;  ram_data[3]    ; clk        ; 0.888  ; 1.246  ; Rise       ; clk             ;
; rom_address[*]  ; clk        ; 1.286  ; 1.718  ; Rise       ; clk             ;
;  rom_address[0] ; clk        ; 1.286  ; 1.718  ; Rise       ; clk             ;
;  rom_address[1] ; clk        ; 0.862  ; 1.216  ; Rise       ; clk             ;
;  rom_address[2] ; clk        ; 1.100  ; 1.489  ; Rise       ; clk             ;
;  rom_address[3] ; clk        ; 0.912  ; 1.277  ; Rise       ; clk             ;
; w_en            ; clk        ; -0.407 ; -0.181 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; r_en_ram        ; clk        ; 0.730  ; 0.493  ; Rise       ; clk             ;
; r_en_rom        ; clk        ; -0.888 ; -1.212 ; Rise       ; clk             ;
; ram_address[*]  ; clk        ; -0.294 ; -0.646 ; Rise       ; clk             ;
;  ram_address[0] ; clk        ; -0.558 ; -0.902 ; Rise       ; clk             ;
;  ram_address[1] ; clk        ; -0.575 ; -0.925 ; Rise       ; clk             ;
;  ram_address[2] ; clk        ; -0.312 ; -0.669 ; Rise       ; clk             ;
;  ram_address[3] ; clk        ; -0.294 ; -0.646 ; Rise       ; clk             ;
; ram_data[*]     ; clk        ; -0.562 ; -0.903 ; Rise       ; clk             ;
;  ram_data[0]    ; clk        ; -0.562 ; -0.903 ; Rise       ; clk             ;
;  ram_data[1]    ; clk        ; -0.625 ; -0.976 ; Rise       ; clk             ;
;  ram_data[2]    ; clk        ; -0.606 ; -0.946 ; Rise       ; clk             ;
;  ram_data[3]    ; clk        ; -0.568 ; -0.917 ; Rise       ; clk             ;
; rom_address[*]  ; clk        ; -0.544 ; -0.891 ; Rise       ; clk             ;
;  rom_address[0] ; clk        ; -0.951 ; -1.372 ; Rise       ; clk             ;
;  rom_address[1] ; clk        ; -0.544 ; -0.891 ; Rise       ; clk             ;
;  rom_address[2] ; clk        ; -0.771 ; -1.152 ; Rise       ; clk             ;
;  rom_address[3] ; clk        ; -0.591 ; -0.948 ; Rise       ; clk             ;
; w_en            ; clk        ; 0.687  ; 0.464  ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; ram_out[*]   ; clk        ; 5.924 ; 5.782 ; Rise       ; clk             ;
;  ram_out[0]  ; clk        ; 5.384 ; 5.317 ; Rise       ; clk             ;
;  ram_out[1]  ; clk        ; 5.760 ; 5.676 ; Rise       ; clk             ;
;  ram_out[2]  ; clk        ; 5.382 ; 5.316 ; Rise       ; clk             ;
;  ram_out[3]  ; clk        ; 5.924 ; 5.782 ; Rise       ; clk             ;
; rom_out[*]   ; clk        ; 6.919 ; 6.966 ; Rise       ; clk             ;
;  rom_out[0]  ; clk        ; 5.587 ; 5.522 ; Rise       ; clk             ;
;  rom_out[1]  ; clk        ; 5.918 ; 5.798 ; Rise       ; clk             ;
;  rom_out[2]  ; clk        ; 5.420 ; 5.368 ; Rise       ; clk             ;
;  rom_out[3]  ; clk        ; 5.552 ; 5.468 ; Rise       ; clk             ;
;  rom_out[4]  ; clk        ; 5.713 ; 5.610 ; Rise       ; clk             ;
;  rom_out[5]  ; clk        ; 5.630 ; 5.549 ; Rise       ; clk             ;
;  rom_out[6]  ; clk        ; 5.580 ; 5.491 ; Rise       ; clk             ;
;  rom_out[7]  ; clk        ; 5.453 ; 5.404 ; Rise       ; clk             ;
;  rom_out[8]  ; clk        ; 5.618 ; 5.552 ; Rise       ; clk             ;
;  rom_out[9]  ; clk        ; 6.919 ; 6.966 ; Rise       ; clk             ;
;  rom_out[10] ; clk        ; 5.844 ; 5.752 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; ram_out[*]   ; clk        ; 5.279 ; 5.214 ; Rise       ; clk             ;
;  ram_out[0]  ; clk        ; 5.282 ; 5.216 ; Rise       ; clk             ;
;  ram_out[1]  ; clk        ; 5.642 ; 5.559 ; Rise       ; clk             ;
;  ram_out[2]  ; clk        ; 5.279 ; 5.214 ; Rise       ; clk             ;
;  ram_out[3]  ; clk        ; 5.800 ; 5.661 ; Rise       ; clk             ;
; rom_out[*]   ; clk        ; 5.317 ; 5.265 ; Rise       ; clk             ;
;  rom_out[0]  ; clk        ; 5.477 ; 5.412 ; Rise       ; clk             ;
;  rom_out[1]  ; clk        ; 5.794 ; 5.677 ; Rise       ; clk             ;
;  rom_out[2]  ; clk        ; 5.317 ; 5.265 ; Rise       ; clk             ;
;  rom_out[3]  ; clk        ; 5.443 ; 5.360 ; Rise       ; clk             ;
;  rom_out[4]  ; clk        ; 5.597 ; 5.497 ; Rise       ; clk             ;
;  rom_out[5]  ; clk        ; 5.519 ; 5.439 ; Rise       ; clk             ;
;  rom_out[6]  ; clk        ; 5.471 ; 5.384 ; Rise       ; clk             ;
;  rom_out[7]  ; clk        ; 5.348 ; 5.300 ; Rise       ; clk             ;
;  rom_out[8]  ; clk        ; 5.508 ; 5.442 ; Rise       ; clk             ;
;  rom_out[9]  ; clk        ; 6.807 ; 6.854 ; Rise       ; clk             ;
;  rom_out[10] ; clk        ; 5.725 ; 5.634 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.324 ; -4.860            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 1.049 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -26.503                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.324 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[3]   ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[2]   ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[1]   ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[0]   ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[10] ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[9]  ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[8]  ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[7]  ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[6]  ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[5]  ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[4]  ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[3]  ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[2]  ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[1]  ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[0]  ; clk          ; clk         ; 1.000        ; -0.047     ; 1.232      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.049 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[3]   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[2]   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[1]   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg  ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[0]   ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[10] ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[9]  ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[8]  ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[7]  ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[6]  ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[5]  ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[4]  ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[3]  ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[2]  ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[1]  ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[0]  ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_we_reg        ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg       ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg        ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_we_reg        ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[0]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[10]                         ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[1]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[2]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[3]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[4]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[5]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[6]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[7]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[8]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[9]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[0]                           ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[1]                           ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[2]                           ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[3]                           ;
; -0.118 ; 0.112        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                            ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                                             ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                                           ;
; 0.653  ; 0.883        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[0]                           ;
; 0.653  ; 0.883        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[1]                           ;
; 0.653  ; 0.883        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[2]                           ;
; 0.653  ; 0.883        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|q_a[3]                           ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[0]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[10]                         ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[1]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[2]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[3]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[4]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[5]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[6]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[7]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[8]                          ;
; 0.654  ; 0.884        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|q_a[9]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_re_reg        ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_data_memory_ram:inst|altsyncram:altsyncram_component|altsyncram_7fk1:auto_generated|ram_block1a0~porta_we_reg        ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.656  ; 0.886        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; yusuf_gassaloglu_code_memory_rom:inst1|altsyncram:altsyncram_component|altsyncram_j8c1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                                             ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                                               ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                           ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------------+------------+--------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+-------+------------+-----------------+
; r_en_ram        ; clk        ; -0.250 ; 0.071 ; Rise       ; clk             ;
; r_en_rom        ; clk        ; 0.848  ; 1.388 ; Rise       ; clk             ;
; ram_address[*]  ; clk        ; 0.611  ; 1.206 ; Rise       ; clk             ;
;  ram_address[0] ; clk        ; 0.589  ; 1.177 ; Rise       ; clk             ;
;  ram_address[1] ; clk        ; 0.611  ; 1.206 ; Rise       ; clk             ;
;  ram_address[2] ; clk        ; 0.426  ; 1.001 ; Rise       ; clk             ;
;  ram_address[3] ; clk        ; 0.420  ; 0.986 ; Rise       ; clk             ;
; ram_data[*]     ; clk        ; 0.635  ; 1.234 ; Rise       ; clk             ;
;  ram_data[0]    ; clk        ; 0.581  ; 1.174 ; Rise       ; clk             ;
;  ram_data[1]    ; clk        ; 0.635  ; 1.234 ; Rise       ; clk             ;
;  ram_data[2]    ; clk        ; 0.624  ; 1.209 ; Rise       ; clk             ;
;  ram_data[3]    ; clk        ; 0.584  ; 1.179 ; Rise       ; clk             ;
; rom_address[*]  ; clk        ; 0.866  ; 1.537 ; Rise       ; clk             ;
;  rom_address[0] ; clk        ; 0.866  ; 1.537 ; Rise       ; clk             ;
;  rom_address[1] ; clk        ; 0.578  ; 1.156 ; Rise       ; clk             ;
;  rom_address[2] ; clk        ; 0.711  ; 1.342 ; Rise       ; clk             ;
;  rom_address[3] ; clk        ; 0.619  ; 1.209 ; Rise       ; clk             ;
; w_en            ; clk        ; -0.231 ; 0.078 ; Rise       ; clk             ;
+-----------------+------------+--------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; r_en_ram        ; clk        ; 0.449  ; 0.115  ; Rise       ; clk             ;
; r_en_rom        ; clk        ; -0.602 ; -1.148 ; Rise       ; clk             ;
; ram_address[*]  ; clk        ; -0.219 ; -0.777 ; Rise       ; clk             ;
;  ram_address[0] ; clk        ; -0.382 ; -0.961 ; Rise       ; clk             ;
;  ram_address[1] ; clk        ; -0.403 ; -0.988 ; Rise       ; clk             ;
;  ram_address[2] ; clk        ; -0.225 ; -0.791 ; Rise       ; clk             ;
;  ram_address[3] ; clk        ; -0.219 ; -0.777 ; Rise       ; clk             ;
; ram_data[*]     ; clk        ; -0.374 ; -0.958 ; Rise       ; clk             ;
;  ram_data[0]    ; clk        ; -0.374 ; -0.958 ; Rise       ; clk             ;
;  ram_data[1]    ; clk        ; -0.427 ; -1.016 ; Rise       ; clk             ;
;  ram_data[2]    ; clk        ; -0.417 ; -0.993 ; Rise       ; clk             ;
;  ram_data[3]    ; clk        ; -0.377 ; -0.964 ; Rise       ; clk             ;
; rom_address[*]  ; clk        ; -0.373 ; -0.943 ; Rise       ; clk             ;
;  rom_address[0] ; clk        ; -0.649 ; -1.308 ; Rise       ; clk             ;
;  rom_address[1] ; clk        ; -0.373 ; -0.943 ; Rise       ; clk             ;
;  rom_address[2] ; clk        ; -0.500 ; -1.120 ; Rise       ; clk             ;
;  rom_address[3] ; clk        ; -0.411 ; -0.993 ; Rise       ; clk             ;
; w_en            ; clk        ; 0.414  ; 0.100  ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; ram_out[*]   ; clk        ; 3.681 ; 3.747 ; Rise       ; clk             ;
;  ram_out[0]  ; clk        ; 3.395 ; 3.426 ; Rise       ; clk             ;
;  ram_out[1]  ; clk        ; 3.617 ; 3.667 ; Rise       ; clk             ;
;  ram_out[2]  ; clk        ; 3.389 ; 3.419 ; Rise       ; clk             ;
;  ram_out[3]  ; clk        ; 3.681 ; 3.747 ; Rise       ; clk             ;
; rom_out[*]   ; clk        ; 4.468 ; 4.624 ; Rise       ; clk             ;
;  rom_out[0]  ; clk        ; 3.518 ; 3.564 ; Rise       ; clk             ;
;  rom_out[1]  ; clk        ; 3.686 ; 3.756 ; Rise       ; clk             ;
;  rom_out[2]  ; clk        ; 3.431 ; 3.466 ; Rise       ; clk             ;
;  rom_out[3]  ; clk        ; 3.474 ; 3.528 ; Rise       ; clk             ;
;  rom_out[4]  ; clk        ; 3.570 ; 3.631 ; Rise       ; clk             ;
;  rom_out[5]  ; clk        ; 3.548 ; 3.590 ; Rise       ; clk             ;
;  rom_out[6]  ; clk        ; 3.502 ; 3.543 ; Rise       ; clk             ;
;  rom_out[7]  ; clk        ; 3.450 ; 3.490 ; Rise       ; clk             ;
;  rom_out[8]  ; clk        ; 3.545 ; 3.592 ; Rise       ; clk             ;
;  rom_out[9]  ; clk        ; 4.468 ; 4.624 ; Rise       ; clk             ;
;  rom_out[10] ; clk        ; 3.662 ; 3.733 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; ram_out[*]   ; clk        ; 3.317 ; 3.346 ; Rise       ; clk             ;
;  ram_out[0]  ; clk        ; 3.324 ; 3.354 ; Rise       ; clk             ;
;  ram_out[1]  ; clk        ; 3.536 ; 3.584 ; Rise       ; clk             ;
;  ram_out[2]  ; clk        ; 3.317 ; 3.346 ; Rise       ; clk             ;
;  ram_out[3]  ; clk        ; 3.598 ; 3.661 ; Rise       ; clk             ;
; rom_out[*]   ; clk        ; 3.359 ; 3.393 ; Rise       ; clk             ;
;  rom_out[0]  ; clk        ; 3.442 ; 3.486 ; Rise       ; clk             ;
;  rom_out[1]  ; clk        ; 3.603 ; 3.670 ; Rise       ; clk             ;
;  rom_out[2]  ; clk        ; 3.359 ; 3.393 ; Rise       ; clk             ;
;  rom_out[3]  ; clk        ; 3.399 ; 3.451 ; Rise       ; clk             ;
;  rom_out[4]  ; clk        ; 3.492 ; 3.550 ; Rise       ; clk             ;
;  rom_out[5]  ; clk        ; 3.471 ; 3.511 ; Rise       ; clk             ;
;  rom_out[6]  ; clk        ; 3.427 ; 3.466 ; Rise       ; clk             ;
;  rom_out[7]  ; clk        ; 3.378 ; 3.415 ; Rise       ; clk             ;
;  rom_out[8]  ; clk        ; 3.469 ; 3.514 ; Rise       ; clk             ;
;  rom_out[9]  ; clk        ; 4.391 ; 4.545 ; Rise       ; clk             ;
;  rom_out[10] ; clk        ; 3.582 ; 3.649 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.756  ; 1.049 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -1.756  ; 1.049 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -26.34  ; 0.0   ; 0.0      ; 0.0     ; -48.654             ;
;  clk             ; -26.340 ; 0.000 ; N/A      ; N/A     ; -48.654             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------------+------------+--------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+-------+------------+-----------------+
; r_en_ram        ; clk        ; -0.250 ; 0.071 ; Rise       ; clk             ;
; r_en_rom        ; clk        ; 1.477  ; 1.853 ; Rise       ; clk             ;
; ram_address[*]  ; clk        ; 1.080  ; 1.501 ; Rise       ; clk             ;
;  ram_address[0] ; clk        ; 1.054  ; 1.477 ; Rise       ; clk             ;
;  ram_address[1] ; clk        ; 1.080  ; 1.501 ; Rise       ; clk             ;
;  ram_address[2] ; clk        ; 0.785  ; 1.209 ; Rise       ; clk             ;
;  ram_address[3] ; clk        ; 0.761  ; 1.182 ; Rise       ; clk             ;
; ram_data[*]     ; clk        ; 1.135  ; 1.560 ; Rise       ; clk             ;
;  ram_data[0]    ; clk        ; 1.057  ; 1.478 ; Rise       ; clk             ;
;  ram_data[1]    ; clk        ; 1.135  ; 1.560 ; Rise       ; clk             ;
;  ram_data[2]    ; clk        ; 1.107  ; 1.531 ; Rise       ; clk             ;
;  ram_data[3]    ; clk        ; 1.070  ; 1.494 ; Rise       ; clk             ;
; rom_address[*]  ; clk        ; 1.492  ; 2.012 ; Rise       ; clk             ;
;  rom_address[0] ; clk        ; 1.492  ; 2.012 ; Rise       ; clk             ;
;  rom_address[1] ; clk        ; 1.035  ; 1.460 ; Rise       ; clk             ;
;  rom_address[2] ; clk        ; 1.293  ; 1.766 ; Rise       ; clk             ;
;  rom_address[3] ; clk        ; 1.094  ; 1.532 ; Rise       ; clk             ;
; w_en            ; clk        ; -0.231 ; 0.078 ; Rise       ; clk             ;
+-----------------+------------+--------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; r_en_ram        ; clk        ; 0.837  ; 0.629  ; Rise       ; clk             ;
; r_en_rom        ; clk        ; -0.602 ; -1.148 ; Rise       ; clk             ;
; ram_address[*]  ; clk        ; -0.219 ; -0.646 ; Rise       ; clk             ;
;  ram_address[0] ; clk        ; -0.382 ; -0.902 ; Rise       ; clk             ;
;  ram_address[1] ; clk        ; -0.403 ; -0.925 ; Rise       ; clk             ;
;  ram_address[2] ; clk        ; -0.225 ; -0.669 ; Rise       ; clk             ;
;  ram_address[3] ; clk        ; -0.219 ; -0.646 ; Rise       ; clk             ;
; ram_data[*]     ; clk        ; -0.374 ; -0.903 ; Rise       ; clk             ;
;  ram_data[0]    ; clk        ; -0.374 ; -0.903 ; Rise       ; clk             ;
;  ram_data[1]    ; clk        ; -0.427 ; -0.976 ; Rise       ; clk             ;
;  ram_data[2]    ; clk        ; -0.417 ; -0.946 ; Rise       ; clk             ;
;  ram_data[3]    ; clk        ; -0.377 ; -0.917 ; Rise       ; clk             ;
; rom_address[*]  ; clk        ; -0.373 ; -0.891 ; Rise       ; clk             ;
;  rom_address[0] ; clk        ; -0.649 ; -1.308 ; Rise       ; clk             ;
;  rom_address[1] ; clk        ; -0.373 ; -0.891 ; Rise       ; clk             ;
;  rom_address[2] ; clk        ; -0.500 ; -1.120 ; Rise       ; clk             ;
;  rom_address[3] ; clk        ; -0.411 ; -0.948 ; Rise       ; clk             ;
; w_en            ; clk        ; 0.790  ; 0.584  ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; ram_out[*]   ; clk        ; 6.258 ; 6.177 ; Rise       ; clk             ;
;  ram_out[0]  ; clk        ; 5.684 ; 5.632 ; Rise       ; clk             ;
;  ram_out[1]  ; clk        ; 6.084 ; 6.038 ; Rise       ; clk             ;
;  ram_out[2]  ; clk        ; 5.681 ; 5.633 ; Rise       ; clk             ;
;  ram_out[3]  ; clk        ; 6.258 ; 6.177 ; Rise       ; clk             ;
; rom_out[*]   ; clk        ; 7.234 ; 7.310 ; Rise       ; clk             ;
;  rom_out[0]  ; clk        ; 5.904 ; 5.857 ; Rise       ; clk             ;
;  rom_out[1]  ; clk        ; 6.243 ; 6.177 ; Rise       ; clk             ;
;  rom_out[2]  ; clk        ; 5.721 ; 5.692 ; Rise       ; clk             ;
;  rom_out[3]  ; clk        ; 5.862 ; 5.811 ; Rise       ; clk             ;
;  rom_out[4]  ; clk        ; 6.030 ; 5.974 ; Rise       ; clk             ;
;  rom_out[5]  ; clk        ; 5.947 ; 5.892 ; Rise       ; clk             ;
;  rom_out[6]  ; clk        ; 5.887 ; 5.830 ; Rise       ; clk             ;
;  rom_out[7]  ; clk        ; 5.761 ; 5.731 ; Rise       ; clk             ;
;  rom_out[8]  ; clk        ; 5.929 ; 5.886 ; Rise       ; clk             ;
;  rom_out[9]  ; clk        ; 7.234 ; 7.310 ; Rise       ; clk             ;
;  rom_out[10] ; clk        ; 6.172 ; 6.118 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; ram_out[*]   ; clk        ; 3.317 ; 3.346 ; Rise       ; clk             ;
;  ram_out[0]  ; clk        ; 3.324 ; 3.354 ; Rise       ; clk             ;
;  ram_out[1]  ; clk        ; 3.536 ; 3.584 ; Rise       ; clk             ;
;  ram_out[2]  ; clk        ; 3.317 ; 3.346 ; Rise       ; clk             ;
;  ram_out[3]  ; clk        ; 3.598 ; 3.661 ; Rise       ; clk             ;
; rom_out[*]   ; clk        ; 3.359 ; 3.393 ; Rise       ; clk             ;
;  rom_out[0]  ; clk        ; 3.442 ; 3.486 ; Rise       ; clk             ;
;  rom_out[1]  ; clk        ; 3.603 ; 3.670 ; Rise       ; clk             ;
;  rom_out[2]  ; clk        ; 3.359 ; 3.393 ; Rise       ; clk             ;
;  rom_out[3]  ; clk        ; 3.399 ; 3.451 ; Rise       ; clk             ;
;  rom_out[4]  ; clk        ; 3.492 ; 3.550 ; Rise       ; clk             ;
;  rom_out[5]  ; clk        ; 3.471 ; 3.511 ; Rise       ; clk             ;
;  rom_out[6]  ; clk        ; 3.427 ; 3.466 ; Rise       ; clk             ;
;  rom_out[7]  ; clk        ; 3.378 ; 3.415 ; Rise       ; clk             ;
;  rom_out[8]  ; clk        ; 3.469 ; 3.514 ; Rise       ; clk             ;
;  rom_out[9]  ; clk        ; 4.391 ; 4.545 ; Rise       ; clk             ;
;  rom_out[10] ; clk        ; 3.582 ; 3.649 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ram_out[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ram_out[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rom_out[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rom_out[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rom_out[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rom_out[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rom_out[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rom_out[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rom_out[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rom_out[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rom_out[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rom_out[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rom_out[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; w_en                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r_en_ram                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ram_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ram_address[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ram_address[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ram_address[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ram_address[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ram_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ram_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ram_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r_en_rom                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rom_address[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rom_address[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rom_address[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rom_address[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ram_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ram_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ram_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ram_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; rom_out[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ram_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ram_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ram_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ram_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; rom_out[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; rom_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 15       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 15       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 15    ; 15   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Mar 08 12:40:03 2023
Info: Command: quartus_sta yusuf_gassaloglu_2020510034_HW2 -c yusuf_gassaloglu_2020510034_HW2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'yusuf_gassaloglu_2020510034_HW2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.756             -26.340 clk 
Info (332146): Worst-case hold slack is 2.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.351               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -48.654 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.484             -22.260 clk 
Info (332146): Worst-case hold slack is 2.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.108               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -48.654 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.324              -4.860 clk 
Info (332146): Worst-case hold slack is 1.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.049               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -26.503 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4609 megabytes
    Info: Processing ended: Wed Mar 08 12:40:04 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


