ARM GAS  /tmp/ccUK8LOJ.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM2_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM2_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM2_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  30:Core/Src/tim.c **** 
  31:Core/Src/tim.c **** /* TIM2 init function */
  32:Core/Src/tim.c **** void MX_TIM2_Init(void)
ARM GAS  /tmp/ccUK8LOJ.s 			page 2


  33:Core/Src/tim.c **** {
  27              		.loc 1 33 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  38              		.loc 1 39 3 view .LVU1
  39              		.loc 1 39 27 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0493     		str	r3, [sp, #16]
  42 0008 0593     		str	r3, [sp, #20]
  40:Core/Src/tim.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
  43              		.loc 1 40 3 is_stmt 1 view .LVU3
  44              		.loc 1 40 22 is_stmt 0 view .LVU4
  45 000a 0093     		str	r3, [sp]
  46 000c 0193     		str	r3, [sp, #4]
  47 000e 0293     		str	r3, [sp, #8]
  48 0010 0393     		str	r3, [sp, #12]
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  45:Core/Src/tim.c ****   htim2.Instance = TIM2;
  49              		.loc 1 45 3 is_stmt 1 view .LVU5
  50              		.loc 1 45 18 is_stmt 0 view .LVU6
  51 0012 2448     		ldr	r0, .L15
  52 0014 4FF08042 		mov	r2, #1073741824
  53 0018 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  54              		.loc 1 46 3 is_stmt 1 view .LVU7
  55              		.loc 1 46 24 is_stmt 0 view .LVU8
  56 001a 4360     		str	r3, [r0, #4]
  47:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  57              		.loc 1 47 3 is_stmt 1 view .LVU9
  58              		.loc 1 47 26 is_stmt 0 view .LVU10
  59 001c 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim2.Init.Period = 65535;
  60              		.loc 1 48 3 is_stmt 1 view .LVU11
  61              		.loc 1 48 21 is_stmt 0 view .LVU12
  62 001e 4FF6FF72 		movw	r2, #65535
  63 0022 C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  64              		.loc 1 49 3 is_stmt 1 view .LVU13
  65              		.loc 1 49 28 is_stmt 0 view .LVU14
  66 0024 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/ccUK8LOJ.s 			page 3


  50:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  67              		.loc 1 50 3 is_stmt 1 view .LVU15
  68              		.loc 1 50 32 is_stmt 0 view .LVU16
  69 0026 8361     		str	r3, [r0, #24]
  51:Core/Src/tim.c ****   if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
  70              		.loc 1 51 3 is_stmt 1 view .LVU17
  71              		.loc 1 51 7 is_stmt 0 view .LVU18
  72 0028 FFF7FEFF 		bl	HAL_TIM_IC_Init
  73              	.LVL0:
  74              		.loc 1 51 6 view .LVU19
  75 002c 38BB     		cbnz	r0, .L9
  76              	.L2:
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  77              		.loc 1 55 3 is_stmt 1 view .LVU20
  78              		.loc 1 55 37 is_stmt 0 view .LVU21
  79 002e 0023     		movs	r3, #0
  80 0030 0493     		str	r3, [sp, #16]
  56:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  81              		.loc 1 56 3 is_stmt 1 view .LVU22
  82              		.loc 1 56 33 is_stmt 0 view .LVU23
  83 0032 0593     		str	r3, [sp, #20]
  57:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  84              		.loc 1 57 3 is_stmt 1 view .LVU24
  85              		.loc 1 57 7 is_stmt 0 view .LVU25
  86 0034 04A9     		add	r1, sp, #16
  87 0036 1B48     		ldr	r0, .L15
  88 0038 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  89              	.LVL1:
  90              		.loc 1 57 6 view .LVU26
  91 003c 10BB     		cbnz	r0, .L10
  92              	.L3:
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
  93              		.loc 1 61 3 is_stmt 1 view .LVU27
  94              		.loc 1 61 24 is_stmt 0 view .LVU28
  95 003e 0022     		movs	r2, #0
  96 0040 0092     		str	r2, [sp]
  62:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
  97              		.loc 1 62 3 is_stmt 1 view .LVU29
  98              		.loc 1 62 25 is_stmt 0 view .LVU30
  99 0042 0123     		movs	r3, #1
 100 0044 0193     		str	r3, [sp, #4]
  63:Core/Src/tim.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 101              		.loc 1 63 3 is_stmt 1 view .LVU31
 102              		.loc 1 63 25 is_stmt 0 view .LVU32
 103 0046 0292     		str	r2, [sp, #8]
  64:Core/Src/tim.c ****   sConfigIC.ICFilter = 0;
 104              		.loc 1 64 3 is_stmt 1 view .LVU33
 105              		.loc 1 64 22 is_stmt 0 view .LVU34
 106 0048 0392     		str	r2, [sp, #12]
  65:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 107              		.loc 1 65 3 is_stmt 1 view .LVU35
ARM GAS  /tmp/ccUK8LOJ.s 			page 4


 108              		.loc 1 65 7 is_stmt 0 view .LVU36
 109 004a 6946     		mov	r1, sp
 110 004c 1548     		ldr	r0, .L15
 111 004e FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 112              	.LVL2:
 113              		.loc 1 65 6 view .LVU37
 114 0052 D0B9     		cbnz	r0, .L11
 115              	.L4:
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 116              		.loc 1 69 3 is_stmt 1 view .LVU38
 117              		.loc 1 69 7 is_stmt 0 view .LVU39
 118 0054 0422     		movs	r2, #4
 119 0056 6946     		mov	r1, sp
 120 0058 1248     		ldr	r0, .L15
 121 005a FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 122              	.LVL3:
 123              		.loc 1 69 6 view .LVU40
 124 005e B8B9     		cbnz	r0, .L12
 125              	.L5:
  70:Core/Src/tim.c ****   {
  71:Core/Src/tim.c ****     Error_Handler();
  72:Core/Src/tim.c ****   }
  73:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 126              		.loc 1 73 3 is_stmt 1 view .LVU41
 127              		.loc 1 73 7 is_stmt 0 view .LVU42
 128 0060 0822     		movs	r2, #8
 129 0062 6946     		mov	r1, sp
 130 0064 0F48     		ldr	r0, .L15
 131 0066 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 132              	.LVL4:
 133              		.loc 1 73 6 view .LVU43
 134 006a A0B9     		cbnz	r0, .L13
 135              	.L6:
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****     Error_Handler();
  76:Core/Src/tim.c ****   }
  77:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 136              		.loc 1 77 3 is_stmt 1 view .LVU44
 137              		.loc 1 77 7 is_stmt 0 view .LVU45
 138 006c 0C22     		movs	r2, #12
 139 006e 6946     		mov	r1, sp
 140 0070 0C48     		ldr	r0, .L15
 141 0072 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 142              	.LVL5:
 143              		.loc 1 77 6 view .LVU46
 144 0076 88B9     		cbnz	r0, .L14
 145              	.L1:
  78:Core/Src/tim.c ****   {
  79:Core/Src/tim.c ****     Error_Handler();
  80:Core/Src/tim.c ****   }
  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  84:Core/Src/tim.c **** 
ARM GAS  /tmp/ccUK8LOJ.s 			page 5


  85:Core/Src/tim.c **** }
 146              		.loc 1 85 1 view .LVU47
 147 0078 07B0     		add	sp, sp, #28
 148              	.LCFI2:
 149              		.cfi_remember_state
 150              		.cfi_def_cfa_offset 4
 151              		@ sp needed
 152 007a 5DF804FB 		ldr	pc, [sp], #4
 153              	.L9:
 154              	.LCFI3:
 155              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 156              		.loc 1 53 5 is_stmt 1 view .LVU48
 157 007e FFF7FEFF 		bl	Error_Handler
 158              	.LVL6:
 159 0082 D4E7     		b	.L2
 160              	.L10:
  59:Core/Src/tim.c ****   }
 161              		.loc 1 59 5 view .LVU49
 162 0084 FFF7FEFF 		bl	Error_Handler
 163              	.LVL7:
 164 0088 D9E7     		b	.L3
 165              	.L11:
  67:Core/Src/tim.c ****   }
 166              		.loc 1 67 5 view .LVU50
 167 008a FFF7FEFF 		bl	Error_Handler
 168              	.LVL8:
 169 008e E1E7     		b	.L4
 170              	.L12:
  71:Core/Src/tim.c ****   }
 171              		.loc 1 71 5 view .LVU51
 172 0090 FFF7FEFF 		bl	Error_Handler
 173              	.LVL9:
 174 0094 E4E7     		b	.L5
 175              	.L13:
  75:Core/Src/tim.c ****   }
 176              		.loc 1 75 5 view .LVU52
 177 0096 FFF7FEFF 		bl	Error_Handler
 178              	.LVL10:
 179 009a E7E7     		b	.L6
 180              	.L14:
  79:Core/Src/tim.c ****   }
 181              		.loc 1 79 5 view .LVU53
 182 009c FFF7FEFF 		bl	Error_Handler
 183              	.LVL11:
 184              		.loc 1 85 1 is_stmt 0 view .LVU54
 185 00a0 EAE7     		b	.L1
 186              	.L16:
 187 00a2 00BF     		.align	2
 188              	.L15:
 189 00a4 00000000 		.word	.LANCHOR0
 190              		.cfi_endproc
 191              	.LFE65:
 193              		.section	.text.MX_TIM3_Init,"ax",%progbits
 194              		.align	1
 195              		.global	MX_TIM3_Init
 196              		.syntax unified
ARM GAS  /tmp/ccUK8LOJ.s 			page 6


 197              		.thumb
 198              		.thumb_func
 199              		.fpu softvfp
 201              	MX_TIM3_Init:
 202              	.LFB66:
  86:Core/Src/tim.c **** /* TIM3 init function */
  87:Core/Src/tim.c **** void MX_TIM3_Init(void)
  88:Core/Src/tim.c **** {
 203              		.loc 1 88 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 24
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207 0000 00B5     		push	{lr}
 208              	.LCFI4:
 209              		.cfi_def_cfa_offset 4
 210              		.cfi_offset 14, -4
 211 0002 87B0     		sub	sp, sp, #28
 212              	.LCFI5:
 213              		.cfi_def_cfa_offset 32
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 214              		.loc 1 94 3 view .LVU56
 215              		.loc 1 94 27 is_stmt 0 view .LVU57
 216 0004 0023     		movs	r3, #0
 217 0006 0493     		str	r3, [sp, #16]
 218 0008 0593     		str	r3, [sp, #20]
  95:Core/Src/tim.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 219              		.loc 1 95 3 is_stmt 1 view .LVU58
 220              		.loc 1 95 22 is_stmt 0 view .LVU59
 221 000a 0093     		str	r3, [sp]
 222 000c 0193     		str	r3, [sp, #4]
 223 000e 0293     		str	r3, [sp, #8]
 224 0010 0393     		str	r3, [sp, #12]
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  98:Core/Src/tim.c **** 
  99:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 100:Core/Src/tim.c ****   htim3.Instance = TIM3;
 225              		.loc 1 100 3 is_stmt 1 view .LVU60
 226              		.loc 1 100 18 is_stmt 0 view .LVU61
 227 0012 2348     		ldr	r0, .L31
 228 0014 234A     		ldr	r2, .L31+4
 229 0016 0260     		str	r2, [r0]
 101:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 230              		.loc 1 101 3 is_stmt 1 view .LVU62
 231              		.loc 1 101 24 is_stmt 0 view .LVU63
 232 0018 4360     		str	r3, [r0, #4]
 102:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 233              		.loc 1 102 3 is_stmt 1 view .LVU64
 234              		.loc 1 102 26 is_stmt 0 view .LVU65
 235 001a 8360     		str	r3, [r0, #8]
 103:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 236              		.loc 1 103 3 is_stmt 1 view .LVU66
ARM GAS  /tmp/ccUK8LOJ.s 			page 7


 237              		.loc 1 103 21 is_stmt 0 view .LVU67
 238 001c 4FF6FF72 		movw	r2, #65535
 239 0020 C260     		str	r2, [r0, #12]
 104:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 240              		.loc 1 104 3 is_stmt 1 view .LVU68
 241              		.loc 1 104 28 is_stmt 0 view .LVU69
 242 0022 0361     		str	r3, [r0, #16]
 105:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 243              		.loc 1 105 3 is_stmt 1 view .LVU70
 244              		.loc 1 105 32 is_stmt 0 view .LVU71
 245 0024 8361     		str	r3, [r0, #24]
 106:Core/Src/tim.c ****   if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 246              		.loc 1 106 3 is_stmt 1 view .LVU72
 247              		.loc 1 106 7 is_stmt 0 view .LVU73
 248 0026 FFF7FEFF 		bl	HAL_TIM_IC_Init
 249              	.LVL12:
 250              		.loc 1 106 6 view .LVU74
 251 002a 38BB     		cbnz	r0, .L25
 252              	.L18:
 107:Core/Src/tim.c ****   {
 108:Core/Src/tim.c ****     Error_Handler();
 109:Core/Src/tim.c ****   }
 110:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 253              		.loc 1 110 3 is_stmt 1 view .LVU75
 254              		.loc 1 110 37 is_stmt 0 view .LVU76
 255 002c 0023     		movs	r3, #0
 256 002e 0493     		str	r3, [sp, #16]
 111:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 257              		.loc 1 111 3 is_stmt 1 view .LVU77
 258              		.loc 1 111 33 is_stmt 0 view .LVU78
 259 0030 0593     		str	r3, [sp, #20]
 112:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 260              		.loc 1 112 3 is_stmt 1 view .LVU79
 261              		.loc 1 112 7 is_stmt 0 view .LVU80
 262 0032 04A9     		add	r1, sp, #16
 263 0034 1A48     		ldr	r0, .L31
 264 0036 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 265              	.LVL13:
 266              		.loc 1 112 6 view .LVU81
 267 003a 10BB     		cbnz	r0, .L26
 268              	.L19:
 113:Core/Src/tim.c ****   {
 114:Core/Src/tim.c ****     Error_Handler();
 115:Core/Src/tim.c ****   }
 116:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 269              		.loc 1 116 3 is_stmt 1 view .LVU82
 270              		.loc 1 116 24 is_stmt 0 view .LVU83
 271 003c 0022     		movs	r2, #0
 272 003e 0092     		str	r2, [sp]
 117:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 273              		.loc 1 117 3 is_stmt 1 view .LVU84
 274              		.loc 1 117 25 is_stmt 0 view .LVU85
 275 0040 0123     		movs	r3, #1
 276 0042 0193     		str	r3, [sp, #4]
 118:Core/Src/tim.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 277              		.loc 1 118 3 is_stmt 1 view .LVU86
 278              		.loc 1 118 25 is_stmt 0 view .LVU87
ARM GAS  /tmp/ccUK8LOJ.s 			page 8


 279 0044 0292     		str	r2, [sp, #8]
 119:Core/Src/tim.c ****   sConfigIC.ICFilter = 0;
 280              		.loc 1 119 3 is_stmt 1 view .LVU88
 281              		.loc 1 119 22 is_stmt 0 view .LVU89
 282 0046 0392     		str	r2, [sp, #12]
 120:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 283              		.loc 1 120 3 is_stmt 1 view .LVU90
 284              		.loc 1 120 7 is_stmt 0 view .LVU91
 285 0048 6946     		mov	r1, sp
 286 004a 1548     		ldr	r0, .L31
 287 004c FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 288              	.LVL14:
 289              		.loc 1 120 6 view .LVU92
 290 0050 D0B9     		cbnz	r0, .L27
 291              	.L20:
 121:Core/Src/tim.c ****   {
 122:Core/Src/tim.c ****     Error_Handler();
 123:Core/Src/tim.c ****   }
 124:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 292              		.loc 1 124 3 is_stmt 1 view .LVU93
 293              		.loc 1 124 7 is_stmt 0 view .LVU94
 294 0052 0422     		movs	r2, #4
 295 0054 6946     		mov	r1, sp
 296 0056 1248     		ldr	r0, .L31
 297 0058 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 298              	.LVL15:
 299              		.loc 1 124 6 view .LVU95
 300 005c B8B9     		cbnz	r0, .L28
 301              	.L21:
 125:Core/Src/tim.c ****   {
 126:Core/Src/tim.c ****     Error_Handler();
 127:Core/Src/tim.c ****   }
 128:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 302              		.loc 1 128 3 is_stmt 1 view .LVU96
 303              		.loc 1 128 7 is_stmt 0 view .LVU97
 304 005e 0822     		movs	r2, #8
 305 0060 6946     		mov	r1, sp
 306 0062 0F48     		ldr	r0, .L31
 307 0064 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 308              	.LVL16:
 309              		.loc 1 128 6 view .LVU98
 310 0068 A0B9     		cbnz	r0, .L29
 311              	.L22:
 129:Core/Src/tim.c ****   {
 130:Core/Src/tim.c ****     Error_Handler();
 131:Core/Src/tim.c ****   }
 132:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 312              		.loc 1 132 3 is_stmt 1 view .LVU99
 313              		.loc 1 132 7 is_stmt 0 view .LVU100
 314 006a 0C22     		movs	r2, #12
 315 006c 6946     		mov	r1, sp
 316 006e 0C48     		ldr	r0, .L31
 317 0070 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 318              	.LVL17:
 319              		.loc 1 132 6 view .LVU101
 320 0074 88B9     		cbnz	r0, .L30
 321              	.L17:
ARM GAS  /tmp/ccUK8LOJ.s 			page 9


 133:Core/Src/tim.c ****   {
 134:Core/Src/tim.c ****     Error_Handler();
 135:Core/Src/tim.c ****   }
 136:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 137:Core/Src/tim.c **** 
 138:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 139:Core/Src/tim.c **** 
 140:Core/Src/tim.c **** }
 322              		.loc 1 140 1 view .LVU102
 323 0076 07B0     		add	sp, sp, #28
 324              	.LCFI6:
 325              		.cfi_remember_state
 326              		.cfi_def_cfa_offset 4
 327              		@ sp needed
 328 0078 5DF804FB 		ldr	pc, [sp], #4
 329              	.L25:
 330              	.LCFI7:
 331              		.cfi_restore_state
 108:Core/Src/tim.c ****   }
 332              		.loc 1 108 5 is_stmt 1 view .LVU103
 333 007c FFF7FEFF 		bl	Error_Handler
 334              	.LVL18:
 335 0080 D4E7     		b	.L18
 336              	.L26:
 114:Core/Src/tim.c ****   }
 337              		.loc 1 114 5 view .LVU104
 338 0082 FFF7FEFF 		bl	Error_Handler
 339              	.LVL19:
 340 0086 D9E7     		b	.L19
 341              	.L27:
 122:Core/Src/tim.c ****   }
 342              		.loc 1 122 5 view .LVU105
 343 0088 FFF7FEFF 		bl	Error_Handler
 344              	.LVL20:
 345 008c E1E7     		b	.L20
 346              	.L28:
 126:Core/Src/tim.c ****   }
 347              		.loc 1 126 5 view .LVU106
 348 008e FFF7FEFF 		bl	Error_Handler
 349              	.LVL21:
 350 0092 E4E7     		b	.L21
 351              	.L29:
 130:Core/Src/tim.c ****   }
 352              		.loc 1 130 5 view .LVU107
 353 0094 FFF7FEFF 		bl	Error_Handler
 354              	.LVL22:
 355 0098 E7E7     		b	.L22
 356              	.L30:
 134:Core/Src/tim.c ****   }
 357              		.loc 1 134 5 view .LVU108
 358 009a FFF7FEFF 		bl	Error_Handler
 359              	.LVL23:
 360              		.loc 1 140 1 is_stmt 0 view .LVU109
 361 009e EAE7     		b	.L17
 362              	.L32:
 363              		.align	2
 364              	.L31:
ARM GAS  /tmp/ccUK8LOJ.s 			page 10


 365 00a0 00000000 		.word	.LANCHOR1
 366 00a4 00040040 		.word	1073742848
 367              		.cfi_endproc
 368              	.LFE66:
 370              		.section	.text.MX_TIM4_Init,"ax",%progbits
 371              		.align	1
 372              		.global	MX_TIM4_Init
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 376              		.fpu softvfp
 378              	MX_TIM4_Init:
 379              	.LFB67:
 141:Core/Src/tim.c **** /* TIM4 init function */
 142:Core/Src/tim.c **** void MX_TIM4_Init(void)
 143:Core/Src/tim.c **** {
 380              		.loc 1 143 1 is_stmt 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 24
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384 0000 00B5     		push	{lr}
 385              	.LCFI8:
 386              		.cfi_def_cfa_offset 4
 387              		.cfi_offset 14, -4
 388 0002 87B0     		sub	sp, sp, #28
 389              	.LCFI9:
 390              		.cfi_def_cfa_offset 32
 144:Core/Src/tim.c **** 
 145:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 391              		.loc 1 149 3 view .LVU111
 392              		.loc 1 149 27 is_stmt 0 view .LVU112
 393 0004 0023     		movs	r3, #0
 394 0006 0493     		str	r3, [sp, #16]
 395 0008 0593     		str	r3, [sp, #20]
 150:Core/Src/tim.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 396              		.loc 1 150 3 is_stmt 1 view .LVU113
 397              		.loc 1 150 22 is_stmt 0 view .LVU114
 398 000a 0093     		str	r3, [sp]
 399 000c 0193     		str	r3, [sp, #4]
 400 000e 0293     		str	r3, [sp, #8]
 401 0010 0393     		str	r3, [sp, #12]
 151:Core/Src/tim.c **** 
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 155:Core/Src/tim.c ****   htim4.Instance = TIM4;
 402              		.loc 1 155 3 is_stmt 1 view .LVU115
 403              		.loc 1 155 18 is_stmt 0 view .LVU116
 404 0012 2348     		ldr	r0, .L47
 405 0014 234A     		ldr	r2, .L47+4
 406 0016 0260     		str	r2, [r0]
 156:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 407              		.loc 1 156 3 is_stmt 1 view .LVU117
ARM GAS  /tmp/ccUK8LOJ.s 			page 11


 408              		.loc 1 156 24 is_stmt 0 view .LVU118
 409 0018 4360     		str	r3, [r0, #4]
 157:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 410              		.loc 1 157 3 is_stmt 1 view .LVU119
 411              		.loc 1 157 26 is_stmt 0 view .LVU120
 412 001a 8360     		str	r3, [r0, #8]
 158:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 413              		.loc 1 158 3 is_stmt 1 view .LVU121
 414              		.loc 1 158 21 is_stmt 0 view .LVU122
 415 001c 4FF6FF72 		movw	r2, #65535
 416 0020 C260     		str	r2, [r0, #12]
 159:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 417              		.loc 1 159 3 is_stmt 1 view .LVU123
 418              		.loc 1 159 28 is_stmt 0 view .LVU124
 419 0022 0361     		str	r3, [r0, #16]
 160:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 420              		.loc 1 160 3 is_stmt 1 view .LVU125
 421              		.loc 1 160 32 is_stmt 0 view .LVU126
 422 0024 8361     		str	r3, [r0, #24]
 161:Core/Src/tim.c ****   if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 423              		.loc 1 161 3 is_stmt 1 view .LVU127
 424              		.loc 1 161 7 is_stmt 0 view .LVU128
 425 0026 FFF7FEFF 		bl	HAL_TIM_IC_Init
 426              	.LVL24:
 427              		.loc 1 161 6 view .LVU129
 428 002a 38BB     		cbnz	r0, .L41
 429              	.L34:
 162:Core/Src/tim.c ****   {
 163:Core/Src/tim.c ****     Error_Handler();
 164:Core/Src/tim.c ****   }
 165:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 430              		.loc 1 165 3 is_stmt 1 view .LVU130
 431              		.loc 1 165 37 is_stmt 0 view .LVU131
 432 002c 0023     		movs	r3, #0
 433 002e 0493     		str	r3, [sp, #16]
 166:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 434              		.loc 1 166 3 is_stmt 1 view .LVU132
 435              		.loc 1 166 33 is_stmt 0 view .LVU133
 436 0030 0593     		str	r3, [sp, #20]
 167:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 437              		.loc 1 167 3 is_stmt 1 view .LVU134
 438              		.loc 1 167 7 is_stmt 0 view .LVU135
 439 0032 04A9     		add	r1, sp, #16
 440 0034 1A48     		ldr	r0, .L47
 441 0036 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 442              	.LVL25:
 443              		.loc 1 167 6 view .LVU136
 444 003a 10BB     		cbnz	r0, .L42
 445              	.L35:
 168:Core/Src/tim.c ****   {
 169:Core/Src/tim.c ****     Error_Handler();
 170:Core/Src/tim.c ****   }
 171:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 446              		.loc 1 171 3 is_stmt 1 view .LVU137
 447              		.loc 1 171 24 is_stmt 0 view .LVU138
 448 003c 0022     		movs	r2, #0
 449 003e 0092     		str	r2, [sp]
ARM GAS  /tmp/ccUK8LOJ.s 			page 12


 172:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 450              		.loc 1 172 3 is_stmt 1 view .LVU139
 451              		.loc 1 172 25 is_stmt 0 view .LVU140
 452 0040 0123     		movs	r3, #1
 453 0042 0193     		str	r3, [sp, #4]
 173:Core/Src/tim.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 454              		.loc 1 173 3 is_stmt 1 view .LVU141
 455              		.loc 1 173 25 is_stmt 0 view .LVU142
 456 0044 0292     		str	r2, [sp, #8]
 174:Core/Src/tim.c ****   sConfigIC.ICFilter = 0;
 457              		.loc 1 174 3 is_stmt 1 view .LVU143
 458              		.loc 1 174 22 is_stmt 0 view .LVU144
 459 0046 0392     		str	r2, [sp, #12]
 175:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 460              		.loc 1 175 3 is_stmt 1 view .LVU145
 461              		.loc 1 175 7 is_stmt 0 view .LVU146
 462 0048 6946     		mov	r1, sp
 463 004a 1548     		ldr	r0, .L47
 464 004c FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 465              	.LVL26:
 466              		.loc 1 175 6 view .LVU147
 467 0050 D0B9     		cbnz	r0, .L43
 468              	.L36:
 176:Core/Src/tim.c ****   {
 177:Core/Src/tim.c ****     Error_Handler();
 178:Core/Src/tim.c ****   }
 179:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 469              		.loc 1 179 3 is_stmt 1 view .LVU148
 470              		.loc 1 179 7 is_stmt 0 view .LVU149
 471 0052 0422     		movs	r2, #4
 472 0054 6946     		mov	r1, sp
 473 0056 1248     		ldr	r0, .L47
 474 0058 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 475              	.LVL27:
 476              		.loc 1 179 6 view .LVU150
 477 005c B8B9     		cbnz	r0, .L44
 478              	.L37:
 180:Core/Src/tim.c ****   {
 181:Core/Src/tim.c ****     Error_Handler();
 182:Core/Src/tim.c ****   }
 183:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 479              		.loc 1 183 3 is_stmt 1 view .LVU151
 480              		.loc 1 183 7 is_stmt 0 view .LVU152
 481 005e 0822     		movs	r2, #8
 482 0060 6946     		mov	r1, sp
 483 0062 0F48     		ldr	r0, .L47
 484 0064 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 485              	.LVL28:
 486              		.loc 1 183 6 view .LVU153
 487 0068 A0B9     		cbnz	r0, .L45
 488              	.L38:
 184:Core/Src/tim.c ****   {
 185:Core/Src/tim.c ****     Error_Handler();
 186:Core/Src/tim.c ****   }
 187:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 489              		.loc 1 187 3 is_stmt 1 view .LVU154
 490              		.loc 1 187 7 is_stmt 0 view .LVU155
ARM GAS  /tmp/ccUK8LOJ.s 			page 13


 491 006a 0C22     		movs	r2, #12
 492 006c 6946     		mov	r1, sp
 493 006e 0C48     		ldr	r0, .L47
 494 0070 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 495              	.LVL29:
 496              		.loc 1 187 6 view .LVU156
 497 0074 88B9     		cbnz	r0, .L46
 498              	.L33:
 188:Core/Src/tim.c ****   {
 189:Core/Src/tim.c ****     Error_Handler();
 190:Core/Src/tim.c ****   }
 191:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 192:Core/Src/tim.c **** 
 193:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 194:Core/Src/tim.c **** 
 195:Core/Src/tim.c **** }
 499              		.loc 1 195 1 view .LVU157
 500 0076 07B0     		add	sp, sp, #28
 501              	.LCFI10:
 502              		.cfi_remember_state
 503              		.cfi_def_cfa_offset 4
 504              		@ sp needed
 505 0078 5DF804FB 		ldr	pc, [sp], #4
 506              	.L41:
 507              	.LCFI11:
 508              		.cfi_restore_state
 163:Core/Src/tim.c ****   }
 509              		.loc 1 163 5 is_stmt 1 view .LVU158
 510 007c FFF7FEFF 		bl	Error_Handler
 511              	.LVL30:
 512 0080 D4E7     		b	.L34
 513              	.L42:
 169:Core/Src/tim.c ****   }
 514              		.loc 1 169 5 view .LVU159
 515 0082 FFF7FEFF 		bl	Error_Handler
 516              	.LVL31:
 517 0086 D9E7     		b	.L35
 518              	.L43:
 177:Core/Src/tim.c ****   }
 519              		.loc 1 177 5 view .LVU160
 520 0088 FFF7FEFF 		bl	Error_Handler
 521              	.LVL32:
 522 008c E1E7     		b	.L36
 523              	.L44:
 181:Core/Src/tim.c ****   }
 524              		.loc 1 181 5 view .LVU161
 525 008e FFF7FEFF 		bl	Error_Handler
 526              	.LVL33:
 527 0092 E4E7     		b	.L37
 528              	.L45:
 185:Core/Src/tim.c ****   }
 529              		.loc 1 185 5 view .LVU162
 530 0094 FFF7FEFF 		bl	Error_Handler
 531              	.LVL34:
 532 0098 E7E7     		b	.L38
 533              	.L46:
 189:Core/Src/tim.c ****   }
ARM GAS  /tmp/ccUK8LOJ.s 			page 14


 534              		.loc 1 189 5 view .LVU163
 535 009a FFF7FEFF 		bl	Error_Handler
 536              	.LVL35:
 537              		.loc 1 195 1 is_stmt 0 view .LVU164
 538 009e EAE7     		b	.L33
 539              	.L48:
 540              		.align	2
 541              	.L47:
 542 00a0 00000000 		.word	.LANCHOR2
 543 00a4 00080040 		.word	1073743872
 544              		.cfi_endproc
 545              	.LFE67:
 547              		.section	.text.HAL_TIM_IC_MspInit,"ax",%progbits
 548              		.align	1
 549              		.global	HAL_TIM_IC_MspInit
 550              		.syntax unified
 551              		.thumb
 552              		.thumb_func
 553              		.fpu softvfp
 555              	HAL_TIM_IC_MspInit:
 556              	.LVL36:
 557              	.LFB68:
 196:Core/Src/tim.c **** 
 197:Core/Src/tim.c **** void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
 198:Core/Src/tim.c **** {
 558              		.loc 1 198 1 is_stmt 1 view -0
 559              		.cfi_startproc
 560              		@ args = 0, pretend = 0, frame = 48
 561              		@ frame_needed = 0, uses_anonymous_args = 0
 562              		.loc 1 198 1 is_stmt 0 view .LVU166
 563 0000 10B5     		push	{r4, lr}
 564              	.LCFI12:
 565              		.cfi_def_cfa_offset 8
 566              		.cfi_offset 4, -8
 567              		.cfi_offset 14, -4
 568 0002 8CB0     		sub	sp, sp, #48
 569              	.LCFI13:
 570              		.cfi_def_cfa_offset 56
 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 571              		.loc 1 200 3 is_stmt 1 view .LVU167
 572              		.loc 1 200 20 is_stmt 0 view .LVU168
 573 0004 0023     		movs	r3, #0
 574 0006 0893     		str	r3, [sp, #32]
 575 0008 0993     		str	r3, [sp, #36]
 576 000a 0A93     		str	r3, [sp, #40]
 577 000c 0B93     		str	r3, [sp, #44]
 201:Core/Src/tim.c ****   if(tim_icHandle->Instance==TIM2)
 578              		.loc 1 201 3 is_stmt 1 view .LVU169
 579              		.loc 1 201 18 is_stmt 0 view .LVU170
 580 000e 0368     		ldr	r3, [r0]
 581              		.loc 1 201 5 view .LVU171
 582 0010 B3F1804F 		cmp	r3, #1073741824
 583 0014 07D0     		beq	.L54
 202:Core/Src/tim.c ****   {
 203:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 204:Core/Src/tim.c **** 
ARM GAS  /tmp/ccUK8LOJ.s 			page 15


 205:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 206:Core/Src/tim.c ****     /* TIM2 clock enable */
 207:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 208:Core/Src/tim.c **** 
 209:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 210:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 211:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 212:Core/Src/tim.c ****     PB10     ------> TIM2_CH3
 213:Core/Src/tim.c ****     PB11     ------> TIM2_CH4
 214:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 215:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 216:Core/Src/tim.c ****     */
 217:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3;
 218:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 219:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 220:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 221:Core/Src/tim.c **** 
 222:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 223:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 224:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 225:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 226:Core/Src/tim.c **** 
 227:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM2_ENABLE();
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 230:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 231:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 232:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 235:Core/Src/tim.c ****   }
 236:Core/Src/tim.c ****   else if(tim_icHandle->Instance==TIM3)
 584              		.loc 1 236 8 is_stmt 1 view .LVU172
 585              		.loc 1 236 10 is_stmt 0 view .LVU173
 586 0016 4A4A     		ldr	r2, .L57
 587 0018 9342     		cmp	r3, r2
 588 001a 42D0     		beq	.L55
 237:Core/Src/tim.c ****   {
 238:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 241:Core/Src/tim.c ****     /* TIM3 clock enable */
 242:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 245:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 246:Core/Src/tim.c ****     PB0     ------> TIM3_CH3
 247:Core/Src/tim.c ****     PB1     ------> TIM3_CH4
 248:Core/Src/tim.c ****     PB4     ------> TIM3_CH1
 249:Core/Src/tim.c ****     PB5     ------> TIM3_CH2
 250:Core/Src/tim.c ****     */
 251:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 252:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 253:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 254:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 255:Core/Src/tim.c **** 
 256:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM3_PARTIAL();
ARM GAS  /tmp/ccUK8LOJ.s 			page 16


 257:Core/Src/tim.c **** 
 258:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 259:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 260:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 261:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 262:Core/Src/tim.c **** 
 263:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 264:Core/Src/tim.c ****   }
 265:Core/Src/tim.c ****   else if(tim_icHandle->Instance==TIM4)
 589              		.loc 1 265 8 is_stmt 1 view .LVU174
 590              		.loc 1 265 10 is_stmt 0 view .LVU175
 591 001c 494A     		ldr	r2, .L57+4
 592 001e 9342     		cmp	r3, r2
 593 0020 6AD0     		beq	.L56
 594              	.LVL37:
 595              	.L49:
 266:Core/Src/tim.c ****   {
 267:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 268:Core/Src/tim.c **** 
 269:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 270:Core/Src/tim.c ****     /* TIM4 clock enable */
 271:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 272:Core/Src/tim.c **** 
 273:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 274:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 275:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 276:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 277:Core/Src/tim.c ****     PB8     ------> TIM4_CH3
 278:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
 279:Core/Src/tim.c ****     */
 280:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 281:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 282:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 283:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 284:Core/Src/tim.c **** 
 285:Core/Src/tim.c ****     /* TIM4 interrupt Init */
 286:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 287:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 288:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 289:Core/Src/tim.c **** 
 290:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 291:Core/Src/tim.c ****   }
 292:Core/Src/tim.c **** }
 596              		.loc 1 292 1 view .LVU176
 597 0022 0CB0     		add	sp, sp, #48
 598              	.LCFI14:
 599              		.cfi_remember_state
 600              		.cfi_def_cfa_offset 8
 601              		@ sp needed
 602 0024 10BD     		pop	{r4, pc}
 603              	.LVL38:
 604              	.L54:
 605              	.LCFI15:
 606              		.cfi_restore_state
 207:Core/Src/tim.c **** 
 607              		.loc 1 207 5 is_stmt 1 view .LVU177
 608              	.LBB2:
ARM GAS  /tmp/ccUK8LOJ.s 			page 17


 207:Core/Src/tim.c **** 
 609              		.loc 1 207 5 view .LVU178
 207:Core/Src/tim.c **** 
 610              		.loc 1 207 5 view .LVU179
 611 0026 03F50433 		add	r3, r3, #135168
 612 002a DA69     		ldr	r2, [r3, #28]
 613 002c 42F00102 		orr	r2, r2, #1
 614 0030 DA61     		str	r2, [r3, #28]
 207:Core/Src/tim.c **** 
 615              		.loc 1 207 5 view .LVU180
 616 0032 DA69     		ldr	r2, [r3, #28]
 617 0034 02F00102 		and	r2, r2, #1
 618 0038 0192     		str	r2, [sp, #4]
 207:Core/Src/tim.c **** 
 619              		.loc 1 207 5 view .LVU181
 620 003a 019A     		ldr	r2, [sp, #4]
 621              	.LBE2:
 207:Core/Src/tim.c **** 
 622              		.loc 1 207 5 view .LVU182
 209:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 623              		.loc 1 209 5 view .LVU183
 624              	.LBB3:
 209:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 625              		.loc 1 209 5 view .LVU184
 209:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 626              		.loc 1 209 5 view .LVU185
 627 003c 9A69     		ldr	r2, [r3, #24]
 628 003e 42F00802 		orr	r2, r2, #8
 629 0042 9A61     		str	r2, [r3, #24]
 209:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 630              		.loc 1 209 5 view .LVU186
 631 0044 9A69     		ldr	r2, [r3, #24]
 632 0046 02F00802 		and	r2, r2, #8
 633 004a 0292     		str	r2, [sp, #8]
 209:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 634              		.loc 1 209 5 view .LVU187
 635 004c 029A     		ldr	r2, [sp, #8]
 636              	.LBE3:
 209:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 637              		.loc 1 209 5 view .LVU188
 210:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 638              		.loc 1 210 5 view .LVU189
 639              	.LBB4:
 210:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 640              		.loc 1 210 5 view .LVU190
 210:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 641              		.loc 1 210 5 view .LVU191
 642 004e 9A69     		ldr	r2, [r3, #24]
 643 0050 42F00402 		orr	r2, r2, #4
 644 0054 9A61     		str	r2, [r3, #24]
 210:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 645              		.loc 1 210 5 view .LVU192
 646 0056 9B69     		ldr	r3, [r3, #24]
 647 0058 03F00403 		and	r3, r3, #4
 648 005c 0393     		str	r3, [sp, #12]
 210:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 649              		.loc 1 210 5 view .LVU193
ARM GAS  /tmp/ccUK8LOJ.s 			page 18


 650 005e 039B     		ldr	r3, [sp, #12]
 651              	.LBE4:
 210:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 652              		.loc 1 210 5 view .LVU194
 217:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 653              		.loc 1 217 5 view .LVU195
 217:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 654              		.loc 1 217 25 is_stmt 0 view .LVU196
 655 0060 40F60843 		movw	r3, #3080
 656 0064 0893     		str	r3, [sp, #32]
 218:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 657              		.loc 1 218 5 is_stmt 1 view .LVU197
 219:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 658              		.loc 1 219 5 view .LVU198
 220:Core/Src/tim.c **** 
 659              		.loc 1 220 5 view .LVU199
 660 0066 08A9     		add	r1, sp, #32
 661 0068 3748     		ldr	r0, .L57+8
 662              	.LVL39:
 220:Core/Src/tim.c **** 
 663              		.loc 1 220 5 is_stmt 0 view .LVU200
 664 006a FFF7FEFF 		bl	HAL_GPIO_Init
 665              	.LVL40:
 222:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 666              		.loc 1 222 5 is_stmt 1 view .LVU201
 222:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 667              		.loc 1 222 25 is_stmt 0 view .LVU202
 668 006e 4FF40043 		mov	r3, #32768
 669 0072 0893     		str	r3, [sp, #32]
 223:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 670              		.loc 1 223 5 is_stmt 1 view .LVU203
 223:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 671              		.loc 1 223 26 is_stmt 0 view .LVU204
 672 0074 0024     		movs	r4, #0
 673 0076 0994     		str	r4, [sp, #36]
 224:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 674              		.loc 1 224 5 is_stmt 1 view .LVU205
 224:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 675              		.loc 1 224 26 is_stmt 0 view .LVU206
 676 0078 0A94     		str	r4, [sp, #40]
 225:Core/Src/tim.c **** 
 677              		.loc 1 225 5 is_stmt 1 view .LVU207
 678 007a 08A9     		add	r1, sp, #32
 679 007c 3348     		ldr	r0, .L57+12
 680 007e FFF7FEFF 		bl	HAL_GPIO_Init
 681              	.LVL41:
 227:Core/Src/tim.c **** 
 682              		.loc 1 227 5 view .LVU208
 683              	.LBB5:
 227:Core/Src/tim.c **** 
 684              		.loc 1 227 5 view .LVU209
 685 0082 334A     		ldr	r2, .L57+16
 686 0084 5368     		ldr	r3, [r2, #4]
 687              	.LVL42:
 227:Core/Src/tim.c **** 
 688              		.loc 1 227 5 view .LVU210
 227:Core/Src/tim.c **** 
ARM GAS  /tmp/ccUK8LOJ.s 			page 19


 689              		.loc 1 227 5 view .LVU211
 227:Core/Src/tim.c **** 
 690              		.loc 1 227 5 view .LVU212
 691 0086 43F0E063 		orr	r3, r3, #117440512
 692              	.LVL43:
 227:Core/Src/tim.c **** 
 693              		.loc 1 227 5 is_stmt 0 view .LVU213
 694 008a 43F44073 		orr	r3, r3, #768
 695              	.LVL44:
 227:Core/Src/tim.c **** 
 696              		.loc 1 227 5 is_stmt 1 view .LVU214
 697 008e 5360     		str	r3, [r2, #4]
 698              	.LBE5:
 227:Core/Src/tim.c **** 
 699              		.loc 1 227 5 view .LVU215
 230:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 700              		.loc 1 230 5 view .LVU216
 701 0090 2246     		mov	r2, r4
 702 0092 0521     		movs	r1, #5
 703 0094 1C20     		movs	r0, #28
 704 0096 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 705              	.LVL45:
 231:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 706              		.loc 1 231 5 view .LVU217
 707 009a 1C20     		movs	r0, #28
 708 009c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 709              	.LVL46:
 710 00a0 BFE7     		b	.L49
 711              	.LVL47:
 712              	.L55:
 242:Core/Src/tim.c **** 
 713              		.loc 1 242 5 view .LVU218
 714              	.LBB6:
 242:Core/Src/tim.c **** 
 715              		.loc 1 242 5 view .LVU219
 242:Core/Src/tim.c **** 
 716              		.loc 1 242 5 view .LVU220
 717 00a2 2C4B     		ldr	r3, .L57+20
 718 00a4 DA69     		ldr	r2, [r3, #28]
 719 00a6 42F00202 		orr	r2, r2, #2
 720 00aa DA61     		str	r2, [r3, #28]
 242:Core/Src/tim.c **** 
 721              		.loc 1 242 5 view .LVU221
 722 00ac DA69     		ldr	r2, [r3, #28]
 723 00ae 02F00202 		and	r2, r2, #2
 724 00b2 0492     		str	r2, [sp, #16]
 242:Core/Src/tim.c **** 
 725              		.loc 1 242 5 view .LVU222
 726 00b4 049A     		ldr	r2, [sp, #16]
 727              	.LBE6:
 242:Core/Src/tim.c **** 
 728              		.loc 1 242 5 view .LVU223
 244:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 729              		.loc 1 244 5 view .LVU224
 730              	.LBB7:
 244:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 731              		.loc 1 244 5 view .LVU225
ARM GAS  /tmp/ccUK8LOJ.s 			page 20


 244:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 732              		.loc 1 244 5 view .LVU226
 733 00b6 9A69     		ldr	r2, [r3, #24]
 734 00b8 42F00802 		orr	r2, r2, #8
 735 00bc 9A61     		str	r2, [r3, #24]
 244:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 736              		.loc 1 244 5 view .LVU227
 737 00be 9B69     		ldr	r3, [r3, #24]
 738 00c0 03F00803 		and	r3, r3, #8
 739 00c4 0593     		str	r3, [sp, #20]
 244:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 740              		.loc 1 244 5 view .LVU228
 741 00c6 059B     		ldr	r3, [sp, #20]
 742              	.LBE7:
 244:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 743              		.loc 1 244 5 view .LVU229
 251:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 744              		.loc 1 251 5 view .LVU230
 251:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 745              		.loc 1 251 25 is_stmt 0 view .LVU231
 746 00c8 3323     		movs	r3, #51
 747 00ca 0893     		str	r3, [sp, #32]
 252:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 748              		.loc 1 252 5 is_stmt 1 view .LVU232
 253:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 749              		.loc 1 253 5 view .LVU233
 254:Core/Src/tim.c **** 
 750              		.loc 1 254 5 view .LVU234
 751 00cc 08A9     		add	r1, sp, #32
 752 00ce 1E48     		ldr	r0, .L57+8
 753              	.LVL48:
 254:Core/Src/tim.c **** 
 754              		.loc 1 254 5 is_stmt 0 view .LVU235
 755 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 756              	.LVL49:
 256:Core/Src/tim.c **** 
 757              		.loc 1 256 5 is_stmt 1 view .LVU236
 758              	.LBB8:
 256:Core/Src/tim.c **** 
 759              		.loc 1 256 5 view .LVU237
 760 00d4 1E4A     		ldr	r2, .L57+16
 761 00d6 5368     		ldr	r3, [r2, #4]
 762              	.LVL50:
 256:Core/Src/tim.c **** 
 763              		.loc 1 256 5 view .LVU238
 764 00d8 23F44063 		bic	r3, r3, #3072
 765              	.LVL51:
 256:Core/Src/tim.c **** 
 766              		.loc 1 256 5 view .LVU239
 256:Core/Src/tim.c **** 
 767              		.loc 1 256 5 view .LVU240
 768 00dc 43F0E063 		orr	r3, r3, #117440512
 769              	.LVL52:
 256:Core/Src/tim.c **** 
 770              		.loc 1 256 5 is_stmt 0 view .LVU241
 771 00e0 43F40063 		orr	r3, r3, #2048
 772              	.LVL53:
ARM GAS  /tmp/ccUK8LOJ.s 			page 21


 256:Core/Src/tim.c **** 
 773              		.loc 1 256 5 is_stmt 1 view .LVU242
 774 00e4 5360     		str	r3, [r2, #4]
 775              	.LBE8:
 256:Core/Src/tim.c **** 
 776              		.loc 1 256 5 view .LVU243
 259:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 777              		.loc 1 259 5 view .LVU244
 778 00e6 0022     		movs	r2, #0
 779 00e8 0521     		movs	r1, #5
 780 00ea 1D20     		movs	r0, #29
 781 00ec FFF7FEFF 		bl	HAL_NVIC_SetPriority
 782              	.LVL54:
 260:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 783              		.loc 1 260 5 view .LVU245
 784 00f0 1D20     		movs	r0, #29
 785 00f2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 786              	.LVL55:
 787 00f6 94E7     		b	.L49
 788              	.LVL56:
 789              	.L56:
 271:Core/Src/tim.c **** 
 790              		.loc 1 271 5 view .LVU246
 791              	.LBB9:
 271:Core/Src/tim.c **** 
 792              		.loc 1 271 5 view .LVU247
 271:Core/Src/tim.c **** 
 793              		.loc 1 271 5 view .LVU248
 794 00f8 164B     		ldr	r3, .L57+20
 795 00fa DA69     		ldr	r2, [r3, #28]
 796 00fc 42F00402 		orr	r2, r2, #4
 797 0100 DA61     		str	r2, [r3, #28]
 271:Core/Src/tim.c **** 
 798              		.loc 1 271 5 view .LVU249
 799 0102 DA69     		ldr	r2, [r3, #28]
 800 0104 02F00402 		and	r2, r2, #4
 801 0108 0692     		str	r2, [sp, #24]
 271:Core/Src/tim.c **** 
 802              		.loc 1 271 5 view .LVU250
 803 010a 069A     		ldr	r2, [sp, #24]
 804              	.LBE9:
 271:Core/Src/tim.c **** 
 805              		.loc 1 271 5 view .LVU251
 273:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 806              		.loc 1 273 5 view .LVU252
 807              	.LBB10:
 273:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 808              		.loc 1 273 5 view .LVU253
 273:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 809              		.loc 1 273 5 view .LVU254
 810 010c 9A69     		ldr	r2, [r3, #24]
 811 010e 42F00802 		orr	r2, r2, #8
 812 0112 9A61     		str	r2, [r3, #24]
 273:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 813              		.loc 1 273 5 view .LVU255
 814 0114 9B69     		ldr	r3, [r3, #24]
 815 0116 03F00803 		and	r3, r3, #8
ARM GAS  /tmp/ccUK8LOJ.s 			page 22


 816 011a 0793     		str	r3, [sp, #28]
 273:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 817              		.loc 1 273 5 view .LVU256
 818 011c 079B     		ldr	r3, [sp, #28]
 819              	.LBE10:
 273:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 820              		.loc 1 273 5 view .LVU257
 280:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 821              		.loc 1 280 5 view .LVU258
 280:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 822              		.loc 1 280 25 is_stmt 0 view .LVU259
 823 011e 4FF47073 		mov	r3, #960
 824 0122 0893     		str	r3, [sp, #32]
 281:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 825              		.loc 1 281 5 is_stmt 1 view .LVU260
 282:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 826              		.loc 1 282 5 view .LVU261
 283:Core/Src/tim.c **** 
 827              		.loc 1 283 5 view .LVU262
 828 0124 08A9     		add	r1, sp, #32
 829 0126 0848     		ldr	r0, .L57+8
 830              	.LVL57:
 283:Core/Src/tim.c **** 
 831              		.loc 1 283 5 is_stmt 0 view .LVU263
 832 0128 FFF7FEFF 		bl	HAL_GPIO_Init
 833              	.LVL58:
 286:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 834              		.loc 1 286 5 is_stmt 1 view .LVU264
 835 012c 0022     		movs	r2, #0
 836 012e 0521     		movs	r1, #5
 837 0130 1E20     		movs	r0, #30
 838 0132 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 839              	.LVL59:
 287:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 840              		.loc 1 287 5 view .LVU265
 841 0136 1E20     		movs	r0, #30
 842 0138 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 843              	.LVL60:
 844              		.loc 1 292 1 is_stmt 0 view .LVU266
 845 013c 71E7     		b	.L49
 846              	.L58:
 847 013e 00BF     		.align	2
 848              	.L57:
 849 0140 00040040 		.word	1073742848
 850 0144 00080040 		.word	1073743872
 851 0148 000C0140 		.word	1073810432
 852 014c 00080140 		.word	1073809408
 853 0150 00000140 		.word	1073807360
 854 0154 00100240 		.word	1073876992
 855              		.cfi_endproc
 856              	.LFE68:
 858              		.section	.text.HAL_TIM_IC_MspDeInit,"ax",%progbits
 859              		.align	1
 860              		.global	HAL_TIM_IC_MspDeInit
 861              		.syntax unified
 862              		.thumb
 863              		.thumb_func
ARM GAS  /tmp/ccUK8LOJ.s 			page 23


 864              		.fpu softvfp
 866              	HAL_TIM_IC_MspDeInit:
 867              	.LVL61:
 868              	.LFB69:
 293:Core/Src/tim.c **** 
 294:Core/Src/tim.c **** void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef* tim_icHandle)
 295:Core/Src/tim.c **** {
 869              		.loc 1 295 1 is_stmt 1 view -0
 870              		.cfi_startproc
 871              		@ args = 0, pretend = 0, frame = 0
 872              		@ frame_needed = 0, uses_anonymous_args = 0
 873              		.loc 1 295 1 is_stmt 0 view .LVU268
 874 0000 08B5     		push	{r3, lr}
 875              	.LCFI16:
 876              		.cfi_def_cfa_offset 8
 877              		.cfi_offset 3, -8
 878              		.cfi_offset 14, -4
 296:Core/Src/tim.c **** 
 297:Core/Src/tim.c ****   if(tim_icHandle->Instance==TIM2)
 879              		.loc 1 297 3 is_stmt 1 view .LVU269
 880              		.loc 1 297 18 is_stmt 0 view .LVU270
 881 0002 0368     		ldr	r3, [r0]
 882              		.loc 1 297 5 view .LVU271
 883 0004 B3F1804F 		cmp	r3, #1073741824
 884 0008 06D0     		beq	.L64
 298:Core/Src/tim.c ****   {
 299:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 300:Core/Src/tim.c **** 
 301:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 302:Core/Src/tim.c ****     /* Peripheral clock disable */
 303:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 304:Core/Src/tim.c **** 
 305:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 306:Core/Src/tim.c ****     PB10     ------> TIM2_CH3
 307:Core/Src/tim.c ****     PB11     ------> TIM2_CH4
 308:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 309:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 310:Core/Src/tim.c ****     */
 311:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3);
 312:Core/Src/tim.c **** 
 313:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 316:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 317:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 318:Core/Src/tim.c **** 
 319:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 320:Core/Src/tim.c ****   }
 321:Core/Src/tim.c ****   else if(tim_icHandle->Instance==TIM3)
 885              		.loc 1 321 8 is_stmt 1 view .LVU272
 886              		.loc 1 321 10 is_stmt 0 view .LVU273
 887 000a 1B4A     		ldr	r2, .L67
 888 000c 9342     		cmp	r3, r2
 889 000e 16D0     		beq	.L65
 322:Core/Src/tim.c ****   {
 323:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 324:Core/Src/tim.c **** 
ARM GAS  /tmp/ccUK8LOJ.s 			page 24


 325:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 326:Core/Src/tim.c ****     /* Peripheral clock disable */
 327:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 328:Core/Src/tim.c **** 
 329:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 330:Core/Src/tim.c ****     PB0     ------> TIM3_CH3
 331:Core/Src/tim.c ****     PB1     ------> TIM3_CH4
 332:Core/Src/tim.c ****     PB4     ------> TIM3_CH1
 333:Core/Src/tim.c ****     PB5     ------> TIM3_CH2
 334:Core/Src/tim.c ****     */
 335:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5);
 336:Core/Src/tim.c **** 
 337:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 338:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 339:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 342:Core/Src/tim.c ****   }
 343:Core/Src/tim.c ****   else if(tim_icHandle->Instance==TIM4)
 890              		.loc 1 343 8 is_stmt 1 view .LVU274
 891              		.loc 1 343 10 is_stmt 0 view .LVU275
 892 0010 1A4A     		ldr	r2, .L67+4
 893 0012 9342     		cmp	r3, r2
 894 0014 21D0     		beq	.L66
 895              	.LVL62:
 896              	.L59:
 344:Core/Src/tim.c ****   {
 345:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 346:Core/Src/tim.c **** 
 347:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 348:Core/Src/tim.c ****     /* Peripheral clock disable */
 349:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 350:Core/Src/tim.c **** 
 351:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 352:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 353:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 354:Core/Src/tim.c ****     PB8     ------> TIM4_CH3
 355:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
 356:Core/Src/tim.c ****     */
 357:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 358:Core/Src/tim.c **** 
 359:Core/Src/tim.c ****     /* TIM4 interrupt Deinit */
 360:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 361:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 362:Core/Src/tim.c **** 
 363:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 364:Core/Src/tim.c ****   }
 365:Core/Src/tim.c **** }
 897              		.loc 1 365 1 view .LVU276
 898 0016 08BD     		pop	{r3, pc}
 899              	.LVL63:
 900              	.L64:
 303:Core/Src/tim.c **** 
 901              		.loc 1 303 5 is_stmt 1 view .LVU277
 902 0018 194A     		ldr	r2, .L67+8
 903 001a D369     		ldr	r3, [r2, #28]
 904 001c 23F00103 		bic	r3, r3, #1
ARM GAS  /tmp/ccUK8LOJ.s 			page 25


 905 0020 D361     		str	r3, [r2, #28]
 311:Core/Src/tim.c **** 
 906              		.loc 1 311 5 view .LVU278
 907 0022 40F60841 		movw	r1, #3080
 908 0026 1748     		ldr	r0, .L67+12
 909              	.LVL64:
 311:Core/Src/tim.c **** 
 910              		.loc 1 311 5 is_stmt 0 view .LVU279
 911 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 912              	.LVL65:
 313:Core/Src/tim.c **** 
 913              		.loc 1 313 5 is_stmt 1 view .LVU280
 914 002c 4FF40041 		mov	r1, #32768
 915 0030 1548     		ldr	r0, .L67+16
 916 0032 FFF7FEFF 		bl	HAL_GPIO_DeInit
 917              	.LVL66:
 316:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 918              		.loc 1 316 5 view .LVU281
 919 0036 1C20     		movs	r0, #28
 920 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 921              	.LVL67:
 922 003c EBE7     		b	.L59
 923              	.LVL68:
 924              	.L65:
 327:Core/Src/tim.c **** 
 925              		.loc 1 327 5 view .LVU282
 926 003e 02F50332 		add	r2, r2, #134144
 927 0042 D369     		ldr	r3, [r2, #28]
 928 0044 23F00203 		bic	r3, r3, #2
 929 0048 D361     		str	r3, [r2, #28]
 335:Core/Src/tim.c **** 
 930              		.loc 1 335 5 view .LVU283
 931 004a 3321     		movs	r1, #51
 932 004c 0D48     		ldr	r0, .L67+12
 933              	.LVL69:
 335:Core/Src/tim.c **** 
 934              		.loc 1 335 5 is_stmt 0 view .LVU284
 935 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 936              	.LVL70:
 338:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 937              		.loc 1 338 5 is_stmt 1 view .LVU285
 938 0052 1D20     		movs	r0, #29
 939 0054 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 940              	.LVL71:
 941 0058 DDE7     		b	.L59
 942              	.LVL72:
 943              	.L66:
 349:Core/Src/tim.c **** 
 944              		.loc 1 349 5 view .LVU286
 945 005a 02F50232 		add	r2, r2, #133120
 946 005e D369     		ldr	r3, [r2, #28]
 947 0060 23F00403 		bic	r3, r3, #4
 948 0064 D361     		str	r3, [r2, #28]
 357:Core/Src/tim.c **** 
 949              		.loc 1 357 5 view .LVU287
 950 0066 4FF47071 		mov	r1, #960
 951 006a 0648     		ldr	r0, .L67+12
ARM GAS  /tmp/ccUK8LOJ.s 			page 26


 952              	.LVL73:
 357:Core/Src/tim.c **** 
 953              		.loc 1 357 5 is_stmt 0 view .LVU288
 954 006c FFF7FEFF 		bl	HAL_GPIO_DeInit
 955              	.LVL74:
 360:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 956              		.loc 1 360 5 is_stmt 1 view .LVU289
 957 0070 1E20     		movs	r0, #30
 958 0072 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 959              	.LVL75:
 960              		.loc 1 365 1 is_stmt 0 view .LVU290
 961 0076 CEE7     		b	.L59
 962              	.L68:
 963              		.align	2
 964              	.L67:
 965 0078 00040040 		.word	1073742848
 966 007c 00080040 		.word	1073743872
 967 0080 00100240 		.word	1073876992
 968 0084 000C0140 		.word	1073810432
 969 0088 00080140 		.word	1073809408
 970              		.cfi_endproc
 971              	.LFE69:
 973              		.global	htim4
 974              		.global	htim3
 975              		.global	htim2
 976              		.section	.bss.htim2,"aw",%nobits
 977              		.align	2
 978              		.set	.LANCHOR0,. + 0
 981              	htim2:
 982 0000 00000000 		.space	72
 982      00000000 
 982      00000000 
 982      00000000 
 982      00000000 
 983              		.section	.bss.htim3,"aw",%nobits
 984              		.align	2
 985              		.set	.LANCHOR1,. + 0
 988              	htim3:
 989 0000 00000000 		.space	72
 989      00000000 
 989      00000000 
 989      00000000 
 989      00000000 
 990              		.section	.bss.htim4,"aw",%nobits
 991              		.align	2
 992              		.set	.LANCHOR2,. + 0
 995              	htim4:
 996 0000 00000000 		.space	72
 996      00000000 
 996      00000000 
 996      00000000 
 996      00000000 
 997              		.text
 998              	.Letext0:
 999              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1000              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1001              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
ARM GAS  /tmp/ccUK8LOJ.s 			page 27


 1002              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1003              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1004              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1005              		.file 8 "Core/Inc/tim.h"
 1006              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1007              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 1008              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/ccUK8LOJ.s 			page 28


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccUK8LOJ.s:16     .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccUK8LOJ.s:24     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccUK8LOJ.s:189    .text.MX_TIM2_Init:00000000000000a4 $d
     /tmp/ccUK8LOJ.s:194    .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/ccUK8LOJ.s:201    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/ccUK8LOJ.s:365    .text.MX_TIM3_Init:00000000000000a0 $d
     /tmp/ccUK8LOJ.s:371    .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/ccUK8LOJ.s:378    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/ccUK8LOJ.s:542    .text.MX_TIM4_Init:00000000000000a0 $d
     /tmp/ccUK8LOJ.s:548    .text.HAL_TIM_IC_MspInit:0000000000000000 $t
     /tmp/ccUK8LOJ.s:555    .text.HAL_TIM_IC_MspInit:0000000000000000 HAL_TIM_IC_MspInit
     /tmp/ccUK8LOJ.s:849    .text.HAL_TIM_IC_MspInit:0000000000000140 $d
     /tmp/ccUK8LOJ.s:859    .text.HAL_TIM_IC_MspDeInit:0000000000000000 $t
     /tmp/ccUK8LOJ.s:866    .text.HAL_TIM_IC_MspDeInit:0000000000000000 HAL_TIM_IC_MspDeInit
     /tmp/ccUK8LOJ.s:965    .text.HAL_TIM_IC_MspDeInit:0000000000000078 $d
     /tmp/ccUK8LOJ.s:995    .bss.htim4:0000000000000000 htim4
     /tmp/ccUK8LOJ.s:988    .bss.htim3:0000000000000000 htim3
     /tmp/ccUK8LOJ.s:981    .bss.htim2:0000000000000000 htim2
     /tmp/ccUK8LOJ.s:977    .bss.htim2:0000000000000000 $d
     /tmp/ccUK8LOJ.s:984    .bss.htim3:0000000000000000 $d
     /tmp/ccUK8LOJ.s:991    .bss.htim4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_IC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_IC_ConfigChannel
Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
