Loading plugins phase: Elapsed time ==> 1s.780ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p R:\VScode\GIT\PSoC5_VS_Creator\PSoC_Creator.cydsn\PSoC_Creator.cyprj -d CY8C5868AXI-LP032 -s R:\VScode\GIT\PSoC5_VS_Creator\PSoC_Creator.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 8s.644ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.044ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC_Creator.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\VScode\GIT\PSoC5_VS_Creator\PSoC_Creator.cydsn\PSoC_Creator.cyprj -dcpsoc3 PSoC_Creator.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Creator.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\VScode\GIT\PSoC5_VS_Creator\PSoC_Creator.cydsn\PSoC_Creator.cyprj -dcpsoc3 PSoC_Creator.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Creator.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\VScode\GIT\PSoC5_VS_Creator\PSoC_Creator.cydsn\PSoC_Creator.cyprj -dcpsoc3 -verilog PSoC_Creator.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Nov 06 21:15:38 2021


======================================================================
Compiling:  PSoC_Creator.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC_Creator.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Nov 06 21:15:38 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC_Creator.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC_Creator.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\VScode\GIT\PSoC5_VS_Creator\PSoC_Creator.cydsn\PSoC_Creator.cyprj -dcpsoc3 -verilog PSoC_Creator.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Nov 06 21:15:39 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'R:\VScode\GIT\PSoC5_VS_Creator\PSoC_Creator.cydsn\codegentemp\PSoC_Creator.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'R:\VScode\GIT\PSoC5_VS_Creator\PSoC_Creator.cydsn\codegentemp\PSoC_Creator.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC_Creator.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\VScode\GIT\PSoC5_VS_Creator\PSoC_Creator.cydsn\PSoC_Creator.cyprj -dcpsoc3 -verilog PSoC_Creator.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Nov 06 21:15:40 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'R:\VScode\GIT\PSoC5_VS_Creator\PSoC_Creator.cydsn\codegentemp\PSoC_Creator.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'R:\VScode\GIT\PSoC5_VS_Creator\PSoC_Creator.cydsn\codegentemp\PSoC_Creator.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Timer_1:Net_260\
	Net_20
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_18
	\Timer_1:Net_102\
	\Timer_1:Net_266\


Deleted 11 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__P2_0_net_0 to Net_2
Aliasing one to Net_2
Aliasing tmpOE__P2_1_net_0 to Net_2
Aliasing tmpOE__P2_2_net_0 to Net_2
Aliasing tmpOE__P2_3_net_0 to Net_2
Aliasing tmpOE__P2_4_net_0 to Net_2
Aliasing tmpOE__P2_5_net_0 to Net_2
Aliasing tmpOE__P2_6_net_0 to Net_2
Aliasing tmpOE__P2_7_net_0 to Net_2
Aliasing Net_16 to zero
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1:TimerUDB:trigger_enable\ to Net_2
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire Net_52_2[1] = \LUT_1:tmp__LUT_1_reg_2\[27]
Removing Rhs of wire Net_52_1[2] = \LUT_1:tmp__LUT_1_reg_1\[28]
Removing Rhs of wire Net_52_0[3] = \LUT_1:tmp__LUT_1_reg_0\[29]
Removing Rhs of wire Net_3[12] = \demux_1:tmp__demux_1_0_reg\[0]
Removing Rhs of wire Net_4[13] = \demux_1:tmp__demux_1_1_reg\[5]
Removing Rhs of wire Net_5[14] = \demux_1:tmp__demux_1_2_reg\[6]
Removing Rhs of wire Net_6[15] = \demux_1:tmp__demux_1_3_reg\[7]
Removing Rhs of wire Net_7[16] = \demux_1:tmp__demux_1_4_reg\[8]
Removing Rhs of wire Net_8[17] = \demux_1:tmp__demux_1_5_reg\[9]
Removing Rhs of wire Net_9[18] = \demux_1:tmp__demux_1_6_reg\[10]
Removing Rhs of wire Net_10[19] = \demux_1:tmp__demux_1_7_reg\[11]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_3\[20] = Net_58[21]
Removing Rhs of wire Net_58[21] = \LUT_1:tmp__LUT_1_reg_3\[26]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_2\[22] = Net_52_2[1]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_1\[23] = Net_52_1[2]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_0\[24] = Net_52_0[3]
Removing Rhs of wire Net_64[25] = \Timer_1:Net_53\[84]
Removing Rhs of wire Net_64[25] = \Timer_1:TimerUDB:tc_reg_i\[117]
Removing Lhs of wire tmpOE__P2_0_net_0[31] = Net_2[4]
Removing Lhs of wire one[36] = Net_2[4]
Removing Lhs of wire tmpOE__P2_1_net_0[39] = Net_2[4]
Removing Lhs of wire tmpOE__P2_2_net_0[45] = Net_2[4]
Removing Lhs of wire tmpOE__P2_3_net_0[51] = Net_2[4]
Removing Lhs of wire tmpOE__P2_4_net_0[57] = Net_2[4]
Removing Lhs of wire tmpOE__P2_5_net_0[63] = Net_2[4]
Removing Lhs of wire tmpOE__P2_6_net_0[69] = Net_2[4]
Removing Lhs of wire tmpOE__P2_7_net_0[75] = Net_2[4]
Removing Lhs of wire Net_16[80] = zero[35]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[99] = \Timer_1:TimerUDB:control_7\[91]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[101] = zero[35]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[110] = \Timer_1:TimerUDB:runmode_enable\[122]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[111] = \Timer_1:TimerUDB:hwEnable\[112]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[111] = \Timer_1:TimerUDB:control_7\[91]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[114] = Net_2[4]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[116] = \Timer_1:TimerUDB:status_tc\[113]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[121] = \Timer_1:TimerUDB:capt_fifo_load\[109]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[124] = zero[35]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[125] = zero[35]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[126] = zero[35]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[127] = \Timer_1:TimerUDB:status_tc\[113]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[128] = \Timer_1:TimerUDB:capt_fifo_load\[109]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[129] = \Timer_1:TimerUDB:fifo_full\[130]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[131] = \Timer_1:TimerUDB:fifo_nempty\[132]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[134] = zero[35]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[135] = \Timer_1:TimerUDB:trig_reg\[123]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[136] = \Timer_1:TimerUDB:per_zero\[115]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[174] = zero[35]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[175] = \Timer_1:TimerUDB:status_tc\[113]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[176] = \Timer_1:TimerUDB:control_7\[91]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[177] = \Timer_1:TimerUDB:capt_fifo_load\[109]

------------------------------------------------------
Aliased 0 equations, 50 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_2' (cost = 0):
Net_2 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 4 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[109] = zero[35]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[123] = \Timer_1:TimerUDB:control_7\[91]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\VScode\GIT\PSoC5_VS_Creator\PSoC_Creator.cydsn\PSoC_Creator.cyprj -dcpsoc3 PSoC_Creator.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.410ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Saturday, 06 November 2021 21:15:40
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\VScode\GIT\PSoC5_VS_Creator\PSoC_Creator.cydsn\PSoC_Creator.cyprj -d CY8C5868AXI-LP032 PSoC_Creator.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_84
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_64:macrocell.q
        Effective Clock: Clock_1
        Enable Signal: Net_64:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = P2_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_0(0)__PA ,
            pin_input => Net_3 ,
            pad => P2_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_1(0)__PA ,
            pin_input => Net_4 ,
            pad => P2_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_2(0)__PA ,
            pin_input => Net_5 ,
            pad => P2_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_3(0)__PA ,
            pin_input => Net_6 ,
            pad => P2_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_4(0)__PA ,
            pin_input => Net_7 ,
            pad => P2_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_5(0)__PA ,
            pin_input => Net_8 ,
            pad => P2_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_6(0)__PA ,
            pin_input => Net_9 ,
            pad => P2_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_7(0)__PA ,
            pin_input => Net_10 ,
            pad => P2_7(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_3, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_52_2 * !Net_52_1 * !Net_52_0
        );
        Output = Net_3 (fanout=1)

    MacroCell: Name=Net_4, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_52_2 * !Net_52_1 * Net_52_0
        );
        Output = Net_4 (fanout=1)

    MacroCell: Name=Net_5, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_52_2 * Net_52_1 * !Net_52_0
        );
        Output = Net_5 (fanout=1)

    MacroCell: Name=Net_6, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_52_2 * Net_52_1 * Net_52_0
        );
        Output = Net_6 (fanout=1)

    MacroCell: Name=Net_7, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_52_2 * !Net_52_1 * !Net_52_0
        );
        Output = Net_7 (fanout=1)

    MacroCell: Name=Net_8, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_52_2 * !Net_52_1 * Net_52_0
        );
        Output = Net_8 (fanout=1)

    MacroCell: Name=Net_9, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_52_2 * Net_52_1 * !Net_52_0
        );
        Output = Net_9 (fanout=1)

    MacroCell: Name=Net_10, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_52_2 * Net_52_1 * Net_52_0
        );
        Output = Net_10 (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_58, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_84) => Global
            Clock Enable: PosEdge(Net_64)
        Main Equation            : 2 pterms
        (
              !Net_52_2 * !Net_52_1 * Net_58
            + Net_52_2 * Net_52_1 * Net_52_0 * !Net_58
        );
        Output = Net_58 (fanout=4)

    MacroCell: Name=Net_52_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_84) => Global
            Clock Enable: PosEdge(Net_64)
        Main Equation            : 2 pterms
        (
              !Net_52_2 * Net_52_1 * Net_52_0 * !Net_58
            + Net_52_2 * !Net_52_1 * !Net_52_0 * Net_58
        );
        Output = Net_52_2 (fanout=12)

    MacroCell: Name=Net_52_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_84) => Global
            Clock Enable: PosEdge(Net_64)
        Main Equation            : 4 pterms
        (
              !Net_52_2 * Net_52_0 * !Net_58
            + Net_52_2 * !Net_52_0 * Net_58
            + !Net_52_1 * Net_52_0 * !Net_58
            + Net_52_1 * !Net_52_0 * Net_58
        );
        Output = Net_52_1 (fanout=12)

    MacroCell: Name=Net_52_0, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_84) => Global
            Clock Enable: PosEdge(Net_64)
        Main Equation            : 1 pterm
        !(
              !Net_52_2 * !Net_52_1 * !Net_52_0 * Net_58
        );
        Output = Net_52_0 (fanout=12)

    MacroCell: Name=Net_64, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_84) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_64 (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_1:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_84 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_84 ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_84 ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   11 :   61 :   72 : 15.28 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   14 :  178 :  192 :  7.29 %
  Unique P-terms              :   18 :  366 :  384 :  4.69 %
  Total P-terms               :   19 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Control Registers         :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.861ms
Tech Mapping phase: Elapsed time ==> 0s.984ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : P2_0(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : P2_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : P2_2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : P2_3(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : P2_4(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : P2_5(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : P2_6(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : P2_7(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.370ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :   44 :   48 :   8.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.25
                   Pterms :            4.50
               Macrocells :            3.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       4.50 :       7.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_9, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_52_2 * Net_52_1 * !Net_52_0
        );
        Output = Net_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_6, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_52_2 * Net_52_1 * Net_52_0
        );
        Output = Net_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_7, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_52_2 * !Net_52_1 * !Net_52_0
        );
        Output = Net_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_8, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_52_2 * !Net_52_1 * Net_52_0
        );
        Output = Net_8 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_64, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_84) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_64 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_84 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_84 ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_84 ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=4, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_52_1, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_84) => Global
            Clock Enable: PosEdge(Net_64)
        Main Equation            : 4 pterms
        (
              !Net_52_2 * Net_52_0 * !Net_58
            + Net_52_2 * !Net_52_0 * Net_58
            + !Net_52_1 * Net_52_0 * !Net_58
            + Net_52_1 * !Net_52_0 * Net_58
        );
        Output = Net_52_1 (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_58, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_84) => Global
            Clock Enable: PosEdge(Net_64)
        Main Equation            : 2 pterms
        (
              !Net_52_2 * !Net_52_1 * Net_58
            + Net_52_2 * Net_52_1 * Net_52_0 * !Net_58
        );
        Output = Net_58 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_52_0, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_84) => Global
            Clock Enable: PosEdge(Net_64)
        Main Equation            : 1 pterm
        !(
              !Net_52_2 * !Net_52_1 * !Net_52_0 * Net_58
        );
        Output = Net_52_0 (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_10, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_52_2 * Net_52_1 * Net_52_0
        );
        Output = Net_10 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_52_2, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_84) => Global
            Clock Enable: PosEdge(Net_64)
        Main Equation            : 2 pterms
        (
              !Net_52_2 * Net_52_1 * Net_52_0 * !Net_58
            + Net_52_2 * !Net_52_1 * !Net_52_0 * Net_58
        );
        Output = Net_52_2 (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_52_2 * !Net_52_1 * !Net_52_0
        );
        Output = Net_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_4, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_52_2 * !Net_52_1 * Net_52_0
        );
        Output = Net_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_5, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_52_2 * Net_52_1 * !Net_52_0
        );
        Output = Net_5 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = P2_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_0(0)__PA ,
        pin_input => Net_3 ,
        pad => P2_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P2_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_1(0)__PA ,
        pin_input => Net_4 ,
        pad => P2_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P2_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_2(0)__PA ,
        pin_input => Net_5 ,
        pad => P2_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P2_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_3(0)__PA ,
        pin_input => Net_6 ,
        pad => P2_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P2_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_4(0)__PA ,
        pin_input => Net_7 ,
        pad => P2_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P2_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_5(0)__PA ,
        pin_input => Net_8 ,
        pad => P2_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P2_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_6(0)__PA ,
        pin_input => Net_9 ,
        pad => P2_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P2_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_7(0)__PA ,
        pin_input => Net_10 ,
        pad => P2_7(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_84 ,
            dclk_0 => Net_84_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |         | 
Port | Pin | Fixed |      Type |       Drive Mode |    Name | Connections
-----+-----+-------+-----------+------------------+---------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | P2_0(0) | In(Net_3)
     |   1 |     * |      NONE |         CMOS_OUT | P2_1(0) | In(Net_4)
     |   2 |     * |      NONE |         CMOS_OUT | P2_2(0) | In(Net_5)
     |   3 |     * |      NONE |         CMOS_OUT | P2_3(0) | In(Net_6)
     |   4 |     * |      NONE |         CMOS_OUT | P2_4(0) | In(Net_7)
     |   5 |     * |      NONE |         CMOS_OUT | P2_5(0) | In(Net_8)
     |   6 |     * |      NONE |         CMOS_OUT | P2_6(0) | In(Net_9)
     |   7 |     * |      NONE |         CMOS_OUT | P2_7(0) | In(Net_10)
-------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.700ms
Digital Placement phase: Elapsed time ==> 2s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "PSoC_Creator_r.vh2" --pcf-path "PSoC_Creator.pco" --des-name "PSoC_Creator" --dsf-path "PSoC_Creator.dsf" --sdc-path "PSoC_Creator.sdc" --lib-path "PSoC_Creator_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.851ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.293ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoC_Creator_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.413ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.242ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.322ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.323ms
API generation phase: Elapsed time ==> 1s.498ms
Dependency generation phase: Elapsed time ==> 0s.013ms
Cleanup phase: Elapsed time ==> 0s.003ms
