Classic Timing Analyzer report for lab1
Mon Sep 26 21:51:01 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'cp'
  7. Clock Setup: 'CP_'
  8. tco
  9. tpd
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                      ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 10.840 ns                                      ; 74161:inst12|f74161:sub|9 ; r                           ; cp         ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 7.784 ns                                       ; A                         ; Y_OR                        ; --         ; --       ; 0            ;
; Clock Setup: 'cp'            ; N/A   ; None          ; 251.45 MHz ( period = 3.977 ns )               ; 74161:inst12|f74161:sub|9 ; 74161:inst12|f74161:sub|110 ; cp         ; cp       ; 0            ;
; Clock Setup: 'CP_'           ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74160:inst1|7             ; 74160:inst1|9               ; CP_        ; CP_      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                           ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; cp              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CP_             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-16 processors        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cp'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 251.45 MHz ( period = 3.977 ns )               ; 74161:inst12|f74161:sub|9   ; 74161:inst12|f74161:sub|110 ; cp         ; cp       ; None                        ; None                      ; 3.268 ns                ;
; N/A   ; 259.40 MHz ( period = 3.855 ns )               ; 74161:inst12|f74161:sub|87  ; 74161:inst12|f74161:sub|110 ; cp         ; cp       ; None                        ; None                      ; 3.146 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; 74161:inst12|f74161:sub|9   ; 74161:inst12|f74161:sub|99  ; cp         ; cp       ; None                        ; None                      ; 3.145 ns                ;
; N/A   ; 267.95 MHz ( period = 3.732 ns )               ; 74161:inst12|f74161:sub|87  ; 74161:inst12|f74161:sub|99  ; cp         ; cp       ; None                        ; None                      ; 3.023 ns                ;
; N/A   ; 268.02 MHz ( period = 3.731 ns )               ; 74161:inst12|f74161:sub|9   ; 74161:inst12|f74161:sub|87  ; cp         ; cp       ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 284.98 MHz ( period = 3.509 ns )               ; 74161:inst12|f74161:sub|99  ; 74161:inst12|f74161:sub|110 ; cp         ; cp       ; None                        ; None                      ; 2.800 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74161:inst12|f74161:sub|87  ; 74161:inst12|f74161:sub|87  ; cp         ; cp       ; None                        ; None                      ; 2.067 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74161:inst12|f74161:sub|9   ; 74161:inst12|f74161:sub|9   ; cp         ; cp       ; None                        ; None                      ; 2.066 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74161:inst12|f74161:sub|110 ; 74161:inst12|f74161:sub|110 ; cp         ; cp       ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74161:inst12|f74161:sub|99  ; 74161:inst12|f74161:sub|99  ; cp         ; cp       ; None                        ; None                      ; 1.953 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP_'                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74160:inst1|7 ; 74160:inst1|9 ; CP_        ; CP_      ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74160:inst1|7 ; 74160:inst1|7 ; CP_        ; CP_      ; None                        ; None                      ; 2.105 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74160:inst1|6 ; 74160:inst1|8 ; CP_        ; CP_      ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74160:inst1|8 ; 74160:inst1|9 ; CP_        ; CP_      ; None                        ; None                      ; 1.974 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74160:inst1|7 ; 74160:inst1|8 ; CP_        ; CP_      ; None                        ; None                      ; 1.876 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74160:inst1|9 ; 74160:inst1|7 ; CP_        ; CP_      ; None                        ; None                      ; 1.807 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74160:inst1|9 ; 74160:inst1|9 ; CP_        ; CP_      ; None                        ; None                      ; 1.799 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74160:inst1|8 ; 74160:inst1|8 ; CP_        ; CP_      ; None                        ; None                      ; 1.764 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74160:inst1|6 ; 74160:inst1|9 ; CP_        ; CP_      ; None                        ; None                      ; 1.570 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74160:inst1|6 ; 74160:inst1|7 ; CP_        ; CP_      ; None                        ; None                      ; 1.560 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74160:inst1|6 ; 74160:inst1|6 ; CP_        ; CP_      ; None                        ; None                      ; 1.555 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tco                                                                                ;
+-------+--------------+------------+-----------------------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From                        ; To  ; From Clock ;
+-------+--------------+------------+-----------------------------+-----+------------+
; N/A   ; None         ; 10.840 ns  ; 74161:inst12|f74161:sub|9   ; r   ; cp         ;
; N/A   ; None         ; 10.718 ns  ; 74161:inst12|f74161:sub|87  ; r   ; cp         ;
; N/A   ; None         ; 10.462 ns  ; 74161:inst12|f74161:sub|110 ; r   ; cp         ;
; N/A   ; None         ; 10.372 ns  ; 74161:inst12|f74161:sub|99  ; r   ; cp         ;
; N/A   ; None         ; 9.245 ns   ; 74160:inst1|9               ; R_  ; CP_        ;
; N/A   ; None         ; 8.919 ns   ; 74160:inst1|6               ; R_  ; CP_        ;
; N/A   ; None         ; 8.902 ns   ; 74161:inst12|f74161:sub|87  ; q1  ; cp         ;
; N/A   ; None         ; 8.451 ns   ; 74160:inst1|7               ; Q1_ ; CP_        ;
; N/A   ; None         ; 8.322 ns   ; 74161:inst12|f74161:sub|110 ; q3  ; cp         ;
; N/A   ; None         ; 8.182 ns   ; 74160:inst1|8               ; Q2_ ; CP_        ;
; N/A   ; None         ; 8.173 ns   ; 74160:inst1|9               ; Q3_ ; CP_        ;
; N/A   ; None         ; 7.965 ns   ; 74161:inst12|f74161:sub|99  ; q2  ; cp         ;
; N/A   ; None         ; 7.917 ns   ; 74160:inst1|6               ; Q0_ ; CP_        ;
; N/A   ; None         ; 7.901 ns   ; 74161:inst12|f74161:sub|9   ; q0  ; cp         ;
+-------+--------------+------------+-----------------------------+-----+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 7.784 ns        ; A    ; Y_OR   ;
; N/A   ; None              ; 7.707 ns        ; A    ; Y_AND  ;
; N/A   ; None              ; 7.703 ns        ; A    ; Y_NOR  ;
; N/A   ; None              ; 7.695 ns        ; A    ; Y_NAND ;
; N/A   ; None              ; 7.629 ns        ; B    ; Y_AND  ;
; N/A   ; None              ; 7.617 ns        ; B    ; Y_NAND ;
; N/A   ; None              ; 6.769 ns        ; B    ; Y_OR   ;
; N/A   ; None              ; 6.688 ns        ; B    ; Y_NOR  ;
; N/A   ; None              ; 6.589 ns        ; A    ; Y_XOR  ;
; N/A   ; None              ; 6.583 ns        ; A    ; Y_NOT  ;
; N/A   ; None              ; 5.574 ns        ; B    ; Y_XOR  ;
+-------+-------------------+-----------------+------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Sep 26 21:51:01 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1 -c lab1
Info: Parallel compilation is enabled and will use 16 of the 16 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "cp" is an undefined clock
    Info: Assuming node "CP_" is an undefined clock
Info: Clock "cp" has Internal fmax of 251.45 MHz between source register "74161:inst12|f74161:sub|9" and destination register "74161:inst12|f74161:sub|110" (period= 3.977 ns)
    Info: + Longest register to register delay is 3.268 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N5; Fanout = 4; REG Node = '74161:inst12|f74161:sub|9'
        Info: 2: + IC(0.883 ns) + CELL(0.978 ns) = 1.861 ns; Loc. = LC_X3_Y4_N5; Fanout = 2; COMB Node = '74161:inst12|f74161:sub|81'
        Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 1.984 ns; Loc. = LC_X3_Y4_N6; Fanout = 2; COMB Node = '74161:inst12|f74161:sub|85'
        Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.107 ns; Loc. = LC_X3_Y4_N7; Fanout = 2; COMB Node = '74161:inst12|f74161:sub|95'
        Info: 5: + IC(0.000 ns) + CELL(1.161 ns) = 3.268 ns; Loc. = LC_X3_Y4_N8; Fanout = 4; REG Node = '74161:inst12|f74161:sub|110'
        Info: Total cell delay = 2.385 ns ( 72.98 % )
        Info: Total interconnect delay = 0.883 ns ( 27.02 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "cp" to destination register is 3.348 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 4; CLK Node = 'cp'
            Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y4_N8; Fanout = 4; REG Node = '74161:inst12|f74161:sub|110'
            Info: Total cell delay = 2.081 ns ( 62.16 % )
            Info: Total interconnect delay = 1.267 ns ( 37.84 % )
        Info: - Longest clock path from clock "cp" to source register is 3.348 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 4; CLK Node = 'cp'
            Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y4_N5; Fanout = 4; REG Node = '74161:inst12|f74161:sub|9'
            Info: Total cell delay = 2.081 ns ( 62.16 % )
            Info: Total interconnect delay = 1.267 ns ( 37.84 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: Clock "CP_" Internal fmax is restricted to 304.04 MHz between source register "74160:inst1|7" and destination register "74160:inst1|9"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.111 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N4; Fanout = 4; REG Node = '74160:inst1|7'
            Info: 2: + IC(0.928 ns) + CELL(1.183 ns) = 2.111 ns; Loc. = LC_X4_Y4_N6; Fanout = 4; REG Node = '74160:inst1|9'
            Info: Total cell delay = 1.183 ns ( 56.04 % )
            Info: Total interconnect delay = 0.928 ns ( 43.96 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CP_" to destination register is 3.348 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 4; CLK Node = 'CP_'
                Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y4_N6; Fanout = 4; REG Node = '74160:inst1|9'
                Info: Total cell delay = 2.081 ns ( 62.16 % )
                Info: Total interconnect delay = 1.267 ns ( 37.84 % )
            Info: - Longest clock path from clock "CP_" to source register is 3.348 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 4; CLK Node = 'CP_'
                Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y4_N4; Fanout = 4; REG Node = '74160:inst1|7'
                Info: Total cell delay = 2.081 ns ( 62.16 % )
                Info: Total interconnect delay = 1.267 ns ( 37.84 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "cp" to destination pin "r" through register "74161:inst12|f74161:sub|9" is 10.840 ns
    Info: + Longest clock path from clock "cp" to source register is 3.348 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 4; CLK Node = 'cp'
        Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y4_N5; Fanout = 4; REG Node = '74161:inst12|f74161:sub|9'
        Info: Total cell delay = 2.081 ns ( 62.16 % )
        Info: Total interconnect delay = 1.267 ns ( 37.84 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 7.116 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N5; Fanout = 4; REG Node = '74161:inst12|f74161:sub|9'
        Info: 2: + IC(0.883 ns) + CELL(0.978 ns) = 1.861 ns; Loc. = LC_X3_Y4_N5; Fanout = 2; COMB Node = '74161:inst12|f74161:sub|81'
        Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 1.984 ns; Loc. = LC_X3_Y4_N6; Fanout = 2; COMB Node = '74161:inst12|f74161:sub|85'
        Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.107 ns; Loc. = LC_X3_Y4_N7; Fanout = 2; COMB Node = '74161:inst12|f74161:sub|95'
        Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.230 ns; Loc. = LC_X3_Y4_N8; Fanout = 1; COMB Node = '74161:inst12|f74161:sub|105'
        Info: 6: + IC(0.000 ns) + CELL(0.815 ns) = 3.045 ns; Loc. = LC_X3_Y4_N9; Fanout = 1; COMB Node = '74161:inst12|f74161:sub|105~2'
        Info: 7: + IC(1.749 ns) + CELL(2.322 ns) = 7.116 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'r'
        Info: Total cell delay = 4.484 ns ( 63.01 % )
        Info: Total interconnect delay = 2.632 ns ( 36.99 % )
Info: Longest tpd from source pin "A" to destination pin "Y_OR" is 7.784 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 4; PIN Node = 'A'
    Info: 2: + IC(1.987 ns) + CELL(0.511 ns) = 3.630 ns; Loc. = LC_X2_Y4_N7; Fanout = 2; COMB Node = 'inst3'
    Info: 3: + IC(1.832 ns) + CELL(2.322 ns) = 7.784 ns; Loc. = PIN_95; Fanout = 0; PIN Node = 'Y_OR'
    Info: Total cell delay = 3.965 ns ( 50.94 % )
    Info: Total interconnect delay = 3.819 ns ( 49.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 205 megabytes
    Info: Processing ended: Mon Sep 26 21:51:01 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


