<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - SyncFIFO/SyncFIFO.v</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">SyncFIFO</a> - SyncFIFO.v<span style="font-size: 80%;"> (source / <a href="SyncFIFO.v.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryHi">100.0&nbsp;%</td>
            <td class="headerCovTableEntry">29</td>
            <td class="headerCovTableEntry">29</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2025-08-18 18:31:08</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">             Branch data     Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>                 :             : module SyncFIFO (</span>
<span id="L2"><span class="lineNum">       2</span>                 :<span class="tlaGNC tlaBgGNC">         636 :     input  wire        clk,</span></span>
<span id="L3"><span class="lineNum">       3</span>                 :<span class="tlaGNC">          16 :     input  wire        rst_n,</span></span>
<span id="L4"><span class="lineNum">       4</span>                 :<span class="tlaGNC">         136 :     input  wire        we_i,</span></span>
<span id="L5"><span class="lineNum">       5</span>                 :<span class="tlaGNC">         135 :     input  wire        re_i,</span></span>
<span id="L6"><span class="lineNum">       6</span>                 :<span class="tlaGNC">           6 :     input  wire [31:0] data_i,</span></span>
<span id="L7"><span class="lineNum">       7</span>                 :<span class="tlaGNC">           6 :     output reg  [31:0] data_o,</span></span>
<span id="L8"><span class="lineNum">       8</span>                 :<span class="tlaGNC">           6 :     output wire        full_o,</span></span>
<span id="L9"><span class="lineNum">       9</span>                 :<span class="tlaGNC">          30 :     output wire        empty_o</span></span>
<span id="L10"><span class="lineNum">      10</span>                 :             : );</span>
<span id="L11"><span class="lineNum">      11</span>                 :             : </span>
<span id="L12"><span class="lineNum">      12</span>                 :             :   reg [31:0] ram[16];</span>
<span id="L13"><span class="lineNum">      13</span>                 :             : </span>
<span id="L14"><span class="lineNum">      14</span>                 :<span class="tlaGNC">          12 :   reg [3:0] wptr;</span></span>
<span id="L15"><span class="lineNum">      15</span>                 :<span class="tlaGNC">          12 :   reg [3:0] rptr;</span></span>
<span id="L16"><span class="lineNum">      16</span>                 :<span class="tlaGNC">           6 :   reg [4:0] counter;</span></span>
<span id="L17"><span class="lineNum">      17</span>                 :             : </span>
<span id="L18"><span class="lineNum">      18</span>                 :<span class="tlaGNC">         132 :   wire rvalid, wvalid;</span></span>
<span id="L19"><span class="lineNum">      19</span>                 :             : </span>
<span id="L20"><span class="lineNum">      20</span>                 :             :   assign rvalid = re_i &amp;&amp; !empty_o;</span>
<span id="L21"><span class="lineNum">      21</span>                 :             :   assign wvalid = we_i &amp;&amp; !full_o;</span>
<span id="L22"><span class="lineNum">      22</span>                 :             : </span>
<span id="L23"><span class="lineNum">      23</span>                 :<span class="tlaGNC">         318 :   always @(posedge clk) begin : PTR_UPDATE</span></span>
<span id="L24"><span class="lineNum">      24</span>                 :<span class="tlaGNC">          46 :     if (!rst_n) begin</span></span>
<span id="L25"><span class="lineNum">      25</span>                 :<span class="tlaGNC">          46 :       wptr   &lt;= 0;</span></span>
<span id="L26"><span class="lineNum">      26</span>                 :<span class="tlaGNC">          46 :       rptr   &lt;= 0;</span></span>
<span id="L27"><span class="lineNum">      27</span>                 :<span class="tlaGNC">          46 :       data_o &lt;= 0;</span></span>
<span id="L28"><span class="lineNum">      28</span>                 :<span class="tlaGNC">         272 :     end else begin</span></span>
<span id="L29"><span class="lineNum">      29</span>                 :<span class="tlaGNC">          64 :       if (rvalid) begin</span></span>
<span id="L30"><span class="lineNum">      30</span>                 :<span class="tlaGNC">          64 :         rptr   &lt;= rptr + 1;</span></span>
<span id="L31"><span class="lineNum">      31</span>                 :<span class="tlaGNC">          64 :         data_o &lt;= ram[rptr];</span></span>
<span id="L32"><span class="lineNum">      32</span>                 :             :       end</span>
<span id="L33"><span class="lineNum">      33</span>                 :<span class="tlaGNC">          66 :       if (wvalid) begin</span></span>
<span id="L34"><span class="lineNum">      34</span>                 :<span class="tlaGNC">          66 :         wptr      &lt;= wptr + 1;</span></span>
<span id="L35"><span class="lineNum">      35</span>                 :<span class="tlaGNC">          66 :         ram[wptr] &lt;= data_i;</span></span>
<span id="L36"><span class="lineNum">      36</span>                 :             :       end</span>
<span id="L37"><span class="lineNum">      37</span>                 :             :     end</span>
<span id="L38"><span class="lineNum">      38</span>                 :             :   end</span>
<span id="L39"><span class="lineNum">      39</span>                 :             : </span>
<span id="L40"><span class="lineNum">      40</span>                 :<span class="tlaGNC">         318 :   always @(posedge clk) begin : COUNTER_UPDATE</span></span>
<span id="L41"><span class="lineNum">      41</span>                 :<span class="tlaGNC">          46 :     if (!rst_n) counter &lt;= 0;</span></span>
<span id="L42"><span class="lineNum">      42</span>                 :<span class="tlaGNC">         117 :     else if (rvalid ^ wvalid) begin</span></span>
<span id="L43"><span class="lineNum">      43</span>                 :<span class="tlaGNC">          60 :       if (rvalid) counter &lt;= counter - 1;</span></span>
<span id="L44"><span class="lineNum">      44</span>                 :<span class="tlaGNC">          60 :       if (wvalid) counter &lt;= counter + 1;</span></span>
<span id="L45"><span class="lineNum">      45</span>                 :             :     end</span>
<span id="L46"><span class="lineNum">      46</span>                 :             :   end</span>
<span id="L47"><span class="lineNum">      47</span>                 :             : </span>
<span id="L48"><span class="lineNum">      48</span>                 :             :   assign full_o  = counter == 5'd16;</span>
<span id="L49"><span class="lineNum">      49</span>                 :             :   assign empty_o = counter == 0;</span>
<span id="L50"><span class="lineNum">      50</span>                 :             : </span>
<span id="L51"><span class="lineNum">      51</span>                 :             : endmodule</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
