Coverage Report by instance with details

=================================================================================
=== Instance: /fifo_top/fifoif
=== Design Unit: work.fifo_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /fifo_top/fifoif --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /fifo_top/DUT/ASSERT
=== Design Unit: work.fifo_sva
=================================================================================

Assertion Coverage:
    Assertions                      12        12         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/fifo_top/DUT/ASSERT/#ublk#265645057#6/immed__7
                     FIFO_assertion.sv(7)               0          1
/fifo_top/DUT/ASSERT/#ublk#265645057#15/immed__16
                     FIFO_assertion.sv(16)              0          1
/fifo_top/DUT/ASSERT/assert_wr_ack
                     FIFO_assertion.sv(70)              0          1
/fifo_top/DUT/ASSERT/assert_overflow
                     FIFO_assertion.sv(71)              0          1
/fifo_top/DUT/ASSERT/assert_underflow
                     FIFO_assertion.sv(72)              0          1
/fifo_top/DUT/ASSERT/assert_empty
                     FIFO_assertion.sv(73)              0          1
/fifo_top/DUT/ASSERT/assert_full
                     FIFO_assertion.sv(74)              0          1
/fifo_top/DUT/ASSERT/assert_almostfull
                     FIFO_assertion.sv(75)              0          1
/fifo_top/DUT/ASSERT/assert_almostempty
                     FIFO_assertion.sv(76)              0          1
/fifo_top/DUT/ASSERT/assert_wr_ptr_wraparound
                     FIFO_assertion.sv(77)              0          1
/fifo_top/DUT/ASSERT/assert_rd_ptr_wraparound
                     FIFO_assertion.sv(78)              0          1
/fifo_top/DUT/ASSERT/assert_ptr_threshold
                     FIFO_assertion.sv(79)              0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%

================================Branch Details================================

Branch Coverage for instance /fifo_top/DUT/ASSERT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_assertion.sv
------------------------------------IF Branch------------------------------------
    6                                        972     Count coming in to IF
    6               1                        147         if (!fifoif.rst_n) begin
                                             825     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    15                                       867     Count coming in to IF
    15              1                        138         if (!fifoif.rst_n) begin
                                             729     All False Count
Branch totals: 2 hits of 2 branches = 100.00%



Directive Coverage:
    Directives                      10        10         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/fifo_top/DUT/ASSERT/cover_wr_ack        fifo_sva Verilog  SVA  FIFO_assertion.sv(81)
                                                                               471 Covered   
/fifo_top/DUT/ASSERT/cover_overflow      fifo_sva Verilog  SVA  FIFO_assertion.sv(82)
                                                                               206 Covered   
/fifo_top/DUT/ASSERT/cover_underflow     fifo_sva Verilog  SVA  FIFO_assertion.sv(83)
                                                                               385 Covered   
/fifo_top/DUT/ASSERT/cover_empty         fifo_sva Verilog  SVA  FIFO_assertion.sv(84)
                                                                               556 Covered   
/fifo_top/DUT/ASSERT/cover_full          fifo_sva Verilog  SVA  FIFO_assertion.sv(85)
                                                                               245 Covered   
/fifo_top/DUT/ASSERT/cover_almostfull    fifo_sva Verilog  SVA  FIFO_assertion.sv(86)
                                                                                77 Covered   
/fifo_top/DUT/ASSERT/cover_almostempty   fifo_sva Verilog  SVA  FIFO_assertion.sv(87)
                                                                               238 Covered   
/fifo_top/DUT/ASSERT/cover_wr_ptr_wraparound 
                                         fifo_sva Verilog  SVA  FIFO_assertion.sv(88)
                                                                                39 Covered   
/fifo_top/DUT/ASSERT/cover_rd_ptr_wraparound 
                                         fifo_sva Verilog  SVA  FIFO_assertion.sv(89)
                                                                                17 Covered   
/fifo_top/DUT/ASSERT/cover_ptr_threshold fifo_sva Verilog  SVA  FIFO_assertion.sv(90)
                                                                              1418 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /fifo_top/DUT/ASSERT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_assertion.sv
    3                                                module fifo_sva (fifo_if.DUT fifoif);
    4                                                
    5               1                        972     always_comb begin
    6                                                    if (!fifoif.rst_n) begin
    7                                                        assert final ((fifoif.empty == 1) && (fifoif.full == 0) && 
    8                                                                (fifoif.almostfull == 0) && (fifoif.almostempty == 0) && 
    9                                                                (fifoif.overflow == 0) && (fifoif.underflow == 0) &&
    10                                                               (fifoif.wr_ack == 0));
    11                                                   end
    12                                               end
    13                                               
    14              1                        867     always_comb begin 


=================================================================================
=== Instance: /fifo_top/DUT
=== Design Unit: work.fifo
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        25         0   100.00%

================================Branch Details================================

Branch Coverage for instance /fifo_top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    18                                      1578     Count coming in to IF
    18              1                        160     	if (!fifoif.rst_n) begin
    23              1                        487     	else if (fifoif.wr_en && count < FIFO_DEPTH) begin
    28              1                        931     	else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    30                                       931     Count coming in to IF
    30              1                        220     		if (/*fifoif.full &*/ fifoif.wr_en)
    32              1                        711     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    38                                      1578     Count coming in to IF
    38              1                        160     	if (!fifoif.rst_n) begin
    42              1                        289     	else if (fifoif.rd_en && count != 0) begin
    46              1                       1129         else begin // underflow flag logic should be sequential 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    47                                      1129     Count coming in to IF
    47              1                        414     		if (/*fifoif.empty &*/ fifoif.rd_en) //
    49              1                        715     		else //
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    55                                      1123     Count coming in to IF
    55              1                        156     	if (!fifoif.rst_n) begin
    58              1                        967     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                       967     Count coming in to IF
    59              1                        303     		if	( ({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full) 
    61              1                        137     		else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty)
    63              1                         59             else if	( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.empty) // unhandled case when read/write and fifo is empty
    65              1                         27     		else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.full) // unhandled case when read/write and fifo is full
                                             441     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    70                                       567     Count coming in to IF
    70              1                         48     assign fifoif.full = (count == FIFO_DEPTH)? 1 : 0;
    70              2                        519     assign fifoif.full = (count == FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    71                                       567     Count coming in to IF
    71              1                        127     assign fifoif.empty = (count == 0)? 1 : 0;
    71              2                        440     assign fifoif.empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                       567     Count coming in to IF
    73              1                         54     assign fifoif.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; // fifo is almostfull when only one location left
    73              2                        513     assign fifoif.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; // fifo is almostfull when only one location left
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    74                                       567     Count coming in to IF
    74              1                        148     assign fifoif.almostempty = (count == 1)? 1 : 0;
    74              2                        419     assign fifoif.almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      20        20         0   100.00%

================================Condition Details================================

Condition Coverage for instance /fifo_top/DUT --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       23 Item    1  (fifoif.wr_en && (count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.wr_en         Y
   (count < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.wr_en_0        -                             
  Row   2:          1  fifoif.wr_en_1        (count < 8)                   
  Row   3:          1  (count < 8)_0         fifoif.wr_en                  
  Row   4:          1  (count < 8)_1         fifoif.wr_en                  

----------------Focused Condition View-------------------
Line       42 Item    1  (fifoif.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        -                             
  Row   2:          1  fifoif.rd_en_1        (count != 0)                  
  Row   3:          1  (count != 0)_0        fifoif.rd_en                  
  Row   4:          1  (count != 0)_1        fifoif.rd_en                  

----------------Focused Condition View-------------------
Line       59 Item    1  ((~fifoif.rd_en && fifoif.wr_en) && ~fifoif.full)
Condition totals: 3 of 3 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  fifoif.wr_en         Y
   fifoif.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        (~fifoif.full && fifoif.wr_en)
  Row   2:          1  fifoif.rd_en_1        -                             
  Row   3:          1  fifoif.wr_en_0        ~fifoif.rd_en                 
  Row   4:          1  fifoif.wr_en_1        (~fifoif.full && ~fifoif.rd_en)
  Row   5:          1  fifoif.full_0         (~fifoif.rd_en && fifoif.wr_en)
  Row   6:          1  fifoif.full_1         (~fifoif.rd_en && fifoif.wr_en)

----------------Focused Condition View-------------------
Line       61 Item    1  ((fifoif.rd_en && ~fifoif.wr_en) && ~fifoif.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  fifoif.wr_en         Y
  fifoif.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        -                             
  Row   2:          1  fifoif.rd_en_1        (~fifoif.empty && ~fifoif.wr_en)
  Row   3:          1  fifoif.wr_en_0        (~fifoif.empty && fifoif.rd_en)
  Row   4:          1  fifoif.wr_en_1        fifoif.rd_en                  
  Row   5:          1  fifoif.empty_0        (fifoif.rd_en && ~fifoif.wr_en)
  Row   6:          1  fifoif.empty_1        (fifoif.rd_en && ~fifoif.wr_en)

----------------Focused Condition View-------------------
Line       63 Item    1  ((fifoif.rd_en && fifoif.wr_en) && fifoif.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  fifoif.wr_en         Y
  fifoif.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        -                             
  Row   2:          1  fifoif.rd_en_1        (fifoif.empty && fifoif.wr_en)
  Row   3:          1  fifoif.wr_en_0        fifoif.rd_en                  
  Row   4:          1  fifoif.wr_en_1        (fifoif.empty && fifoif.rd_en)
  Row   5:          1  fifoif.empty_0        (fifoif.rd_en && fifoif.wr_en)
  Row   6:          1  fifoif.empty_1        (fifoif.rd_en && fifoif.wr_en)

----------------Focused Condition View-------------------
Line       65 Item    1  ((fifoif.rd_en && fifoif.wr_en) && fifoif.full)
Condition totals: 3 of 3 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  fifoif.rd_en         Y
  fifoif.wr_en         Y
   fifoif.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifoif.rd_en_0        -                             
  Row   2:          1  fifoif.rd_en_1        (fifoif.full && fifoif.wr_en) 
  Row   3:          1  fifoif.wr_en_0        fifoif.rd_en                  
  Row   4:          1  fifoif.wr_en_1        (fifoif.full && fifoif.rd_en) 
  Row   5:          1  fifoif.full_0         (fifoif.rd_en && fifoif.wr_en)
  Row   6:          1  fifoif.full_1         (fifoif.rd_en && fifoif.wr_en)

----------------Focused Condition View-------------------
Line       70 Item    1  (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 8)_0        -                             
  Row   2:          1  (count == 8)_1        -                             

----------------Focused Condition View-------------------
Line       71 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       73 Item    1  (count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (count == (8 - 1))         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == (8 - 1))_0  -                             
  Row   2:          1  (count == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       74 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      27        27         0   100.00%

================================Statement Details================================

Statement Coverage for instance /fifo_top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    10                                               module fifo (fifo_if.DUT fifoif);
    11                                               
    12                                               reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    13                                               
    14                                               reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    15                                               reg [max_fifo_addr:0] count;
    16                                               
    17              1                       1578     always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
    18                                               	if (!fifoif.rst_n) begin
    19              1                        160     		wr_ptr <= 0;
    20              1                        160             fifoif.wr_ack <= 0; // wr_ack flag should be cleared on reset
    21              1                        160             fifoif.overflow <= 0; // overflow flag should be cleared on reset
    22                                               	end
    23                                               	else if (fifoif.wr_en && count < FIFO_DEPTH) begin
    24              1                        487     		mem[wr_ptr] <= fifoif.data_in;
    25              1                        487     		fifoif.wr_ack <= 1;
    26              1                        487     		wr_ptr <= wr_ptr + 1;
    27                                               	end
    28                                               	else begin 
    29              1                        931     		fifoif.wr_ack <= 0; 
    30                                               		if (/*fifoif.full &*/ fifoif.wr_en)
    31              1                        220     			fifoif.overflow <= 1;
    32                                               		else
    33              1                        711     			fifoif.overflow <= 0;
    34                                               	end
    35                                               end
    36                                               
    37              1                       1578     always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
    38                                               	if (!fifoif.rst_n) begin
    39              1                        160     		rd_ptr <= 0;
    40              1                        160             fifoif.underflow <= 0; // underflow flag should be cleared on reset
    41                                               	end
    42                                               	else if (fifoif.rd_en && count != 0) begin
    43              1                        289     		fifoif.data_out <= mem[rd_ptr];
    44              1                        289     		rd_ptr <= rd_ptr + 1;
    45                                               	end
    46                                                   else begin // underflow flag logic should be sequential 
    47                                               		if (/*fifoif.empty &*/ fifoif.rd_en) //
    48              1                        414     			fifoif.underflow <= 1; //
    49                                               		else //
    50              1                        715     			fifoif.underflow <= 0; //
    51                                               	end //
    52                                               end
    53                                               
    54              1                       1123     always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
    55                                               	if (!fifoif.rst_n) begin
    56              1                        156     		count <= 0;
    57                                               	end
    58                                               	else begin
    59                                               		if	( ({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full) 
    60              1                        303     			count <= count + 1;
    61                                               		else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty)
    62              1                        137     			count <= count - 1;
    63                                                       else if	( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.empty) // unhandled case when read/write and fifo is empty
    64              1                         59     			count <= count + 1; //
    65                                               		else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b11) && fifoif.full) // unhandled case when read/write and fifo is full
    66              1                         27     			count <= count - 1; //
    67                                               	end
    68                                               end
    69                                               
    70              1                        568     assign fifoif.full = (count == FIFO_DEPTH)? 1 : 0;
    71              1                        568     assign fifoif.empty = (count == 0)? 1 : 0;
    72                                               // assign fifoif.underflow = (fifoif.empty && fifoif.rd_en)? 1 : 0; // underflow flag logic should be sequential
    73              1                        568     assign fifoif.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; // fifo is almostfull when only one location left
    74              1                        568     assign fifoif.almostempty = (count == 1)? 1 : 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /fifo_top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[3-0]           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         10 
Toggled Node Count   =         10 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /fifo_top
=== Design Unit: work.fifo_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         6         0   100.00%

================================Statement Details================================

Statement Coverage for instance /fifo_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_top.sv
    5                                                module fifo_top();
    6                                                
    7                                                    bit clk;
    8                                                    initial begin
    9               1                          1             clk = 0;
    10              1                          1             forever begin
    11              1                       3003                 #10 clk = ~clk;
    11              2                       3002     
    12                                                       end
    13                                                   end
    14                                               
    15                                                   fifo_if fifoif (clk);
    16                                                   fifo DUT (fifoif);
    17                                                   bind fifo fifo_sva ASSERT (fifoif);    
    18                                               
    19                                                   initial begin
    20              1                          1             uvm_config_db #(virtual fifo_if)::set(null, "uvm_test_top", "FIFO_VIF", fifoif);
    21              1                          1             run_test("fifo_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /fifo_top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /fifo_seq_item_pkg
=== Design Unit: work.fifo_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /fifo_seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_seq_item.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(fifo_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                       1501     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(fifo_seq_item)
                                            1501     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(fifo_seq_item)
    7               4                    ***0***         `uvm_object_utils(fifo_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                       1501     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(fifo_seq_item)
                                            1501     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(fifo_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_seq_item_pkg --

  File FIFO_seq_item.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         5        10    33.33%

================================Statement Details================================

Statement Coverage for instance /fifo_seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_seq_item.sv
    1                                                package fifo_seq_item_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_shared_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class fifo_seq_item extends uvm_sequence_item;
    7               1                    ***0***         `uvm_object_utils(fifo_seq_item)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                       1501     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                       1501     
    7              10                    ***0***     
    8                                                
    9                                                    rand bit rst_n;
    10                                                   rand bit wr_en;
    11                                                   rand bit rd_en;
    12                                                   rand bit [FIFO_WIDTH-1:0] data_in;
    13                                                   logic [FIFO_WIDTH-1:0] data_out;
    14                                                   logic wr_ack;
    15                                                   logic full;
    16                                                   logic empty; 
    17                                                   logic almostfull; 
    18                                                   logic almostempty; 
    19                                                   logic overflow;
    20                                                   logic underflow;
    21                                               
    22                                                   int RD_EN_ON_DIST, WR_EN_ON_DIST;
    23                                               
    24                                                   function new(string name = "fifo_seq_item");
    25              1                       6007             super.new(name);
    26                                                   endfunction
    27                                               
    28                                                   function void set_dist(int rd_dist = 30, int wr_dist  = 70);
    29              1                       1500             this.RD_EN_ON_DIST = rd_dist;
    30              1                       1500             this.WR_EN_ON_DIST = wr_dist;
    31                                                   endfunction
    32                                               
    33                                                   function string convert2string();
    34              1                    ***0***             return $sformatf("%s rst_n = %0b, wr_en = %0b, rd_en = %0b, data_in = 0x%0h, data_out = 0x%0h, wr_ack = %0b, full = %0b, empty = %0b, almostfull = %0b, almostempty = %0b, overflow = %0b, underflow = %0b", 
    35                                                           super.convert2string(), rst_n, wr_en, rd_en, data_in, data_out, wr_ack, full, empty, almostfull, almostempty, overflow, underflow);
    36                                                   endfunction
    37                                               
    38                                                   function string convert2string_stimulus();
    39              1                    ***0***             return $sformatf("rst_n = %0b, wr_en = %0b, rd_en = %0b, data_in = 0x%0h",


=================================================================================
=== Instance: /fifo_read_write_seq_pkg
=== Design Unit: work.fifo_read_write_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/fifo_read_write_seq_pkg/fifo_read_write_seq/body/#ublk#28464967#17/immed__21
                     FIFO_read_write_seq.sv(21)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /fifo_read_write_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_read_write_seq.sv
------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               1                    ***0***         `uvm_object_utils(fifo_read_write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               2                    ***0***         `uvm_object_utils(fifo_read_write_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               3                    ***0***         `uvm_object_utils(fifo_read_write_seq)
    8               4                    ***0***         `uvm_object_utils(fifo_read_write_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               5                    ***0***         `uvm_object_utils(fifo_read_write_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               6                    ***0***         `uvm_object_utils(fifo_read_write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_read_write_seq_pkg --

  File FIFO_read_write_seq.sv
----------------Focused Condition View-------------------
Line       8 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       8 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16         8         8    50.00%

================================Statement Details================================

Statement Coverage for instance /fifo_read_write_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_read_write_seq.sv
    1                                                package fifo_read_write_seq_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_seq_item_pkg::*;
    4                                                import fifo_shared_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                class fifo_read_write_seq extends uvm_sequence #(fifo_seq_item);
    8               1                    ***0***         `uvm_object_utils(fifo_read_write_seq)
    8               2                    ***0***     
    8               3                    ***0***     
    8               4                    ***0***     
    8               5                    ***0***     
    8               6                          1     
    8               7                    ***0***     
    8               8                    ***0***     
    8               9                          1     
    8              10                    ***0***     
    9                                                
    10                                                   fifo_seq_item seq_item;
    11                                               
    12                                                   function new(string name = "fifo_read_write_seq");
    13              1                          1             super.new(name);
    14                                                   endfunction
    15                                               
    16                                                   task body();
    17              1                        500             repeat (NUM_TEST_CASES) begin
    18              1                        500                 seq_item = fifo_seq_item::type_id::create("seq_item");
    19              1                        500                 seq_item.set_dist(.rd_dist(50), .wr_dist(50));
    20              1                        500                 start_item(seq_item);
    21                                                           assert (seq_item.randomize());
    22              1                        500                 finish_item(seq_item);


=================================================================================
=== Instance: /fifo_read_seq_pkg
=== Design Unit: work.fifo_read_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/fifo_read_seq_pkg/fifo_read_seq/body/#ublk#253944871#17/immed__21
                     FIFO_read_seq.sv(21)               0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /fifo_read_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_read_seq.sv
------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               1                    ***0***         `uvm_object_utils(fifo_read_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               2                    ***0***         `uvm_object_utils(fifo_read_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               3                    ***0***         `uvm_object_utils(fifo_read_seq)
    8               4                    ***0***         `uvm_object_utils(fifo_read_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               5                    ***0***         `uvm_object_utils(fifo_read_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               6                    ***0***         `uvm_object_utils(fifo_read_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_read_seq_pkg --

  File FIFO_read_seq.sv
----------------Focused Condition View-------------------
Line       8 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       8 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16         8         8    50.00%

================================Statement Details================================

Statement Coverage for instance /fifo_read_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_read_seq.sv
    1                                                package fifo_read_seq_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_seq_item_pkg::*;
    4                                                import fifo_shared_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                class fifo_read_seq extends uvm_sequence #(fifo_seq_item);
    8               1                    ***0***         `uvm_object_utils(fifo_read_seq)
    8               2                    ***0***     
    8               3                    ***0***     
    8               4                    ***0***     
    8               5                    ***0***     
    8               6                          1     
    8               7                    ***0***     
    8               8                    ***0***     
    8               9                          1     
    8              10                    ***0***     
    9                                                
    10                                                   fifo_seq_item seq_item;
    11                                               
    12                                                   function new(string name = "fifo_read_seq");
    13              1                          1             super.new(name);
    14                                                   endfunction
    15                                               
    16                                                   task body();
    17              1                        500             repeat (NUM_TEST_CASES) begin
    18              1                        500                 seq_item = fifo_seq_item::type_id::create("seq_item");
    19              1                        500                 seq_item.set_dist(.rd_dist(90), .wr_dist(10));
    20              1                        500                 start_item(seq_item);
    21                                                           assert (seq_item.randomize());
    22              1                        500                 finish_item(seq_item);


=================================================================================
=== Instance: /fifo_write_seq_pkg
=== Design Unit: work.fifo_write_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/fifo_write_seq_pkg/fifo_write_seq/body/#ublk#26928919#17/immed__21
                     FIFO_write_seq.sv(21)              0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /fifo_write_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_write_seq.sv
------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               1                    ***0***         `uvm_object_utils(fifo_write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               2                    ***0***         `uvm_object_utils(fifo_write_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               3                    ***0***         `uvm_object_utils(fifo_write_seq)
    8               4                    ***0***         `uvm_object_utils(fifo_write_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               5                    ***0***         `uvm_object_utils(fifo_write_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               6                    ***0***         `uvm_object_utils(fifo_write_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_write_seq_pkg --

  File FIFO_write_seq.sv
----------------Focused Condition View-------------------
Line       8 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       8 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16         8         8    50.00%

================================Statement Details================================

Statement Coverage for instance /fifo_write_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_write_seq.sv
    1                                                package fifo_write_seq_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_seq_item_pkg::*;
    4                                                import fifo_shared_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                class fifo_write_seq extends uvm_sequence #(fifo_seq_item);
    8               1                    ***0***         `uvm_object_utils(fifo_write_seq)
    8               2                    ***0***     
    8               3                    ***0***     
    8               4                    ***0***     
    8               5                    ***0***     
    8               6                          1     
    8               7                    ***0***     
    8               8                    ***0***     
    8               9                          1     
    8              10                    ***0***     
    9                                                
    10                                                   fifo_seq_item seq_item;
    11                                               
    12                                                   function new(string name = "fifo_write_seq");
    13              1                          1             super.new(name);
    14                                                   endfunction
    15                                               
    16                                                   task body();
    17              1                        500             repeat (NUM_TEST_CASES) begin
    18              1                        500                 seq_item = fifo_seq_item::type_id::create("seq_item");
    19              1                        500                 seq_item.set_dist(.rd_dist(10), .wr_dist(90));
    20              1                        500                 start_item(seq_item);
    21                                                           assert (seq_item.randomize());
    22              1                        500                 finish_item(seq_item);


=================================================================================
=== Instance: /fifo_reset_seq_pkg
=== Design Unit: work.fifo_reset_seq_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /fifo_reset_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_reset_seq.sv
------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               1                    ***0***         `uvm_object_utils(fifo_reset_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               2                    ***0***         `uvm_object_utils(fifo_reset_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               3                    ***0***         `uvm_object_utils(fifo_reset_seq)
    8               4                    ***0***         `uvm_object_utils(fifo_reset_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               5                    ***0***         `uvm_object_utils(fifo_reset_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               6                    ***0***         `uvm_object_utils(fifo_reset_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_reset_seq_pkg --

  File FIFO_reset_seq.sv
----------------Focused Condition View-------------------
Line       8 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       8 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        10         8    55.55%

================================Statement Details================================

Statement Coverage for instance /fifo_reset_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_reset_seq.sv
    1                                                package fifo_reset_seq_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_seq_item_pkg::*;
    4                                                import fifo_shared_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                class fifo_reset_seq extends uvm_sequence #(fifo_seq_item);
    8               1                    ***0***         `uvm_object_utils(fifo_reset_seq)
    8               2                    ***0***     
    8               3                    ***0***     
    8               4                    ***0***     
    8               5                    ***0***     
    8               6                          1     
    8               7                    ***0***     
    8               8                    ***0***     
    8               9                          1     
    8              10                    ***0***     
    9                                                    
    10                                                   fifo_seq_item seq_item;
    11                                               
    12                                                   function new(string name = "fifo_reset_seq");
    13              1                          1             super.new(name);
    14                                                   endfunction
    15                                               
    16                                                   task body();
    17              1                          1             seq_item = fifo_seq_item::type_id::create("seq_item");
    18              1                          1             start_item(seq_item);
    19              1                          1             seq_item.rst_n = 0;
    20              1                          1             seq_item.wr_en = 0;
    21              1                          1             seq_item.rd_en = 0;
    22              1                          1             seq_item.data_in = {FIFO_WIDTH{1'b0}};
    23              1                          1             finish_item(seq_item);


=================================================================================
=== Instance: /fifo_coverage_pkg
=== Design Unit: work.fifo_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         16        na        na        na
            Covergroup Bins         66        66         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /fifo_coverage_pkg/fifo_coverage/cvr_grp        100.00%        100          -    Covered              
    covered/total bins:                                    66         66          -                      
    missing/total bins:                                     0         66          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint wr_en_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_en_0                                       761          1          -    Covered              
        bin wr_en_1                                       740          1          -    Covered              
    Coverpoint rd_en_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rd_en_0                                       748          1          -    Covered              
        bin rd_en_1                                       753          1          -    Covered              
    Coverpoint wr_ack_cp                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_ack_0                                     1014          1          -    Covered              
        bin wr_ack_1                                      487          1          -    Covered              
    Coverpoint overflow_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin overflow_0                                   1262          1          -    Covered              
        bin overflow_1                                    239          1          -    Covered              
    Coverpoint full_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_0                                       1239          1          -    Covered              
        bin full_1                                        262          1          -    Covered              
    Coverpoint empty_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin empty_0                                       903          1          -    Covered              
        bin empty_1                                       598          1          -    Covered              
    Coverpoint almostfull_cp                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostfull_0                                 1423          1          -    Covered              
        bin almostfull_1                                   78          1          -    Covered              
    Coverpoint almostempty_cp                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostempty_0                                1252          1          -    Covered              
        bin almostempty_1                                 249          1          -    Covered              
    Coverpoint underflow_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin underflow_0                                  1036          1          -    Covered              
        bin underflow_1                                   465          1          -    Covered              
    Cross wr_ack_cross                                100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,wr_ack_1>                184          1          -    Covered              
            bin <wr_en_1,rd_en_0,wr_ack_1>                303          1          -    Covered              
            bin <wr_en_1,rd_en_1,wr_ack_0>                 39          1          -    Covered              
            bin <wr_en_0,rd_en_1,wr_ack_0>                530          1          -    Covered              
            bin <wr_en_1,rd_en_0,wr_ack_0>                214          1          -    Covered              
            bin <wr_en_0,rd_en_0,wr_ack_0>                231          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin wr_en_0                             0                     -    ZERO                 
    Cross full_cross                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,full_0>                  223          1          -    Covered              
            bin <wr_en_0,rd_en_1,full_0>                  530          1          -    Covered              
            bin <wr_en_1,rd_en_0,full_1>                  241          1          -    Covered              
            bin <wr_en_1,rd_en_0,full_0>                  276          1          -    Covered              
            bin <wr_en_0,rd_en_0,full_1>                   21          1          -    Covered              
            bin <wr_en_0,rd_en_0,full_0>                  210          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin rd_en                               0                     -    ZERO                 
    Cross almostfull_cross                            100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,almostfull_1>             40          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostfull_1>              4          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostfull_1>             23          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostfull_1>             11          1          -    Covered              
            bin <wr_en_1,rd_en_1,almostfull_0>            183          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostfull_0>            526          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostfull_0>            494          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostfull_0>            220          1          -    Covered              
    Cross overflow_cross                              100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,overflow_1>               28          1          -    Covered              
            bin <wr_en_1,rd_en_0,overflow_1>              211          1          -    Covered              
            bin <wr_en_1,rd_en_1,overflow_0>              195          1          -    Covered              
            bin <wr_en_0,rd_en_1,overflow_0>              530          1          -    Covered              
            bin <wr_en_1,rd_en_0,overflow_0>              306          1          -    Covered              
            bin <wr_en_0,rd_en_0,overflow_0>              231          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin wr_en_0                             0                     -    ZERO                 
    Cross empty_cross                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,empty_1>                  12          1          -    Covered              
            bin <wr_en_0,rd_en_1,empty_1>                 479          1          -    Covered              
            bin <wr_en_1,rd_en_0,empty_1>                  21          1          -    Covered              
            bin <wr_en_0,rd_en_0,empty_1>                  86          1          -    Covered              
            bin <wr_en_1,rd_en_1,empty_0>                 211          1          -    Covered              
            bin <wr_en_0,rd_en_1,empty_0>                  51          1          -    Covered              
            bin <wr_en_1,rd_en_0,empty_0>                 496          1          -    Covered              
            bin <wr_en_0,rd_en_0,empty_0>                 145          1          -    Covered              
    Cross almostempty_cross                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,almostempty_1>           114          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostempty_1>            21          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostempty_1>            68          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostempty_1>            46          1          -    Covered              
            bin <wr_en_1,rd_en_1,almostempty_0>           109          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostempty_0>           509          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostempty_0>           449          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostempty_0>           185          1          -    Covered              
    Cross underflow_cross                             100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,underflow_1>              73          1          -    Covered              
            bin <wr_en_1,rd_en_1,underflow_0>             150          1          -    Covered              
            bin <wr_en_0,rd_en_1,underflow_1>             392          1          -    Covered              
            bin <wr_en_0,rd_en_1,underflow_0>             138          1          -    Covered              
            bin <wr_en_1,rd_en_0,underflow_0>             517          1          -    Covered              
            bin <wr_en_0,rd_en_0,underflow_0>             231          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin rd_en_1                             0                     -    ZERO                 
 Covergroup instance \/fifo_coverage_pkg::fifo_coverage::cvr_grp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    66         66          -                      
    missing/total bins:                                     0         66          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint wr_en_cp [1]                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_en_0                                       761          1          -    Covered              
        bin wr_en_1                                       740          1          -    Covered              
    Coverpoint rd_en_cp [1]                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rd_en_0                                       748          1          -    Covered              
        bin rd_en_1                                       753          1          -    Covered              
    Coverpoint wr_ack_cp [1]                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_ack_0                                     1014          1          -    Covered              
        bin wr_ack_1                                      487          1          -    Covered              
    Coverpoint overflow_cp [1]                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin overflow_0                                   1262          1          -    Covered              
        bin overflow_1                                    239          1          -    Covered              
    Coverpoint full_cp [1]                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_0                                       1239          1          -    Covered              
        bin full_1                                        262          1          -    Covered              
    Coverpoint empty_cp [1]                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin empty_0                                       903          1          -    Covered              
        bin empty_1                                       598          1          -    Covered              
    Coverpoint almostfull_cp [1]                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostfull_0                                 1423          1          -    Covered              
        bin almostfull_1                                   78          1          -    Covered              
    Coverpoint almostempty_cp [1]                     100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostempty_0                                1252          1          -    Covered              
        bin almostempty_1                                 249          1          -    Covered              
    Coverpoint underflow_cp [1]                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin underflow_0                                  1036          1          -    Covered              
        bin underflow_1                                   465          1          -    Covered              
    Cross wr_ack_cross                                100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,wr_ack_1>                184          1          -    Covered              
            bin <wr_en_1,rd_en_0,wr_ack_1>                303          1          -    Covered              
            bin <wr_en_1,rd_en_1,wr_ack_0>                 39          1          -    Covered              
            bin <wr_en_0,rd_en_1,wr_ack_0>                530          1          -    Covered              
            bin <wr_en_1,rd_en_0,wr_ack_0>                214          1          -    Covered              
            bin <wr_en_0,rd_en_0,wr_ack_0>                231          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin wr_en_0                             0                     -    ZERO                 
    Cross full_cross                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,full_0>                  223          1          -    Covered              
            bin <wr_en_0,rd_en_1,full_0>                  530          1          -    Covered              
            bin <wr_en_1,rd_en_0,full_1>                  241          1          -    Covered              
            bin <wr_en_1,rd_en_0,full_0>                  276          1          -    Covered              
            bin <wr_en_0,rd_en_0,full_1>                   21          1          -    Covered              
            bin <wr_en_0,rd_en_0,full_0>                  210          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin rd_en                               0                     -    ZERO                 
    Cross almostfull_cross                            100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,almostfull_1>             40          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostfull_1>              4          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostfull_1>             23          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostfull_1>             11          1          -    Covered              
            bin <wr_en_1,rd_en_1,almostfull_0>            183          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostfull_0>            526          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostfull_0>            494          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostfull_0>            220          1          -    Covered              
    Cross overflow_cross                              100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,overflow_1>               28          1          -    Covered              
            bin <wr_en_1,rd_en_0,overflow_1>              211          1          -    Covered              
            bin <wr_en_1,rd_en_1,overflow_0>              195          1          -    Covered              
            bin <wr_en_0,rd_en_1,overflow_0>              530          1          -    Covered              
            bin <wr_en_1,rd_en_0,overflow_0>              306          1          -    Covered              
            bin <wr_en_0,rd_en_0,overflow_0>              231          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin wr_en_0                             0                     -    ZERO                 
    Cross empty_cross                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,empty_1>                  12          1          -    Covered              
            bin <wr_en_0,rd_en_1,empty_1>                 479          1          -    Covered              
            bin <wr_en_1,rd_en_0,empty_1>                  21          1          -    Covered              
            bin <wr_en_0,rd_en_0,empty_1>                  86          1          -    Covered              
            bin <wr_en_1,rd_en_1,empty_0>                 211          1          -    Covered              
            bin <wr_en_0,rd_en_1,empty_0>                  51          1          -    Covered              
            bin <wr_en_1,rd_en_0,empty_0>                 496          1          -    Covered              
            bin <wr_en_0,rd_en_0,empty_0>                 145          1          -    Covered              
    Cross almostempty_cross                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,almostempty_1>           114          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostempty_1>            21          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostempty_1>            68          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostempty_1>            46          1          -    Covered              
            bin <wr_en_1,rd_en_1,almostempty_0>           109          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostempty_0>           509          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostempty_0>           449          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostempty_0>           185          1          -    Covered              
    Cross underflow_cross                             100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,underflow_1>              73          1          -    Covered              
            bin <wr_en_1,rd_en_1,underflow_0>             150          1          -    Covered              
            bin <wr_en_0,rd_en_1,underflow_1>             392          1          -    Covered              
            bin <wr_en_0,rd_en_1,underflow_0>             138          1          -    Covered              
            bin <wr_en_1,rd_en_0,underflow_0>             517          1          -    Covered              
            bin <wr_en_0,rd_en_0,underflow_0>             231          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin rd_en_1                             0                     -    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /fifo_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_coverage.sv
    1                                                package fifo_coverage_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_seq_item_pkg::*;
    4                                                import fifo_shared_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                class fifo_coverage extends uvm_component;
    8               1                    ***0***         `uvm_component_utils(fifo_coverage)
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                                   uvm_analysis_export #(fifo_seq_item) analysis_export;
    11                                                   uvm_tlm_analysis_fifo #(fifo_seq_item) analysis_fifo;
    12                                                   fifo_seq_item seq_item;
    13                                               
    14                                                   covergroup cvr_grp;
    15                                                       option.per_instance = 1;
    16                                                       
    17                                                       wr_en_cp: coverpoint seq_item.wr_en{
    18                                                           bins wr_en_0 = {0};
    19                                                           bins wr_en_1 = {1};
    20                                                           option.weight = 0;
    21                                                       }
    22                                               
    23                                                       rd_en_cp: coverpoint seq_item.rd_en{
    24                                                           bins rd_en_0 = {0};
    25                                                           bins rd_en_1 = {1};
    26                                                           option.weight = 0;
    27                                                       }
    28                                               
    29                                                       wr_ack_cp: coverpoint seq_item.wr_ack{
    30                                                           bins wr_ack_0 = {0};
    31                                                           bins wr_ack_1 = {1};
    32                                                           option.weight = 0;
    33                                                       }
    34                                               
    35                                                       overflow_cp: coverpoint seq_item.overflow{
    36                                                           bins overflow_0 = {0};
    37                                                           bins overflow_1 = {1};
    38                                                           option.weight = 0;
    39                                                       }
    40                                               
    41                                                       full_cp: coverpoint seq_item.full{
    42                                                           bins full_0 = {0};
    43                                                           bins full_1 = {1};
    44                                                           option.weight = 0;
    45                                                       }    
    46                                               
    47                                                       empty_cp: coverpoint seq_item.empty{
    48                                                           bins empty_0 = {0};
    49                                                           bins empty_1 = {1};
    50                                                           option.weight = 0;
    51                                                       }
    52                                               
    53                                                       almostfull_cp: coverpoint seq_item.almostfull{
    54                                                           bins almostfull_0 = {0};
    55                                                           bins almostfull_1 = {1};
    56                                                           option.weight = 0;
    57                                                       }
    58                                               
    59                                                       almostempty_cp: coverpoint seq_item.almostempty{
    60                                                           bins almostempty_0 = {0};
    61                                                           bins almostempty_1 = {1};
    62                                                           option.weight = 0;
    63                                                       } 
    64                                               
    65                                                       underflow_cp: coverpoint seq_item.underflow{
    66                                                           bins underflow_0 = {0};
    67                                                           bins underflow_1 = {1};
    68                                                           option.weight = 0;
    69                                                       }       
    70                                               
    71                                                       wr_ack_cross: cross wr_en_cp, rd_en_cp, wr_ack_cp{
    72                                                           illegal_bins wr_en_0 = binsof(wr_ack_cp) intersect {1} && binsof(wr_en_cp) intersect {0};
    73                                                       }
    74                                               
    75                                                       full_cross: cross wr_en_cp, rd_en_cp, full_cp{
    76                                                           illegal_bins rd_en = binsof(full_cp) intersect {1} && binsof(rd_en_cp) intersect {1} ;
    77                                                       }
    78                                               
    79                                                       almostfull_cross: cross wr_en_cp, rd_en_cp, almostfull_cp;
    80                                               
    81                                                       overflow_cross: cross wr_en_cp, rd_en_cp, overflow_cp{
    82                                                           illegal_bins wr_en_0 = binsof(overflow_cp) intersect {1} && binsof(wr_en_cp) intersect {0};
    83                                                       }
    84                                               
    85                                                       empty_cross: cross wr_en_cp, rd_en_cp, empty_cp;
    86                                               
    87                                                       almostempty_cross: cross wr_en_cp, rd_en_cp, almostempty_cp;
    88                                               
    89                                                       underflow_cross: cross wr_en_cp, rd_en_cp, underflow_cp{
    90                                                           illegal_bins rd_en_1 =binsof(underflow_cp) intersect {1} && binsof(rd_en_cp) intersect {0};
    91                                                       }
    92                                                   endgroup
    93                                               
    94                                                   function new(string name = "fifo_coverage", uvm_component parent = null);
    95              1                          1             super.new(name, parent);
    96              1                          1             cvr_grp = new();
    97                                                   endfunction
    98                                               
    99                                                   function void build_phase(uvm_phase phase);
    100             1                          1             super.build_phase(phase);
    101                                              
    102             1                          1             analysis_export = new("analysis_export", this);
    103             1                          1             analysis_fifo = new("analysis_fifo", this);
    104                                                  endfunction
    105                                              
    106                                                  function void connect_phase(uvm_phase phase);
    107             1                          1             super.connect_phase(phase);
    108                                                      
    109             1                          1             analysis_export.connect(analysis_fifo.analysis_export);
    110                                                  endfunction
    111                                              
    112                                                  task run_phase(uvm_phase phase);
    113             1                          1             super.run_phase(phase);
    114             1                          1             forever begin
    115             1                       1502                 analysis_fifo.get(seq_item);
    116             1                       1501                 cvr_grp.sample();


=================================================================================
=== Instance: /fifo_scoreboard_pkg
=== Design Unit: work.fifo_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20        14         6    70.00%

================================Branch Details================================

Branch Coverage for instance /fifo_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_scoreboard.sv
------------------------------------IF Branch------------------------------------
    53                                      1501     Count coming in to IF
    53              1                    ***0***             if ((data_out_ref !== seq_item.data_out) || 
    64              1                       1501             end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    62                                   ***0***     Count coming in to IF
    62              1                    ***0***                 `uvm_error("RUN_PHASE", $sformatf("Comparsion failed, Transaction received from DUT: %s While the reference data_out_ref = 0x%0h, wr_ack_ref = %0b, full_ref = %0b, empty_ref = %0b, almostfull_ref = %0b, almostempty_ref = %0b, overflow_ref = %0b, underflow_ref = %0b ", seq_item.convert2string(), data_out_ref, wr_ack_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref, overflow_ref, underflow_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    65                                      1501     Count coming in to IF
    65              1                    ***0***                 `uvm_info("RUN_PHASE", $sformatf("Comparsion successed, Transaction received from DUT: %s ", seq_item.convert2string()), UVM_HIGH);
                                            1501     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    71                                      1501     Count coming in to IF
    71              1                         83             if (!seq_item.rst_n) begin
    77              1                       1418             end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                      1418     Count coming in to IF
    78              1                        703                 if (seq_item.rd_en) begin
    84              1                        715                 end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                       703     Count coming in to IF
    79              1                        289                     if (!empty_ref) begin
    81              1                        414                     end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    88                                      1418     Count coming in to IF
    88              1                        707                 if (seq_item.wr_en) begin
    96              1                        711                 end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    89                                       707     Count coming in to IF
    89              1                        487                     if (!full_ref) begin
    92              1                        220                     end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    110                                        1     Count coming in to IF
    110             1                          1             `uvm_info("REPORT_PHASE", $sformatf("Total successful transactions: %0d ", correct_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    111                                        1     Count coming in to IF
    111             1                          1             `uvm_info("REPORT_PHASE", $sformatf("Total failed transactions: %0d ", error_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       8         0         8     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_scoreboard_pkg --

  File FIFO_scoreboard.sv
----------------Focused Condition View-------------------
Line       53 Item    1  ((this.data_out_ref !== seq_item.data_out) || (this.wr_ack_ref !== seq_item.wr_ack) || (this.full_ref !== seq_item.full) || (this.empty_ref !== seq_item.empty) || (this.almostfull_ref !== seq_item.almostfull) || (this.almostempty_ref !== seq_item.almostempty) || (this.overflow_ref !== seq_item.overflow) || (this.underflow_ref !== seq_item.underflow))
Condition totals: 0 of 8 input terms covered = 0.00%

                                       Input Term   Covered  Reason for no coverage   Hint
                                      -----------  --------  -----------------------  --------------
        (this.data_out_ref !== seq_item.data_out)         N  '_1' not hit             Hit '_1'
            (this.wr_ack_ref !== seq_item.wr_ack)         N  '_1' not hit             Hit '_1'
                (this.full_ref !== seq_item.full)         N  '_1' not hit             Hit '_1'
              (this.empty_ref !== seq_item.empty)         N  '_1' not hit             Hit '_1'
    (this.almostfull_ref !== seq_item.almostfull)         N  '_1' not hit             Hit '_1'
  (this.almostempty_ref !== seq_item.almostempty)         N  '_1' not hit             Hit '_1'
        (this.overflow_ref !== seq_item.overflow)         N  '_1' not hit             Hit '_1'
      (this.underflow_ref !== seq_item.underflow)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                         Non-masking condition(s)      
 ---------  ---------  --------------------                               -------------------------     
  Row   1:          1  (this.data_out_ref !== seq_item.data_out)_0        ~((this.wr_ack_ref !== seq_item.wr_ack) || ((this.full_ref !== seq_item.full) || ((this.empty_ref !== seq_item.empty) || ((this.almostfull_ref !== seq_item.almostfull) || ((this.almostempty_ref !== seq_item.almostempty) || ((this.overflow_ref !== seq_item.overflow) || (this.underflow_ref !== seq_item.underflow)))))))
  Row   2:    ***0***  (this.data_out_ref !== seq_item.data_out)_1        -                             
  Row   3:          1  (this.wr_ack_ref !== seq_item.wr_ack)_0            (~(this.data_out_ref !== seq_item.data_out) && ~((this.full_ref !== seq_item.full) || ((this.empty_ref !== seq_item.empty) || ((this.almostfull_ref !== seq_item.almostfull) || ((this.almostempty_ref !== seq_item.almostempty) || ((this.overflow_ref !== seq_item.overflow) || (this.underflow_ref !== seq_item.underflow)))))))
  Row   4:    ***0***  (this.wr_ack_ref !== seq_item.wr_ack)_1            ~(this.data_out_ref !== seq_item.data_out)
  Row   5:          1  (this.full_ref !== seq_item.full)_0                (~(this.data_out_ref !== seq_item.data_out) && ~(this.wr_ack_ref !== seq_item.wr_ack) && ~((this.empty_ref !== seq_item.empty) || ((this.almostfull_ref !== seq_item.almostfull) || ((this.almostempty_ref !== seq_item.almostempty) || ((this.overflow_ref !== seq_item.overflow) || (this.underflow_ref !== seq_item.underflow))))))
  Row   6:    ***0***  (this.full_ref !== seq_item.full)_1                (~(this.data_out_ref !== seq_item.data_out) && ~(this.wr_ack_ref !== seq_item.wr_ack))
  Row   7:          1  (this.empty_ref !== seq_item.empty)_0              (~(this.data_out_ref !== seq_item.data_out) && ~(this.wr_ack_ref !== seq_item.wr_ack) && ~(this.full_ref !== seq_item.full) && ~((this.almostfull_ref !== seq_item.almostfull) || ((this.almostempty_ref !== seq_item.almostempty) || ((this.overflow_ref !== seq_item.overflow) || (this.underflow_ref !== seq_item.underflow)))))
  Row   8:    ***0***  (this.empty_ref !== seq_item.empty)_1              (~(this.data_out_ref !== seq_item.data_out) && ~(this.wr_ack_ref !== seq_item.wr_ack) && ~(this.full_ref !== seq_item.full))
  Row   9:          1  (this.almostfull_ref !== seq_item.almostfull)_0    (~(this.data_out_ref !== seq_item.data_out) && ~(this.wr_ack_ref !== seq_item.wr_ack) && ~(this.full_ref !== seq_item.full) && ~(this.empty_ref !== seq_item.empty) && ~((this.almostempty_ref !== seq_item.almostempty) || ((this.overflow_ref !== seq_item.overflow) || (this.underflow_ref !== seq_item.underflow))))
 Row   10:    ***0***  (this.almostfull_ref !== seq_item.almostfull)_1    (~(this.data_out_ref !== seq_item.data_out) && ~(this.wr_ack_ref !== seq_item.wr_ack) && ~(this.full_ref !== seq_item.full) && ~(this.empty_ref !== seq_item.empty))
 Row   11:          1  (this.almostempty_ref !== seq_item.almostempty)_0  (~(this.data_out_ref !== seq_item.data_out) && ~(this.wr_ack_ref !== seq_item.wr_ack) && ~(this.full_ref !== seq_item.full) && ~(this.empty_ref !== seq_item.empty) && ~(this.almostfull_ref !== seq_item.almostfull) && ~((this.overflow_ref !== seq_item.overflow) || (this.underflow_ref !== seq_item.underflow)))
 Row   12:    ***0***  (this.almostempty_ref !== seq_item.almostempty)_1  (~(this.data_out_ref !== seq_item.data_out) && ~(this.wr_ack_ref !== seq_item.wr_ack) && ~(this.full_ref !== seq_item.full) && ~(this.empty_ref !== seq_item.empty) && ~(this.almostfull_ref !== seq_item.almostfull))
 Row   13:          1  (this.overflow_ref !== seq_item.overflow)_0        (~(this.data_out_ref !== seq_item.data_out) && ~(this.wr_ack_ref !== seq_item.wr_ack) && ~(this.full_ref !== seq_item.full) && ~(this.empty_ref !== seq_item.empty) && ~(this.almostfull_ref !== seq_item.almostfull) && ~(this.almostempty_ref !== seq_item.almostempty) && ~(this.underflow_ref !== seq_item.underflow))
 Row   14:    ***0***  (this.overflow_ref !== seq_item.overflow)_1        (~(this.data_out_ref !== seq_item.data_out) && ~(this.wr_ack_ref !== seq_item.wr_ack) && ~(this.full_ref !== seq_item.full) && ~(this.empty_ref !== seq_item.empty) && ~(this.almostfull_ref !== seq_item.almostfull) && ~(this.almostempty_ref !== seq_item.almostempty))
 Row   15:          1  (this.underflow_ref !== seq_item.underflow)_0      (~(this.data_out_ref !== seq_item.data_out) && ~(this.wr_ack_ref !== seq_item.wr_ack) && ~(this.full_ref !== seq_item.full) && ~(this.empty_ref !== seq_item.empty) && ~(this.almostfull_ref !== seq_item.almostfull) && ~(this.almostempty_ref !== seq_item.almostempty) && ~(this.overflow_ref !== seq_item.overflow))
 Row   16:    ***0***  (this.underflow_ref !== seq_item.underflow)_1      (~(this.data_out_ref !== seq_item.data_out) && ~(this.wr_ack_ref !== seq_item.wr_ack) && ~(this.full_ref !== seq_item.full) && ~(this.empty_ref !== seq_item.empty) && ~(this.almostfull_ref !== seq_item.almostfull) && ~(this.almostempty_ref !== seq_item.almostempty) && ~(this.overflow_ref !== seq_item.overflow))


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         4         0   100.00%

================================Expression Details================================

Expression Coverage for instance /fifo_scoreboard_pkg --

  File FIFO_scoreboard.sv
----------------Focused Expression View-----------------
Line       102 Item    1  (size(this.fifo_ref) == 8)
Expression totals: 1 of 1 input term covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (size(this.fifo_ref) == 8)         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (size(this.fifo_ref) == 8)_0  -                             
  Row   2:          1  (size(this.fifo_ref) == 8)_1  -                             

----------------Focused Expression View-----------------
Line       103 Item    1  (size(this.fifo_ref) == 0)
Expression totals: 1 of 1 input term covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (size(this.fifo_ref) == 0)         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (size(this.fifo_ref) == 0)_0  -                             
  Row   2:          1  (size(this.fifo_ref) == 0)_1  -                             

----------------Focused Expression View-----------------
Line       104 Item    1  (size(this.fifo_ref) == (8 - 1))
Expression totals: 1 of 1 input term covered = 100.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (size(this.fifo_ref) == (8 - 1))         Y

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          1  (size(this.fifo_ref) == (8 - 1))_0  -                             
  Row   2:          1  (size(this.fifo_ref) == (8 - 1))_1  -                             

----------------Focused Expression View-----------------
Line       105 Item    1  (size(this.fifo_ref) == 1)
Expression totals: 1 of 1 input term covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (size(this.fifo_ref) == 1)         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (size(this.fifo_ref) == 1)_0  -                             
  Row   2:          1  (size(this.fifo_ref) == 1)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      39        34         5    87.17%

================================Statement Details================================

Statement Coverage for instance /fifo_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_scoreboard.sv
    1                                                package fifo_scoreboard_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_seq_item_pkg::*;
    4                                                import fifo_shared_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                class fifo_scoreboard extends uvm_scoreboard;
    8               1                    ***0***         `uvm_component_utils(fifo_scoreboard)
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                                   uvm_analysis_export #(fifo_seq_item) analysis_export;
    11                                                   uvm_tlm_analysis_fifo #(fifo_seq_item) analysis_fifo;
    12                                                   fifo_seq_item seq_item;
    13                                                   
    14                                                   logic [FIFO_WIDTH-1:0] data_out_ref;
    15                                                   logic wr_ack_ref;
    16                                                   logic full_ref;
    17                                                   logic empty_ref; 
    18                                                   logic almostfull_ref; 
    19                                                   logic almostempty_ref; 
    20                                                   logic overflow_ref;
    21                                                   logic underflow_ref;
    22                                               
    23                                                   bit [FIFO_WIDTH-1:0] fifo_ref [$]; 
    24                                               
    25                                                   function new(string name = "fifo_scoreboard", uvm_component parent = null);
    26              1                          1             super.new(name, parent);
    27                                                   endfunction
    28                                               
    29                                                   function void build_phase(uvm_phase phase);
    30              1                          1             super.build_phase(phase);
    31                                               
    32              1                          1             analysis_export = new("analysis_export", this);
    33              1                          1             analysis_fifo = new("analysis_fifo", this);
    34                                                   endfunction
    35                                                   
    36                                                   function void connect_phase(uvm_phase phase);
    37              1                          1             super.connect_phase(phase);
    38                                                       
    39              1                          1             analysis_export.connect(analysis_fifo.analysis_export);
    40                                                   endfunction
    41                                               
    42                                                   task run_phase(uvm_phase phase);
    43              1                          1             super.run_phase(phase);
    44              1                          1             forever begin
    45              1                       1502                 seq_item = fifo_seq_item::type_id::create("seq_item");
    46              1                       1502                 analysis_fifo.get(seq_item);
    47              1                       1501                 ref_model(seq_item);
    48              1                       1501                 check_result(seq_item);
    49                                                       end
    50                                                   endtask
    51                                               
    52                                                   task check_result(fifo_seq_item seq_item);
    53                                                       if ((data_out_ref !== seq_item.data_out) || 
    54                                                           (wr_ack_ref !== seq_item.wr_ack) || 
    55                                                           (full_ref !== seq_item.full) || 
    56                                                           (empty_ref !== seq_item.empty) || 
    57                                                           (almostfull_ref !== seq_item.almostfull) || 
    58                                                           (almostempty_ref !== seq_item.almostempty) ||
    59                                                           (overflow_ref !== seq_item.overflow) || 
    60                                                           (underflow_ref !== seq_item.underflow)) begin
    61                                               
    62              1                    ***0***                 `uvm_error("RUN_PHASE", $sformatf("Comparsion failed, Transaction received from DUT: %s While the reference data_out_ref = 0x%0h, wr_ack_ref = %0b, full_ref = %0b, empty_ref = %0b, almostfull_ref = %0b, almostempty_ref = %0b, overflow_ref = %0b, underflow_ref = %0b ", seq_item.convert2string(), data_out_ref, wr_ack_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref, overflow_ref, underflow_ref));
    63              1                    ***0***                 error_count++;
    64                                                       end else begin
    65              1                    ***0***                 `uvm_info("RUN_PHASE", $sformatf("Comparsion successed, Transaction received from DUT: %s ", seq_item.convert2string()), UVM_HIGH);
    66              1                       1501                 correct_count++;
    67                                                       end
    68                                                   endtask
    69                                               
    70                                                   function void ref_model(fifo_seq_item seq_item);
    71                                                       if (!seq_item.rst_n) begin
    72              1                         83                 fifo_ref.delete();
    73                                               
    74              1                         83                 wr_ack_ref = 0;
    75              1                         83                 overflow_ref = 0;
    76              1                         83                 underflow_ref = 0;
    77                                                       end else begin
    78                                                           if (seq_item.rd_en) begin
    79                                                               if (!empty_ref) begin
    80              1                        289                         data_out_ref = fifo_ref.pop_front();
    81                                                               end else begin
    82              1                        414                         underflow_ref = 1;
    83                                                               end
    84                                                           end else begin
    85              1                        715                     underflow_ref = 0;
    86                                                           end
    87                                               
    88                                                           if (seq_item.wr_en) begin
    89                                                               if (!full_ref) begin
    90              1                        487                         fifo_ref.push_back(seq_item.data_in);
    91              1                        487                         wr_ack_ref = 1;
    92                                                               end else begin
    93              1                        220                         wr_ack_ref = 0;
    94              1                        220                         overflow_ref = 1;
    95                                                               end
    96                                                           end else begin
    97              1                        711                     wr_ack_ref = 0;
    98              1                        711                     overflow_ref = 0;
    99                                                           end
    100                                                      end
    101                                              
    102             1                       1501             full_ref = (fifo_ref.size() == FIFO_DEPTH);
    103             1                       1501             empty_ref = (fifo_ref.size() == 0);
    104             1                       1501             almostfull_ref = (fifo_ref.size() == FIFO_DEPTH - 1);
    105             1                       1501             almostempty_ref = (fifo_ref.size() == 1);
    106                                                  endfunction
    107                                                  
    108                                                  function void report_phase(uvm_phase phase);
    109             1                          1             super.report_phase(phase);
    110             1                          1             `uvm_info("REPORT_PHASE", $sformatf("Total successful transactions: %0d ", correct_count), UVM_MEDIUM);
    111             1                          1             `uvm_info("REPORT_PHASE", $sformatf("Total failed transactions: %0d ", error_count), UVM_MEDIUM);


=================================================================================
=== Instance: /fifo_config_obj_pkg
=== Design Unit: work.fifo_config_obj_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /fifo_config_obj_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_config_obj.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***         `uvm_object_utils(fifo_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***         `uvm_object_utils(fifo_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***         `uvm_object_utils(fifo_config_obj)
    6               4                    ***0***         `uvm_object_utils(fifo_config_obj)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***         `uvm_object_utils(fifo_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***         `uvm_object_utils(fifo_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /fifo_config_obj_pkg --

  File FIFO_config_obj.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /fifo_config_obj_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_config_obj.sv
    1                                                package fifo_config_obj_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                
    5                                                class fifo_config_obj extends uvm_object;
    6               1                    ***0***         `uvm_object_utils(fifo_config_obj)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                
    8                                                    virtual fifo_if fifo_vif;
    9                                                
    10                                                   function new(string name = "fifo_config_obj");
    11              1                          1             super.new(name);


=================================================================================
=== Instance: /fifo_monitor_pkg
=== Design Unit: work.fifo_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /fifo_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
------------------------------------IF Branch------------------------------------
    42                                      1501     Count coming in to IF
    42              1                    ***0***                 `uvm_info("RUN_PHASE", seq_item.convert2string(), UVM_HIGH)
                                            1501     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        21         3    87.50%

================================Statement Details================================

Statement Coverage for instance /fifo_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
    1                                                package fifo_monitor_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_seq_item_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class fifo_monitor extends uvm_monitor;
    7               1                    ***0***         `uvm_component_utils(fifo_monitor)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                    virtual fifo_if fifo_vif;
    10                                                   fifo_seq_item seq_item;
    11                                                   uvm_analysis_port #(fifo_seq_item) analysis_port;
    12                                               
    13                                                   function new(string name = "fifo_monitor", uvm_component parent = null);
    14              1                          1             super.new(name, parent);
    15                                                   endfunction
    16                                               
    17                                                   function void build_phase(uvm_phase phase);
    18              1                          1             super.build_phase(phase);
    19                                               
    20              1                          1             analysis_port = new("analysis_port", this);
    21                                                   endfunction
    22                                               
    23                                                   task run_phase(uvm_phase phase);
    24              1                          1             super.run_phase(phase);
    25              1                          1             forever begin
    26              1                       1502                 seq_item = fifo_seq_item::type_id::create("seq_item");
    27              1                       1502                 @(negedge fifo_vif.clk);
    28              1                       1501                 seq_item.rst_n = fifo_vif.rst_n;
    29              1                       1501                 seq_item.wr_en = fifo_vif.wr_en;
    30              1                       1501                 seq_item.rd_en = fifo_vif.rd_en;
    31              1                       1501                 seq_item.data_in = fifo_vif.data_in;
    32              1                       1501                 seq_item.data_out = fifo_vif.data_out;
    33              1                       1501                 seq_item.wr_ack = fifo_vif.wr_ack;
    34              1                       1501                 seq_item.full = fifo_vif.full;
    35              1                       1501                 seq_item.empty = fifo_vif.empty;
    36              1                       1501                 seq_item.almostfull = fifo_vif.almostfull;
    37              1                       1501                 seq_item.almostempty = fifo_vif.almostempty;
    38              1                       1501                 seq_item.underflow = fifo_vif.underflow;
    39              1                       1501                 seq_item.overflow = fifo_vif.overflow;
    40                                               
    41              1                       1501                 analysis_port.write(seq_item);
    42              1                    ***0***                 `uvm_info("RUN_PHASE", seq_item.convert2string(), UVM_HIGH)


=================================================================================
=== Instance: /fifo_driver_pkg
=== Design Unit: work.fifo_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /fifo_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_driver.sv
------------------------------------IF Branch------------------------------------
    27                                      1501     Count coming in to IF
    27              1                    ***0***                 `uvm_info("RUN_PHASE", seq_item.convert2string_stimulus(), UVM_HIGH)
                                            1501     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /fifo_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_driver.sv
    1                                                package fifo_driver_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_seq_item_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class fifo_driver extends uvm_driver #(fifo_seq_item);
    7               1                    ***0***         `uvm_component_utils(fifo_driver)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                    virtual fifo_if fifo_vif;
    10                                                   fifo_seq_item seq_item;
    11                                               
    12                                                   function new(string name = "fifo_driver", uvm_component parent = null);
    13              1                          1             super.new(name, parent);
    14                                                   endfunction
    15                                               
    16                                                   task run_phase(uvm_phase phase);
    17              1                          1             super.run_phase(phase);
    18              1                          1             forever begin
    19              1                       1502                 seq_item = fifo_seq_item::type_id::create("seq_item");
    20              1                       1502                 seq_item_port.get_next_item(seq_item);
    21              1                       1501                 fifo_vif.rst_n = seq_item.rst_n;
    22              1                       1501                 fifo_vif.wr_en = seq_item.wr_en;
    23              1                       1501                 fifo_vif.rd_en = seq_item.rd_en;
    24              1                       1501                 fifo_vif.data_in = seq_item.data_in;   
    25              1                       1501                 @(negedge fifo_vif.clk);
    26              1                       1501                 seq_item_port.item_done();
    27              1                    ***0***                 `uvm_info("RUN_PHASE", seq_item.convert2string_stimulus(), UVM_HIGH)


=================================================================================
=== Instance: /fifo_sequencer_pkg
=== Design Unit: work.fifo_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /fifo_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sequencer.sv
    1                                                package fifo_sequencer_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_seq_item_pkg::*;
    4                                                
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                class fifo_sequencer extends uvm_sequencer #(fifo_seq_item);
    8               1                    ***0***         `uvm_component_utils(fifo_sequencer)
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                                   function new(string name = "fifo_sequencer", uvm_component parent = null);
    11              1                          1             super.new(name, parent);


=================================================================================
=== Instance: /fifo_agent_pkg
=== Design Unit: work.fifo_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for instance /fifo_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_agent.sv
------------------------------------IF Branch------------------------------------
    26                                         1     Count coming in to IF
    26              1                    ***0***             if (!uvm_config_db #(fifo_config_obj)::get(this, "", "CFG", fifo_cfg)) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              1                    ***0***                 `uvm_fatal("BUILD_PHASE", "Agent - Unable to get the configuration object")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        11         3    78.57%

================================Statement Details================================

Statement Coverage for instance /fifo_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_agent.sv
    1                                                package fifo_agent_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_sequencer_pkg::*;
    4                                                import fifo_seq_item_pkg::*;
    5                                                import fifo_driver_pkg::*;
    6                                                import fifo_monitor_pkg::*;
    7                                                import fifo_config_obj_pkg::*;
    8                                                `include "uvm_macros.svh"
    9                                                
    10                                               class fifo_agent extends uvm_agent;
    11              1                    ***0***         `uvm_component_utils(fifo_agent)
    11              2                    ***0***     
    11              3                          2     
    12                                               
    13                                                   fifo_sequencer sequencer;
    14                                                   fifo_driver driver;
    15                                                   fifo_monitor monitor;
    16                                                   fifo_config_obj fifo_cfg;
    17                                                   uvm_analysis_port #(fifo_seq_item) analysis_port;
    18                                               
    19                                                   function new(string name = "fifo_agent", uvm_component parent = null);
    20              1                          1             super.new(name, parent);
    21                                                   endfunction
    22                                                   
    23                                                   function void build_phase(uvm_phase phase);
    24              1                          1             super.build_phase(phase);
    25                                               
    26                                                       if (!uvm_config_db #(fifo_config_obj)::get(this, "", "CFG", fifo_cfg)) begin
    27              1                    ***0***                 `uvm_fatal("BUILD_PHASE", "Agent - Unable to get the configuration object")
    28                                                       end
    29                                               
    30              1                          1             sequencer = fifo_sequencer::type_id::create("sequencer", this);
    31              1                          1             driver = fifo_driver::type_id::create("driver", this);
    32              1                          1             monitor = fifo_monitor::type_id::create("monitor", this);
    33                                               
    34              1                          1             analysis_port = new("analysis_port", this);
    35                                                   endfunction
    36                                               
    37                                                   function void connect_phase(uvm_phase phase);
    38              1                          1             driver.fifo_vif = fifo_cfg.fifo_vif;
    39              1                          1             monitor.fifo_vif = fifo_cfg.fifo_vif;
    40                                               
    41              1                          1             driver.seq_item_port.connect(sequencer.seq_item_export);
    42              1                          1             monitor.analysis_port.connect(analysis_port);


=================================================================================
=== Instance: /fifo_env_pkg
=== Design Unit: work.fifo_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      10         8         2    80.00%

================================Statement Details================================

Statement Coverage for instance /fifo_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_env.sv
    1                                                package fifo_env_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_agent_pkg::*;
    4                                                import fifo_scoreboard_pkg::*;
    5                                                import fifo_coverage_pkg::*;
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                class fifo_env extends uvm_env;
    9               1                    ***0***         `uvm_component_utils(fifo_env)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                                   fifo_agent agent;
    12                                                   fifo_scoreboard scoreboard;
    13                                                   fifo_coverage coverage;
    14                                               
    15                                                   function new(string name = "fifo_env", uvm_component parent = null);
    16              1                          1             super.new(name, parent);
    17                                                   endfunction
    18                                                   
    19                                                   function void build_phase(uvm_phase phase);
    20              1                          1             super.build_phase(phase);
    21                                               
    22              1                          1             agent = fifo_agent::type_id::create("agent", this);
    23              1                          1             scoreboard = fifo_scoreboard::type_id::create("scoreboard", this);
    24              1                          1             coverage = fifo_coverage::type_id::create("coverage", this);
    25                                                   endfunction
    26                                               
    27                                                   function void connect_phase(uvm_phase phase);
    28              1                          1             agent.analysis_port.connect(scoreboard.analysis_export);
    29              1                          1             agent.analysis_port.connect(coverage.analysis_export);


=================================================================================
=== Instance: /fifo_test_pkg
=== Design Unit: work.fifo_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20         9        11    45.00%

================================Branch Details================================

Branch Coverage for instance /fifo_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_test.sv
------------------------------------IF Branch------------------------------------
    35                                         1     Count coming in to IF
    35              1                    ***0***             if (!uvm_config_db #(virtual fifo_if)::get(this, "", "FIFO_VIF", fifo_cfg.fifo_vif)) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    36                                   ***0***     Count coming in to IF
    36              1                    ***0***                 `uvm_fatal("BUILD_PHASE", "Test - Unable to get virtual interface of the fifo")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                         1     Count coming in to IF
    47              1                          1             `uvm_info("RUN_PHASE", "Reset Asserted", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                         1     Count coming in to IF
    49              1                          1             `uvm_info("RUN_PHASE", "Reset Deasserted", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                         1     Count coming in to IF
    52              1                          1             `uvm_info("RUN_PHASE", "Write Only Sequence Started", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                          1             `uvm_info("RUN_PHASE", "Write Only Sequence Ended", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                         1     Count coming in to IF
    57              1                          1             `uvm_info("RUN_PHASE", "Read Only Sequence Started", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    59                                         1     Count coming in to IF
    59              1                          1             `uvm_info("RUN_PHASE", "Read Only Sequence Ended", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    62                                         1     Count coming in to IF
    62              1                          1             `uvm_info("RUN_PHASE", "Read/Write Sequence Started", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    64                                         1     Count coming in to IF
    64              1                          1             `uvm_info("RUN_PHASE", "Read/Write Sequence Ended", UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      28        25         3    89.28%

================================Statement Details================================

Statement Coverage for instance /fifo_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_test.sv
    1                                                package fifo_test_pkg;
    2                                                import uvm_pkg::*;
    3                                                import fifo_env_pkg::*;
    4                                                import fifo_config_obj_pkg::*;
    5                                                import fifo_reset_seq_pkg::*;
    6                                                import fifo_write_seq_pkg::*;
    7                                                import fifo_read_seq_pkg::*;
    8                                                import fifo_read_write_seq_pkg::*;
    9                                                `include "uvm_macros.svh"
    10                                               
    11                                               class fifo_test extends uvm_test;
    12              1                    ***0***         `uvm_component_utils(fifo_test)
    12              2                    ***0***     
    12              3                          4     
    13                                               
    14                                                   fifo_env env;
    15                                                   fifo_config_obj fifo_cfg;
    16                                                   fifo_reset_seq reset_seq;
    17                                                   fifo_write_seq write_seq;
    18                                                   fifo_read_seq read_seq;
    19                                                   fifo_read_write_seq read_write_seq;
    20                                               
    21                                                   function new(string name = "fifo_test", uvm_component parent = null);
    22              1                          1             super.new(name, parent);
    23                                                   endfunction
    24                                               
    25                                                   function void build_phase(uvm_phase phase);
    26              1                          1             super.build_phase(phase);
    27                                                       
    28              1                          1             env = fifo_env::type_id::create("env", this);
    29              1                          1             fifo_cfg = fifo_config_obj::type_id::create("fifo_cfg");
    30              1                          1             reset_seq =  fifo_reset_seq::type_id::create("reset_seq");
    31              1                          1             write_seq =  fifo_write_seq::type_id::create("write_seq");
    32              1                          1             read_seq =  fifo_read_seq::type_id::create("read_seq");
    33              1                          1             read_write_seq =  fifo_read_write_seq::type_id::create("read_write_seq");
    34                                               
    35                                                       if (!uvm_config_db #(virtual fifo_if)::get(this, "", "FIFO_VIF", fifo_cfg.fifo_vif)) begin
    36              1                    ***0***                 `uvm_fatal("BUILD_PHASE", "Test - Unable to get virtual interface of the fifo")
    37                                                       end
    38                                               
    39              1                          1             uvm_config_db #(fifo_config_obj)::set(this, "*", "CFG", fifo_cfg);
    40                                                   endfunction
    41                                               
    42                                                   task run_phase(uvm_phase phase);
    43              1                          1             super.run_phase(phase);
    44              1                          1             phase.raise_objection(this);
    45                                               
    46                                                       // reset sequence 
    47              1                          1             `uvm_info("RUN_PHASE", "Reset Asserted", UVM_LOW)
    48              1                          1             reset_seq.start(env.agent.sequencer);
    49              1                          1             `uvm_info("RUN_PHASE", "Reset Deasserted", UVM_LOW)
    50                                               
    51                                                       // write only sequence
    52              1                          1             `uvm_info("RUN_PHASE", "Write Only Sequence Started", UVM_LOW)
    53              1                          1             write_seq.start(env.agent.sequencer);
    54              1                          1             `uvm_info("RUN_PHASE", "Write Only Sequence Ended", UVM_LOW)
    55                                                       
    56                                                       // read only sequence
    57              1                          1             `uvm_info("RUN_PHASE", "Read Only Sequence Started", UVM_LOW)
    58              1                          1             read_seq.start(env.agent.sequencer);
    59              1                          1             `uvm_info("RUN_PHASE", "Read Only Sequence Ended", UVM_LOW)
    60                                               
    61                                                       // read/write sequence
    62              1                          1             `uvm_info("RUN_PHASE", "Read/Write Sequence Started", UVM_LOW)
    63              1                          1             read_write_seq.start(env.agent.sequencer);
    64              1                          1             `uvm_info("RUN_PHASE", "Read/Write Sequence Ended", UVM_LOW)
    65                                               
    66              1                          1             phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /fifo_coverage_pkg/fifo_coverage/cvr_grp        100.00%        100          -    Covered              
    covered/total bins:                                    66         66          -                      
    missing/total bins:                                     0         66          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint wr_en_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_en_0                                       761          1          -    Covered              
        bin wr_en_1                                       740          1          -    Covered              
    Coverpoint rd_en_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rd_en_0                                       748          1          -    Covered              
        bin rd_en_1                                       753          1          -    Covered              
    Coverpoint wr_ack_cp                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_ack_0                                     1014          1          -    Covered              
        bin wr_ack_1                                      487          1          -    Covered              
    Coverpoint overflow_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin overflow_0                                   1262          1          -    Covered              
        bin overflow_1                                    239          1          -    Covered              
    Coverpoint full_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_0                                       1239          1          -    Covered              
        bin full_1                                        262          1          -    Covered              
    Coverpoint empty_cp                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin empty_0                                       903          1          -    Covered              
        bin empty_1                                       598          1          -    Covered              
    Coverpoint almostfull_cp                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostfull_0                                 1423          1          -    Covered              
        bin almostfull_1                                   78          1          -    Covered              
    Coverpoint almostempty_cp                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostempty_0                                1252          1          -    Covered              
        bin almostempty_1                                 249          1          -    Covered              
    Coverpoint underflow_cp                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin underflow_0                                  1036          1          -    Covered              
        bin underflow_1                                   465          1          -    Covered              
    Cross wr_ack_cross                                100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,wr_ack_1>                184          1          -    Covered              
            bin <wr_en_1,rd_en_0,wr_ack_1>                303          1          -    Covered              
            bin <wr_en_1,rd_en_1,wr_ack_0>                 39          1          -    Covered              
            bin <wr_en_0,rd_en_1,wr_ack_0>                530          1          -    Covered              
            bin <wr_en_1,rd_en_0,wr_ack_0>                214          1          -    Covered              
            bin <wr_en_0,rd_en_0,wr_ack_0>                231          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin wr_en_0                             0                     -    ZERO                 
    Cross full_cross                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,full_0>                  223          1          -    Covered              
            bin <wr_en_0,rd_en_1,full_0>                  530          1          -    Covered              
            bin <wr_en_1,rd_en_0,full_1>                  241          1          -    Covered              
            bin <wr_en_1,rd_en_0,full_0>                  276          1          -    Covered              
            bin <wr_en_0,rd_en_0,full_1>                   21          1          -    Covered              
            bin <wr_en_0,rd_en_0,full_0>                  210          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin rd_en                               0                     -    ZERO                 
    Cross almostfull_cross                            100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,almostfull_1>             40          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostfull_1>              4          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostfull_1>             23          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostfull_1>             11          1          -    Covered              
            bin <wr_en_1,rd_en_1,almostfull_0>            183          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostfull_0>            526          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostfull_0>            494          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostfull_0>            220          1          -    Covered              
    Cross overflow_cross                              100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,overflow_1>               28          1          -    Covered              
            bin <wr_en_1,rd_en_0,overflow_1>              211          1          -    Covered              
            bin <wr_en_1,rd_en_1,overflow_0>              195          1          -    Covered              
            bin <wr_en_0,rd_en_1,overflow_0>              530          1          -    Covered              
            bin <wr_en_1,rd_en_0,overflow_0>              306          1          -    Covered              
            bin <wr_en_0,rd_en_0,overflow_0>              231          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin wr_en_0                             0                     -    ZERO                 
    Cross empty_cross                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,empty_1>                  12          1          -    Covered              
            bin <wr_en_0,rd_en_1,empty_1>                 479          1          -    Covered              
            bin <wr_en_1,rd_en_0,empty_1>                  21          1          -    Covered              
            bin <wr_en_0,rd_en_0,empty_1>                  86          1          -    Covered              
            bin <wr_en_1,rd_en_1,empty_0>                 211          1          -    Covered              
            bin <wr_en_0,rd_en_1,empty_0>                  51          1          -    Covered              
            bin <wr_en_1,rd_en_0,empty_0>                 496          1          -    Covered              
            bin <wr_en_0,rd_en_0,empty_0>                 145          1          -    Covered              
    Cross almostempty_cross                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,almostempty_1>           114          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostempty_1>            21          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostempty_1>            68          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostempty_1>            46          1          -    Covered              
            bin <wr_en_1,rd_en_1,almostempty_0>           109          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostempty_0>           509          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostempty_0>           449          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostempty_0>           185          1          -    Covered              
    Cross underflow_cross                             100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,underflow_1>              73          1          -    Covered              
            bin <wr_en_1,rd_en_1,underflow_0>             150          1          -    Covered              
            bin <wr_en_0,rd_en_1,underflow_1>             392          1          -    Covered              
            bin <wr_en_0,rd_en_1,underflow_0>             138          1          -    Covered              
            bin <wr_en_1,rd_en_0,underflow_0>             517          1          -    Covered              
            bin <wr_en_0,rd_en_0,underflow_0>             231          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin rd_en_1                             0                     -    ZERO                 
 Covergroup instance \/fifo_coverage_pkg::fifo_coverage::cvr_grp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    66         66          -                      
    missing/total bins:                                     0         66          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint wr_en_cp [1]                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_en_0                                       761          1          -    Covered              
        bin wr_en_1                                       740          1          -    Covered              
    Coverpoint rd_en_cp [1]                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin rd_en_0                                       748          1          -    Covered              
        bin rd_en_1                                       753          1          -    Covered              
    Coverpoint wr_ack_cp [1]                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin wr_ack_0                                     1014          1          -    Covered              
        bin wr_ack_1                                      487          1          -    Covered              
    Coverpoint overflow_cp [1]                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin overflow_0                                   1262          1          -    Covered              
        bin overflow_1                                    239          1          -    Covered              
    Coverpoint full_cp [1]                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_0                                       1239          1          -    Covered              
        bin full_1                                        262          1          -    Covered              
    Coverpoint empty_cp [1]                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin empty_0                                       903          1          -    Covered              
        bin empty_1                                       598          1          -    Covered              
    Coverpoint almostfull_cp [1]                      100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostfull_0                                 1423          1          -    Covered              
        bin almostfull_1                                   78          1          -    Covered              
    Coverpoint almostempty_cp [1]                     100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin almostempty_0                                1252          1          -    Covered              
        bin almostempty_1                                 249          1          -    Covered              
    Coverpoint underflow_cp [1]                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin underflow_0                                  1036          1          -    Covered              
        bin underflow_1                                   465          1          -    Covered              
    Cross wr_ack_cross                                100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,wr_ack_1>                184          1          -    Covered              
            bin <wr_en_1,rd_en_0,wr_ack_1>                303          1          -    Covered              
            bin <wr_en_1,rd_en_1,wr_ack_0>                 39          1          -    Covered              
            bin <wr_en_0,rd_en_1,wr_ack_0>                530          1          -    Covered              
            bin <wr_en_1,rd_en_0,wr_ack_0>                214          1          -    Covered              
            bin <wr_en_0,rd_en_0,wr_ack_0>                231          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin wr_en_0                             0                     -    ZERO                 
    Cross full_cross                                  100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,full_0>                  223          1          -    Covered              
            bin <wr_en_0,rd_en_1,full_0>                  530          1          -    Covered              
            bin <wr_en_1,rd_en_0,full_1>                  241          1          -    Covered              
            bin <wr_en_1,rd_en_0,full_0>                  276          1          -    Covered              
            bin <wr_en_0,rd_en_0,full_1>                   21          1          -    Covered              
            bin <wr_en_0,rd_en_0,full_0>                  210          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin rd_en                               0                     -    ZERO                 
    Cross almostfull_cross                            100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,almostfull_1>             40          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostfull_1>              4          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostfull_1>             23          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostfull_1>             11          1          -    Covered              
            bin <wr_en_1,rd_en_1,almostfull_0>            183          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostfull_0>            526          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostfull_0>            494          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostfull_0>            220          1          -    Covered              
    Cross overflow_cross                              100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,overflow_1>               28          1          -    Covered              
            bin <wr_en_1,rd_en_0,overflow_1>              211          1          -    Covered              
            bin <wr_en_1,rd_en_1,overflow_0>              195          1          -    Covered              
            bin <wr_en_0,rd_en_1,overflow_0>              530          1          -    Covered              
            bin <wr_en_1,rd_en_0,overflow_0>              306          1          -    Covered              
            bin <wr_en_0,rd_en_0,overflow_0>              231          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin wr_en_0                             0                     -    ZERO                 
    Cross empty_cross                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,empty_1>                  12          1          -    Covered              
            bin <wr_en_0,rd_en_1,empty_1>                 479          1          -    Covered              
            bin <wr_en_1,rd_en_0,empty_1>                  21          1          -    Covered              
            bin <wr_en_0,rd_en_0,empty_1>                  86          1          -    Covered              
            bin <wr_en_1,rd_en_1,empty_0>                 211          1          -    Covered              
            bin <wr_en_0,rd_en_1,empty_0>                  51          1          -    Covered              
            bin <wr_en_1,rd_en_0,empty_0>                 496          1          -    Covered              
            bin <wr_en_0,rd_en_0,empty_0>                 145          1          -    Covered              
    Cross almostempty_cross                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,almostempty_1>           114          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostempty_1>            21          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostempty_1>            68          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostempty_1>            46          1          -    Covered              
            bin <wr_en_1,rd_en_1,almostempty_0>           109          1          -    Covered              
            bin <wr_en_0,rd_en_1,almostempty_0>           509          1          -    Covered              
            bin <wr_en_1,rd_en_0,almostempty_0>           449          1          -    Covered              
            bin <wr_en_0,rd_en_0,almostempty_0>           185          1          -    Covered              
    Cross underflow_cross                             100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <wr_en_1,rd_en_1,underflow_1>              73          1          -    Covered              
            bin <wr_en_1,rd_en_1,underflow_0>             150          1          -    Covered              
            bin <wr_en_0,rd_en_1,underflow_1>             392          1          -    Covered              
            bin <wr_en_0,rd_en_1,underflow_0>             138          1          -    Covered              
            bin <wr_en_1,rd_en_0,underflow_0>             517          1          -    Covered              
            bin <wr_en_0,rd_en_0,underflow_0>             231          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin rd_en_1                             0                     -    ZERO                 

 [1] - Does not contribute coverage as weight is 0

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/fifo_top/DUT/ASSERT/cover_wr_ack        fifo_sva Verilog  SVA  FIFO_assertion.sv(81)
                                                                               471 Covered   
/fifo_top/DUT/ASSERT/cover_overflow      fifo_sva Verilog  SVA  FIFO_assertion.sv(82)
                                                                               206 Covered   
/fifo_top/DUT/ASSERT/cover_underflow     fifo_sva Verilog  SVA  FIFO_assertion.sv(83)
                                                                               385 Covered   
/fifo_top/DUT/ASSERT/cover_empty         fifo_sva Verilog  SVA  FIFO_assertion.sv(84)
                                                                               556 Covered   
/fifo_top/DUT/ASSERT/cover_full          fifo_sva Verilog  SVA  FIFO_assertion.sv(85)
                                                                               245 Covered   
/fifo_top/DUT/ASSERT/cover_almostfull    fifo_sva Verilog  SVA  FIFO_assertion.sv(86)
                                                                                77 Covered   
/fifo_top/DUT/ASSERT/cover_almostempty   fifo_sva Verilog  SVA  FIFO_assertion.sv(87)
                                                                               238 Covered   
/fifo_top/DUT/ASSERT/cover_wr_ptr_wraparound 
                                         fifo_sva Verilog  SVA  FIFO_assertion.sv(88)
                                                                                39 Covered   
/fifo_top/DUT/ASSERT/cover_rd_ptr_wraparound 
                                         fifo_sva Verilog  SVA  FIFO_assertion.sv(89)
                                                                                17 Covered   
/fifo_top/DUT/ASSERT/cover_ptr_threshold fifo_sva Verilog  SVA  FIFO_assertion.sv(90)
                                                                              1418 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 10

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/fifo_top/DUT/ASSERT/#ublk#265645057#6/immed__7
                     FIFO_assertion.sv(7)               0          1
/fifo_top/DUT/ASSERT/#ublk#265645057#15/immed__16
                     FIFO_assertion.sv(16)              0          1
/fifo_top/DUT/ASSERT/assert_wr_ack
                     FIFO_assertion.sv(70)              0          1
/fifo_top/DUT/ASSERT/assert_overflow
                     FIFO_assertion.sv(71)              0          1
/fifo_top/DUT/ASSERT/assert_underflow
                     FIFO_assertion.sv(72)              0          1
/fifo_top/DUT/ASSERT/assert_empty
                     FIFO_assertion.sv(73)              0          1
/fifo_top/DUT/ASSERT/assert_full
                     FIFO_assertion.sv(74)              0          1
/fifo_top/DUT/ASSERT/assert_almostfull
                     FIFO_assertion.sv(75)              0          1
/fifo_top/DUT/ASSERT/assert_almostempty
                     FIFO_assertion.sv(76)              0          1
/fifo_top/DUT/ASSERT/assert_wr_ptr_wraparound
                     FIFO_assertion.sv(77)              0          1
/fifo_top/DUT/ASSERT/assert_rd_ptr_wraparound
                     FIFO_assertion.sv(78)              0          1
/fifo_top/DUT/ASSERT/assert_ptr_threshold
                     FIFO_assertion.sv(79)              0          1
/fifo_read_write_seq_pkg/fifo_read_write_seq/body/#ublk#28464967#17/immed__21
                     FIFO_read_write_seq.sv(21)
                                                        0          1
/fifo_read_seq_pkg/fifo_read_seq/body/#ublk#253944871#17/immed__21
                     FIFO_read_seq.sv(21)               0          1
/fifo_write_seq_pkg/fifo_write_seq/body/#ublk#26928919#17/immed__21
                     FIFO_write_seq.sv(21)              0          1

Total Coverage By Instance (filtered view): 83.77%

