

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_5'
================================================================
* Date:           Thu Jul 18 12:04:20 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        2|  8316006|  20.000 ns|  83.160 ms|    2|  8316006|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180  |AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start  |        2|        2|  20.000 ns|  20.000 ns|    1|     1|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200           |AXIvideo2MultiPixStream_5_Pipeline_loop_width           |        2|     3842|  20.000 ns|  38.420 us|    1|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228    |AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol    |        2|        2|  20.000 ns|  20.000 ns|    1|     1|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_reg_unsigned_short_s_fu_259                                    |reg_unsigned_short_s                                    |        1|        1|  10.000 ns|  10.000 ns|    1|     1|                                            yes|
        |grp_reg_unsigned_short_s_fu_265                                    |reg_unsigned_short_s                                    |        1|        1|  10.000 ns|  10.000 ns|    1|     1|                                            yes|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- loop_height  |        0|  8316000|  10 ~ 3850|          -|          -|  0 ~ 2160|        no|
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     42|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      78|    228|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    152|    -|
|Register         |        -|    -|      82|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     160|    422|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+----+-----+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+----+-----+-----+
    |grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228    |AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol    |        0|   0|   4|   50|    0|
    |grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180  |AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start  |        0|   0|   4|   37|    0|
    |grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200           |AXIvideo2MultiPixStream_5_Pipeline_loop_width           |        0|   0|  42|  137|    0|
    |grp_reg_unsigned_short_s_fu_259                                    |reg_unsigned_short_s                                    |        0|   0|  14|    2|    0|
    |grp_reg_unsigned_short_s_fu_265                                    |reg_unsigned_short_s                                    |        0|   0|  14|    2|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                              |                                                        |        0|   0|  78|  228|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_298_p2            |         +|   0|  0|  12|          12|           1|
    |and_ln3150_fu_308_p2     |       and|   0|  0|   1|           1|           1|
    |cmp10301_i_fu_279_p2     |      icmp|   0|  0|  12|          12|           1|
    |icmp_ln3101_fu_293_p2    |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state1          |        or|   0|  0|   1|           1|           1|
    |select_ln3150_fu_326_p3  |    select|   0|  0|   2|           1|           1|
    |xor_ln3150_fu_284_p2     |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  42|          40|          19|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |HwReg_layerEnableFlag_1_val_c17_blk_n  |   9|          2|    1|          2|
    |HwReg_layerHeight_1_val_c32_blk_n      |   9|          2|    1|          2|
    |HwReg_layerWidth_1_val_c24_blk_n       |   9|          2|    1|          2|
    |ap_NS_fsm                              |  45|         11|    1|         11|
    |ap_done                                |   9|          2|    1|          2|
    |axi_data_2_fu_108                      |   9|          2|   24|         48|
    |axi_last_2_reg_170                     |   9|          2|    1|          2|
    |i_fu_112                               |   9|          2|   12|         24|
    |real_start                             |   9|          2|    1|          2|
    |s_axis_video1_TREADY                   |  17|          4|    1|          4|
    |sof_4_reg_158                          |   9|          2|    1|          2|
    |srcLayer1_write                        |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 152|         35|   46|        103|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln3150_reg_409                                                              |   1|   0|    1|          0|
    |ap_CS_fsm                                                                       |  10|   0|   10|          0|
    |ap_done_reg                                                                     |   1|   0|    1|          0|
    |axi_data_2_fu_108                                                               |  24|   0|   24|          0|
    |axi_last_2_reg_170                                                              |   1|   0|    1|          0|
    |axi_last_4_loc_fu_92                                                            |   1|   0|    1|          0|
    |cmp10301_i_reg_393                                                              |   1|   0|    1|          0|
    |cols_reg_370                                                                    |  12|   0|   12|          0|
    |grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228_ap_start_reg    |   1|   0|    1|          0|
    |grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180_ap_start_reg  |   1|   0|    1|          0|
    |grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200_ap_start_reg           |   1|   0|    1|          0|
    |i_fu_112                                                                        |  12|   0|   12|          0|
    |rows_reg_365                                                                    |  12|   0|   12|          0|
    |select_ln3150_reg_420                                                           |   1|   0|    1|          0|
    |sof_4_reg_158                                                                   |   1|   0|    1|          0|
    |start_once_reg                                                                  |   1|   0|    1|          0|
    |xor_ln3150_reg_398                                                              |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           |  82|   0|   82|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+---------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                                          |   in|    1|  ap_ctrl_hs|        AXIvideo2MultiPixStream.5|  return value|
|ap_rst                                          |   in|    1|  ap_ctrl_hs|        AXIvideo2MultiPixStream.5|  return value|
|ap_start                                        |   in|    1|  ap_ctrl_hs|        AXIvideo2MultiPixStream.5|  return value|
|start_full_n                                    |   in|    1|  ap_ctrl_hs|        AXIvideo2MultiPixStream.5|  return value|
|ap_done                                         |  out|    1|  ap_ctrl_hs|        AXIvideo2MultiPixStream.5|  return value|
|ap_continue                                     |   in|    1|  ap_ctrl_hs|        AXIvideo2MultiPixStream.5|  return value|
|ap_idle                                         |  out|    1|  ap_ctrl_hs|        AXIvideo2MultiPixStream.5|  return value|
|ap_ready                                        |  out|    1|  ap_ctrl_hs|        AXIvideo2MultiPixStream.5|  return value|
|start_out                                       |  out|    1|  ap_ctrl_hs|        AXIvideo2MultiPixStream.5|  return value|
|start_write                                     |  out|    1|  ap_ctrl_hs|        AXIvideo2MultiPixStream.5|  return value|
|s_axis_video1_TDATA                             |   in|   24|        axis|           s_axis_video1_V_data_V|       pointer|
|s_axis_video1_TVALID                            |   in|    1|        axis|           s_axis_video1_V_dest_V|       pointer|
|s_axis_video1_TREADY                            |  out|    1|        axis|           s_axis_video1_V_dest_V|       pointer|
|s_axis_video1_TDEST                             |   in|    1|        axis|           s_axis_video1_V_dest_V|       pointer|
|s_axis_video1_TKEEP                             |   in|    3|        axis|           s_axis_video1_V_keep_V|       pointer|
|s_axis_video1_TSTRB                             |   in|    3|        axis|           s_axis_video1_V_strb_V|       pointer|
|s_axis_video1_TUSER                             |   in|    1|        axis|           s_axis_video1_V_user_V|       pointer|
|s_axis_video1_TLAST                             |   in|    1|        axis|           s_axis_video1_V_last_V|       pointer|
|s_axis_video1_TID                               |   in|    1|        axis|             s_axis_video1_V_id_V|       pointer|
|srcLayer1_din                                   |  out|   24|     ap_fifo|                        srcLayer1|       pointer|
|srcLayer1_num_data_valid                        |   in|    3|     ap_fifo|                        srcLayer1|       pointer|
|srcLayer1_fifo_cap                              |   in|    3|     ap_fifo|                        srcLayer1|       pointer|
|srcLayer1_full_n                                |   in|    1|     ap_fifo|                        srcLayer1|       pointer|
|srcLayer1_write                                 |  out|    1|     ap_fifo|                        srcLayer1|       pointer|
|HwReg_layerHeight_1_val                         |   in|   16|     ap_none|          HwReg_layerHeight_1_val|        scalar|
|HwReg_layerWidth_1_val                          |   in|   16|     ap_none|           HwReg_layerWidth_1_val|        scalar|
|HwReg_layerEnableFlag_1_val                     |   in|    1|     ap_none|      HwReg_layerEnableFlag_1_val|        scalar|
|HwReg_layerEnableFlag_1_val_c17_din             |  out|    1|     ap_fifo|  HwReg_layerEnableFlag_1_val_c17|       pointer|
|HwReg_layerEnableFlag_1_val_c17_num_data_valid  |   in|    3|     ap_fifo|  HwReg_layerEnableFlag_1_val_c17|       pointer|
|HwReg_layerEnableFlag_1_val_c17_fifo_cap        |   in|    3|     ap_fifo|  HwReg_layerEnableFlag_1_val_c17|       pointer|
|HwReg_layerEnableFlag_1_val_c17_full_n          |   in|    1|     ap_fifo|  HwReg_layerEnableFlag_1_val_c17|       pointer|
|HwReg_layerEnableFlag_1_val_c17_write           |  out|    1|     ap_fifo|  HwReg_layerEnableFlag_1_val_c17|       pointer|
|HwReg_layerWidth_1_val_c24_din                  |  out|   16|     ap_fifo|       HwReg_layerWidth_1_val_c24|       pointer|
|HwReg_layerWidth_1_val_c24_num_data_valid       |   in|    3|     ap_fifo|       HwReg_layerWidth_1_val_c24|       pointer|
|HwReg_layerWidth_1_val_c24_fifo_cap             |   in|    3|     ap_fifo|       HwReg_layerWidth_1_val_c24|       pointer|
|HwReg_layerWidth_1_val_c24_full_n               |   in|    1|     ap_fifo|       HwReg_layerWidth_1_val_c24|       pointer|
|HwReg_layerWidth_1_val_c24_write                |  out|    1|     ap_fifo|       HwReg_layerWidth_1_val_c24|       pointer|
|HwReg_layerHeight_1_val_c32_din                 |  out|   16|     ap_fifo|      HwReg_layerHeight_1_val_c32|       pointer|
|HwReg_layerHeight_1_val_c32_num_data_valid      |   in|    3|     ap_fifo|      HwReg_layerHeight_1_val_c32|       pointer|
|HwReg_layerHeight_1_val_c32_fifo_cap            |   in|    3|     ap_fifo|      HwReg_layerHeight_1_val_c32|       pointer|
|HwReg_layerHeight_1_val_c32_full_n              |   in|    1|     ap_fifo|      HwReg_layerHeight_1_val_c32|       pointer|
|HwReg_layerHeight_1_val_c32_write               |  out|    1|     ap_fifo|      HwReg_layerHeight_1_val_c32|       pointer|
+------------------------------------------------+-----+-----+------------+---------------------------------+--------------+

