# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lcd_test.srcs/sources_1/imports/lcd_test/data_combine_module.v" --include "../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
verilog xil_defaultlib  "../../../lcd_test.srcs/sources_1/imports/lcd_test/lcd_control_module.v" --include "../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
verilog xil_defaultlib  "../../../lcd_test.srcs/sources_1/imports/lcd_test/sync_module.v" --include "../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
verilog xil_defaultlib  "../../../lcd_test.ip_user_files/bd/system/ip/system_dist_mem_gen_0_0/sim/system_dist_mem_gen_0_0.v" --include "../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
verilog xil_defaultlib  "../../../lcd_test.ip_user_files/bd/system/hdl/system.v" --include "../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
verilog xil_defaultlib  "../../../lcd_test.ip_user_files/bd/system/ip/system_data_combine_module_0_0/sim/system_data_combine_module_0_0.v" --include "../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
verilog xil_defaultlib  "../../../lcd_test.ip_user_files/bd/system/ip/system_lcd_control_module_0_1/sim/system_lcd_control_module_0_1.v" --include "../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
verilog xil_defaultlib  "../../../lcd_test.ip_user_files/bd/system/ip/system_sync_module_0_0/sim/system_sync_module_0_0.v" --include "../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
verilog xil_defaultlib  "../../../lcd_test.ip_user_files/bd/system/ip/system_num_1_0/sim/system_num_1_0.v" --include "../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
verilog xil_defaultlib  "../../../lcd_test.ip_user_files/bd/system/ip/system_num_1_1/sim/system_num_1_1.v" --include "../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
verilog xil_defaultlib  "../../../lcd_test.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" --include "../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
verilog xil_defaultlib  "../../../lcd_test.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" --include "../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
verilog xil_defaultlib  "../../../lcd_test.srcs/sources_1/bd/system/hdl/system_wrapper.v" --include "../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
verilog xil_defaultlib  "../../../lcd_test.srcs/sim_1/new/lcd_tb.v" --include "../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
