[
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"top_SoC.InstMem.memory",
    "fileName":"./src/main/resource/inst.hex",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memory"
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~top_SoC|DataMem>memory",
    "filename":"./src/main/resource/data.hex",
    "hexOrBinary":"h"
  },
  {
    "class":"firrtl.stage.RunFirrtlTransformAnnotation",
    "transform":"chisel3.util.experimental.LoadMemoryTransform"
  },
  {
    "class":"firrtl.stage.RunFirrtlTransformAnnotation",
    "transform":"firrtl.VerilogEmitter"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  }
]