

================================================================
== Vivado HLS Report for 'MLP'
================================================================
* Date:           Wed Aug 14 15:39:39 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        MLP
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.888|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  317058|  317058|  317058|  317058|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  235600|  235600|      2356|          -|          -|   100|    no    |
        | + Loop 1.1  |    2352|    2352|         3|          -|          -|   784|    no    |
        |- Loop 2     |    3040|    3040|       304|          -|          -|    10|    no    |
        | + Loop 2.1  |     300|     300|         3|          -|          -|   100|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond1)
	9  / (exitcond1)
4 --> 
	5  / (!exitcond3)
	7  / (exitcond3)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	15  / (exitcond2)
	10  / (!exitcond2)
10 --> 
	11  / (!exitcond)
	13  / (exitcond)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
	14  / true
14 --> 
	9  / true
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%image_buf = alloca [784 x i8], align 1"   --->   Operation 16 'alloca' 'image_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%l1_w_buf = alloca [78400 x i8], align 1" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:16]   --->   Operation 17 'alloca' 'l1_w_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%l1_b_buf = alloca [100 x i8], align 1"   --->   Operation 18 'alloca' 'l1_b_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%l1_output_buf = alloca [100 x i5], align 1" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:22]   --->   Operation 19 'alloca' 'l1_output_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%l2_w_buf = alloca [1000 x i8], align 1"   --->   Operation 20 'alloca' 'l2_w_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%l2_b_buf = alloca [10 x i8], align 1"   --->   Operation 21 'alloca' 'l2_b_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%out_buf = alloca [10 x i5], align 1" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:31]   --->   Operation 22 'alloca' 'out_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @read_image_from_ddr(i8* %image_r, [784 x i8]* %image_buf) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:34]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "call fastcc void @read_from_ddr.3(i8* %l1_w, [78400 x i8]* %l1_w_buf) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:35]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "call fastcc void @read_from_ddr.2(i8* %l1_b, [100 x i8]* %l1_b_buf) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:36]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "call fastcc void @read_from_ddr.1(i8* %l2_w, [1000 x i8]* %l2_w_buf) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:37]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @read_from_ddr(i8* %l2_b, [10 x i8]* %l2_b_buf) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:38]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %image_r) nounwind, !map !32"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %l1_w) nounwind, !map !36"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %l1_b) nounwind, !map !40"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %l2_w) nounwind, !map !44"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %l2_b) nounwind, !map !48"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_r) nounwind, !map !52"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @MLP_str) nounwind"   --->   Operation 34 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %image_r, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:12]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %l1_b, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:12]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %l1_w, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:12]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %l2_b, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:12]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %l2_w, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:12]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_r, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:12]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str1) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:12]   --->   Operation 41 'speclatency' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @read_image_from_ddr(i8* %image_r, [784 x i8]* %image_buf) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:34]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @read_from_ddr.3(i8* %l1_w, [78400 x i8]* %l1_w_buf) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:35]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @read_from_ddr.2(i8* %l1_b, [100 x i8]* %l1_b_buf) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:36]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @read_from_ddr.1(i8* %l2_w, [1000 x i8]* %l2_w_buf) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:37]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/2] (0.00ns)   --->   "call fastcc void @read_from_ddr(i8* %l2_b, [10 x i8]* %l2_b_buf) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:38]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 47 [1/1] (1.76ns)   --->   "br label %1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:53->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%i_i = phi i7 [ 0, %0 ], [ %i, %3 ]"   --->   Operation 48 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%phi_mul = phi i17 [ 0, %0 ], [ %next_mul, %3 ]"   --->   Operation 49 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.10ns)   --->   "%next_mul = add i17 %phi_mul, 784"   --->   Operation 50 'add' 'next_mul' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%i_i_cast1 = zext i7 %i_i to i32" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:53->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 51 'zext' 'i_i_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.48ns)   --->   "%exitcond1 = icmp eq i7 %i_i, -28" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:53->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 53 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.87ns)   --->   "%i = add i7 %i_i, 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:53->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 54 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %fullyConnected.1.exit.preheader, label %.preheader.i.preheader" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:53->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.76ns)   --->   "br label %.preheader.i" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:56->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 56 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 57 [1/1] (1.76ns)   --->   "br label %fullyConnected.1.exit"   --->   Operation 57 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.36>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sum_i = phi i26 [ %sum_1, %2 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 58 'phi' 'sum_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%j_i = phi i10 [ %j, %2 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 59 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%j_i_cast = zext i10 %j_i to i17" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:56->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 60 'zext' 'j_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%j_i_cast1 = zext i10 %j_i to i32" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:56->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 61 'zext' 'j_i_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784) nounwind"   --->   Operation 62 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.77ns)   --->   "%exitcond3 = icmp eq i10 %j_i, -240" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:56->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 63 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.73ns)   --->   "%j = add i10 %j_i, 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:56->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 64 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %3, label %2" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:56->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%image_buf_addr = getelementptr [784 x i8]* %image_buf, i32 0, i32 %j_i_cast1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:58->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 66 'getelementptr' 'image_buf_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%image_buf_load = load i8* %image_buf_addr, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:58->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 67 'load' 'image_buf_load' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_4 : Operation 68 [1/1] (2.10ns)   --->   "%sum4_i = add i17 %phi_mul, %j_i_cast" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 68 'add' 'sum4_i' <Predicate = (!exitcond3)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sum4_i_cast = zext i17 %sum4_i to i32" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 69 'zext' 'sum4_i_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%l1_w_buf_addr = getelementptr [78400 x i8]* %l1_w_buf, i32 0, i32 %sum4_i_cast" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 70 'getelementptr' 'l1_w_buf_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%l1_w_buf_load = load i8* %l1_w_buf_addr, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 71 'load' 'l1_w_buf_load' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%l1_b_buf_addr = getelementptr [100 x i8]* %l1_b_buf, i32 0, i32 %i_i_cast1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:63->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 72 'getelementptr' 'l1_b_buf_addr' <Predicate = (exitcond3)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (2.30ns)   --->   "%l1_b_buf_load = load i8* %l1_b_buf_addr, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:63->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 73 'load' 'l1_b_buf_load' <Predicate = (exitcond3)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 74 [1/2] (3.25ns)   --->   "%image_buf_load = load i8* %image_buf_addr, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:58->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 74 'load' 'image_buf_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_5 : Operation 75 [1/2] (3.25ns)   --->   "%l1_w_buf_load = load i8* %l1_w_buf_addr, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 75 'load' 'l1_w_buf_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_5_i_cast = zext i8 %image_buf_load to i16" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:58->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 76 'zext' 'tmp_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_6_i_cast = sext i8 %l1_w_buf_load to i16" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:60->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 77 'sext' 'tmp_6_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (3.36ns) (grouped into DSP with root node sum_1)   --->   "%tmp_7_i = mul i16 %tmp_6_i_cast, %tmp_5_i_cast" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:60->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 78 'mul' 'tmp_7_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into DSP with root node sum_1)   --->   "%tmp_7_i_cast = sext i16 %tmp_7_i to i26" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:60->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 79 'sext' 'tmp_7_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (3.02ns) (root node of the DSP)   --->   "%sum_1 = add i26 %tmp_7_i_cast, %sum_i" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:60->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 80 'add' 'sum_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %.preheader.i" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:56->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.67>
ST_7 : Operation 82 [1/2] (2.30ns)   --->   "%l1_b_buf_load = load i8* %l1_b_buf_addr, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:63->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 82 'load' 'l1_b_buf_load' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_i_cast = sext i8 %l1_b_buf_load to i26" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:63->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 83 'sext' 'tmp_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = sext i8 %l1_b_buf_load to i25" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:63->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 84 'sext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i26 %sum_i to i25" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:60->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 85 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (2.37ns)   --->   "%sum = add i26 %tmp_i_cast, %sum_i" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:63->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 86 'add' 'sum' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (2.34ns)   --->   "%sum_cast = add i25 %tmp_1, %tmp" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:63->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 87 'add' 'sum_cast' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %sum, i32 25)" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:65->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 88 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 6.70>
ST_8 : Operation 89 [1/1] (0.73ns)   --->   "%p_i = select i1 %tmp_2, i25 0, i25 %sum_cast" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:65->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 89 'select' 'p_i' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (2.45ns)   --->   "%tmp_8_i = icmp ugt i25 %p_i, 16" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:69->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 90 'icmp' 'tmp_8_i' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i25 %p_i to i5" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:73->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 91 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (1.21ns)   --->   "%tmp_4_i = select i1 %tmp_8_i, i5 -16, i5 %tmp_3" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:73->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 92 'select' 'tmp_4_i' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%l1_output_buf_addr = getelementptr [100 x i5]* %l1_output_buf, i32 0, i32 %i_i_cast1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:73->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 93 'getelementptr' 'l1_output_buf_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (2.30ns)   --->   "store i5 %tmp_4_i, i5* %l1_output_buf_addr, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:73->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 94 'store' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br label %1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:53->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 1.76>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%i_i1 = phi i4 [ %i_2, %5 ], [ 0, %fullyConnected.1.exit.preheader ]"   --->   Operation 96 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i10 [ %next_mul2, %5 ], [ 0, %fullyConnected.1.exit.preheader ]"   --->   Operation 97 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (1.73ns)   --->   "%next_mul2 = add i10 %phi_mul1, 100"   --->   Operation 98 'add' 'next_mul2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%i_i1_cast1 = zext i4 %i_i1 to i32" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:53->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 99 'zext' 'i_i1_cast1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 100 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %i_i1, -6" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:53->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 101 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i_i1, 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:53->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 102 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %fullyConnected.exit, label %.preheader.i8.preheader" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:53->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (1.76ns)   --->   "br label %.preheader.i8" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:56->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 104 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_9 : Operation 105 [2/2] (0.00ns)   --->   "call fastcc void @output_results(i8* %out_r, [10 x i5]* %out_buf) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:58]   --->   Operation 105 'call' <Predicate = (exitcond2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 4.98>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%sum_i5 = phi i20 [ %sum_3, %4 ], [ 0, %.preheader.i8.preheader ]"   --->   Operation 106 'phi' 'sum_i5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%j_i6 = phi i7 [ %j_1, %4 ], [ 0, %.preheader.i8.preheader ]"   --->   Operation 107 'phi' 'j_i6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%j_i6_cast = zext i7 %j_i6 to i10" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:56->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 108 'zext' 'j_i6_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%j_i6_cast1 = zext i7 %j_i6 to i32" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:56->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 109 'zext' 'j_i6_cast1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 110 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %j_i6, -28" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:56->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 111 'icmp' 'exitcond' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (1.87ns)   --->   "%j_1 = add i7 %j_i6, 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:56->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 112 'add' 'j_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:56->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%l1_output_buf_addr_1 = getelementptr [100 x i5]* %l1_output_buf, i32 0, i32 %j_i6_cast1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:58->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 114 'getelementptr' 'l1_output_buf_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 115 [2/2] (2.30ns)   --->   "%l1_output_buf_load = load i5* %l1_output_buf_addr_1, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:58->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 115 'load' 'l1_output_buf_load' <Predicate = (!exitcond)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_10 : Operation 116 [1/1] (1.73ns)   --->   "%sum4_i1 = add i10 %phi_mul1, %j_i6_cast" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 116 'add' 'sum4_i1' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%sum4_i11_cast = zext i10 %sum4_i1 to i32" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 117 'zext' 'sum4_i11_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%l2_w_buf_addr = getelementptr [1000 x i8]* %l2_w_buf, i32 0, i32 %sum4_i11_cast" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 118 'getelementptr' 'l2_w_buf_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 119 [2/2] (3.25ns)   --->   "%l2_w_buf_load = load i8* %l2_w_buf_addr, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 119 'load' 'l2_w_buf_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%l2_b_buf_addr = getelementptr [10 x i8]* %l2_b_buf, i32 0, i32 %i_i1_cast1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:63->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 120 'getelementptr' 'l2_b_buf_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_10 : Operation 121 [2/2] (2.32ns)   --->   "%l2_b_buf_load = load i8* %l2_b_buf_addr, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:63->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 121 'load' 'l2_b_buf_load' <Predicate = (exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>

State 11 <SV = 5> <Delay = 3.25>
ST_11 : Operation 122 [1/2] (2.30ns)   --->   "%l1_output_buf_load = load i5* %l1_output_buf_addr_1, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:58->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 122 'load' 'l1_output_buf_load' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_11 : Operation 123 [1/2] (3.25ns)   --->   "%l2_w_buf_load = load i8* %l2_w_buf_addr, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 123 'load' 'l2_w_buf_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>

State 12 <SV = 6> <Delay = 6.38>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_5_i14_cast_cast = zext i5 %l1_output_buf_load to i13" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:60->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 124 'zext' 'tmp_5_i14_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_6_i15_cast_cast = sext i8 %l2_w_buf_load to i13" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:60->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 125 'sext' 'tmp_6_i15_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (3.36ns) (grouped into DSP with root node sum_3)   --->   "%tmp_7_i1 = mul i13 %tmp_6_i15_cast_cast, %tmp_5_i14_cast_cast" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:60->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 126 'mul' 'tmp_7_i1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into DSP with root node sum_3)   --->   "%tmp_7_i16_cast_cast = sext i13 %tmp_7_i1 to i20" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:60->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 127 'sext' 'tmp_7_i16_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (3.02ns) (root node of the DSP)   --->   "%sum_3 = add i20 %tmp_7_i16_cast_cast, %sum_i5" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:60->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 128 'add' 'sum_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader.i8" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:56->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 4.51>
ST_13 : Operation 130 [1/2] (2.32ns)   --->   "%l2_b_buf_load = load i8* %l2_b_buf_addr, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:63->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 130 'load' 'l2_b_buf_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_i21_cast_cast = sext i8 %l2_b_buf_load to i20" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:63->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 131 'sext' 'tmp_i21_cast_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (2.19ns)   --->   "%sum_2 = add i20 %sum_i5, %tmp_i21_cast_cast" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:63->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 132 'add' 'sum_2' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %sum_2, i32 19)" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:65->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 133 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 14 <SV = 6> <Delay = 6.68>
ST_14 : Operation 134 [1/1] (0.70ns)   --->   "%p_i1 = select i1 %tmp_4, i20 0, i20 %sum_2" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:65->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 134 'select' 'p_i1' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (2.44ns)   --->   "%tmp_8_i1 = icmp ugt i20 %p_i1, 16" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:69->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 135 'icmp' 'tmp_8_i1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i20 %p_i1 to i5" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:73->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 136 'trunc' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (1.21ns)   --->   "%tmp_10_i = select i1 %tmp_8_i1, i5 -16, i5 %tmp_5" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:73->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 137 'select' 'tmp_10_i' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%out_buf_addr = getelementptr [10 x i5]* %out_buf, i32 0, i32 %i_i1_cast1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:73->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 138 'getelementptr' 'out_buf_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (2.32ns)   --->   "store i5 %tmp_10_i, i5* %out_buf_addr, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:73->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 139 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "br label %fullyConnected.1.exit" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:53->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 4> <Delay = 0.00>
ST_15 : Operation 141 [1/2] (0.00ns)   --->   "call fastcc void @output_results(i8* %out_r, [10 x i5]* %out_buf) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:58]   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "ret void" [/home/steve/Graduate_Research/MLP/src/mlp.cpp:59]   --->   Operation 142 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:53->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45) [35]  (1.77 ns)

 <State 3>: 2.11ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [36]  (0 ns)
	'add' operation ('next_mul') [37]  (2.11 ns)

 <State 4>: 5.36ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:56->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45) [47]  (0 ns)
	'add' operation ('sum4_i', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45) [57]  (2.11 ns)
	'getelementptr' operation ('l1_w_buf_addr', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45) [59]  (0 ns)
	'load' operation ('l1_w_buf_load', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45) on array 'l1_w_buf', /home/steve/Graduate_Research/MLP/src/mlp.cpp:16 [60]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('image_buf_load', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:58->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45) on array 'image_buf' [56]  (3.25 ns)

 <State 6>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[65] ('tmp_7_i', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:60->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45) [63]  (3.36 ns)
	'add' operation of DSP[65] ('sum', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:60->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45) [65]  (3.02 ns)

 <State 7>: 4.68ns
The critical path consists of the following:
	'load' operation ('l1_b_buf_load', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:63->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45) on array 'l1_b_buf' [69]  (2.3 ns)
	'add' operation ('sum', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:63->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45) [73]  (2.37 ns)

 <State 8>: 6.7ns
The critical path consists of the following:
	'select' operation ('p_i', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:65->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45) [76]  (0.73 ns)
	'icmp' operation ('tmp_8_i', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:69->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45) [77]  (2.45 ns)
	'select' operation ('tmp_4_i', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:73->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45) [79]  (1.22 ns)
	'store' operation (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:73->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45) of variable 'tmp_4_i', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:73->/home/steve/Graduate_Research/MLP/src/mlp.cpp:45 on array 'l1_output_buf', /home/steve/Graduate_Research/MLP/src/mlp.cpp:22 [81]  (2.3 ns)

 <State 9>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum') with incoming values : ('sum', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:60->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46) [97]  (1.77 ns)

 <State 10>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:56->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46) [98]  (0 ns)
	'add' operation ('sum4_i1', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46) [108]  (1.73 ns)
	'getelementptr' operation ('l2_w_buf_addr', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46) [110]  (0 ns)
	'load' operation ('l2_w_buf_load', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46) on array 'l2_w_buf' [111]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('l2_w_buf_load', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:59->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46) on array 'l2_w_buf' [111]  (3.25 ns)

 <State 12>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[116] ('tmp_7_i1', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:60->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46) [114]  (3.36 ns)
	'add' operation of DSP[116] ('sum', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:60->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46) [116]  (3.02 ns)

 <State 13>: 4.52ns
The critical path consists of the following:
	'load' operation ('l2_b_buf_load', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:63->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46) on array 'l2_b_buf' [120]  (2.32 ns)
	'add' operation ('sum', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:63->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46) [122]  (2.2 ns)

 <State 14>: 6.68ns
The critical path consists of the following:
	'select' operation ('p_i1', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:65->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46) [124]  (0.708 ns)
	'icmp' operation ('tmp_8_i1', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:69->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46) [125]  (2.44 ns)
	'select' operation ('tmp_10_i', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:73->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46) [127]  (1.22 ns)
	'store' operation (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:73->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46) of variable 'tmp_10_i', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:73->/home/steve/Graduate_Research/MLP/src/mlp.cpp:46 on array 'out_buf', /home/steve/Graduate_Research/MLP/src/mlp.cpp:31 [129]  (2.32 ns)

 <State 15>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
