// Seed: 431051161
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  output wire id_1;
  wire id_5;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout tri id_5;
  input wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  logic id_11;
  ;
  assign {{1'b0}, id_2, -1'b0} = -1 & "";
  assign id_5 = 1;
  module_0 modCall_1 (
      id_9,
      id_2,
      id_5,
      id_2
  );
  assign id_2[1] = id_5;
endmodule
