module tb;

  reg clk, reset;
  wire [2:0] q;
  async_down_counter_3bit DUT (.clk(clk),.reset(reset),.q(q));
  initial begin
      clk=0;
      forever #5 clk= ~clk;
  end
  initial begin 
       $monitor("t=%0t:clk=%b,reset=%b,q=%b",$time,clk,reset,q);    
       reset=1'b0;
       #10 reset=1'b1;
       #100 $finish;
  end
endmodule
