
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.1 (64-bit)
  **** SW Build 3557992 on Fri Jun  3 09:56:20 MDT 2022
  **** IP Build 3556342 on Fri Jun  3 19:31:36 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
Sourcing Tcl script '/home/danieleb/.Xilinx/HLS_init.tcl'
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'danieleb' on host 'Prec5820Tow' (Linux_x86_64 version 4.15.0-193-generic) on Mon Sep 26 11:29:23 CEST 2022
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic'
Sourcing Tcl script './run_atan2_script.tcl'
INFO: [HLS 200-1510] Running: source ./run_atan2_script.tcl


************************************************************************
* 7) ABOUT ATAN2()
************************************************************************


INFO: [HLS 200-1510] Running: open_project hls_atan2_prj 
INFO: [HLS 200-10] Creating and opening project '/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj'.
INFO: [HLS 200-1510] Running: set_top top_atan2 
INFO: [HLS 200-1510] Running: add_files cordic_atan2.cpp -cflags -DDB_DOUBLE_PRECISION 
INFO: [HLS 200-10] Adding design file 'cordic_atan2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb cordic_test.cpp -cflags -DDB_DOUBLE_PRECISION 
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_data 
INFO: [HLS 200-10] Adding test bench file 'test_data' to the project
INFO: [HLS 200-1510] Running: open_solution solution1_double -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-i 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl vhdl 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic_atan2.cpp in debug mode
   Generating csim.exe
../../../../cordic_test.cpp: In function ‘int main()’:
../../../../cordic_test.cpp:46:67: warning: ISO C++ forbids converting a string constant to ‘char*’ [-Wwrite-strings]
  read_file<N, 2, coord_t>("./test_data/input_data.txt", input_data);
                                                                   ^
../../../../cordic_test.cpp:47:69: warning: ISO C++ forbids converting a string constant to ‘char*’ [-Wwrite-strings]
  read_file<N, 1, phase_t>("./test_data/ref_results.txt", ref_results);
                                                                     ^
total    error = 0.000034
relative error = 0.000000
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.82 seconds. CPU system time: 0.48 seconds. Elapsed time: 1.39 seconds; current allocated memory: -1033.656 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 458.848 MB.
INFO: [HLS 200-10] Analyzing design file 'cordic_atan2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.55 seconds. CPU system time: 0.47 seconds. Elapsed time: 1.13 seconds; current allocated memory: 460.398 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.33.48.57.66.75.84.93.102.111.120.129)' into 'fp_struct<double>::to_double() const (.45.54.63.72.81.90.99.108.117.126)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.45.54.63.72.81.90.99.108.117.126)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_nan<double>(char const*)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_abs<double>(double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_abs.h:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double cordic_::atan2_generic<double>(double, double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'double cordic_::atan2_generic<double>(double, double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double cordic_::atan2_cordic_Q1<double>(double, double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:740:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.33.48.57.66.75.84.93.102.111.120.129)' into 'double cordic_::atan2_cordic_Q1<double>(double, double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:740:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(unsigned long)' into 'double cordic_::atan2_cordic_Q1<double>(double, double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:740:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double cordic_::atan2_cordic_Q1<double>(double, double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:740:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double cordic_::atan2_cordic<double>(double, double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double cordic_::atan2_cordic<double>(double, double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'double generic_nan<double>(char const*)' into 'double cordic_::atan2_cordic<double>(double, double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'double cordic_::atan2_cordic<double>(double, double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(unsigned long)' into 'double cordic_::atan2_cordic<double>(double, double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double cordic_::atan2_cordic<double>(double, double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'double generic_abs<double>(double)' into 'double cordic_::atan2_cordic<double>(double, double)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'atan2' into 'top_atan2(double, double, double*)' (cordic_atan2.cpp:124:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.16 seconds. CPU system time: 0.75 seconds. Elapsed time: 7.35 seconds; current allocated memory: 463.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.58 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.86 seconds; current allocated memory: 619.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'cordic_::atan2_cordic<double>' () automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'cordic_::atan2_cordic<double>' () automatically.
WARNING: [SYNCHK 200-23] /wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1052: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.27 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.45 seconds; current allocated memory: 810.258 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'cordic_::atan2_generic<double>' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'cordic_::atan2_cordic<double>' () automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'cordic_::atan2_cordic<double>' () automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_::atan2_generic<double>'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.38 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.51 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_atan2' ...
WARNING: [SYN 201-103] Legalizing function name 'atan2_generic<double>_Pipeline_1' to 'atan2_generic_double_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_generic<double>' to 'atan2_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_cordic<double>' to 'atan2_cordic_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_generic_double_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
WARNING: [HLS 200-871] Estimated clock period (3.61709ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.5ns, effective delay budget: 2.5ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'atan2_generic_double_Pipeline_1' consists of the following:	'load' operation ('k') on local variable 'sh' [18]  (0 ns)
	'ashr' operation ('r.V') [38]  (1.52 ns)
	'sub' operation ('sub_ln130_1') [41]  (1.28 ns)
	'select' operation ('y.V') [43]  (0.394 ns)
	'store' operation ('y_V_write_ln167') of variable 'y.V' on local variable 'y.V' [60]  (0.427 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.811ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.5ns, effective delay budget: 2.5ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'atan2_generic_double_s' consists of the following:	wire read operation ('x_in') on port 'x_in' [4]  (0 ns)
	'ddiv' operation ('div_i') [93]  (2.81 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_cordic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.811ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.5ns, effective delay budget: 2.5ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'atan2_cordic_double_s' consists of the following:	'call' operation ('tmp_3') to 'atan2_generic<double>' [71]  (2.81 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_generic_double_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atan2_generic_double_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_generic_double_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_cordic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_cordic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_atan2/y0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_atan2/x0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_atan2/zn' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_atan2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_atan2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.117 GB.
INFO: [RTMG 210-279] Implementing memory 'top_atan2_atan2_generic_double_Pipeline_1_cordic_ctab_table_128_V_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.48 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.122 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_atan2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_atan2.
INFO: [HLS 200-789] **** Estimated Fmax: 276.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.16 seconds. CPU system time: 2.15 seconds. Elapsed time: 17.99 seconds; current allocated memory: 689.969 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling cordic_atan2.cpp_pre.cpp.tb.cpp
   Compiling cordic_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_atan2.cpp
   Compiling apatb_top_atan2_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
total    error = 0.000034
relative error = 0.000000
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2022.1.1 (64-bit)
  **** SW Build 3557992 on Fri Jun  3 09:56:20 MDT 2022
  **** IP Build 3556342 on Fri Jun  3 19:31:36 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/danieleb/.Xilinx/Vivado/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'top_atan2_dcmp_64ns_64ns_1_3_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_atan2_dcmp_64ns_64ns_1_3_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_atan2_dcmp_64ns_64ns_1_3_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'top_atan2_ddiv_64ns_64ns_64_59_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_atan2_ddiv_64ns_64ns_64_59_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_atan2_ddiv_64ns_64ns_64_59_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Mon Sep 26 11:30:00 2022...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.1.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_top_atan2_top glbl -Oenable_linking_all_libraries -prj top_atan2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_14 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s top_atan2 
Multi-threading is on. Using 26 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double/sim/verilog/ip/xil_defaultlib/top_atan2_dcmp_64ns_64ns_1_3_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_dcmp_64ns_64ns_1_3_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double/sim/verilog/ip/xil_defaultlib/top_atan2_ddiv_64ns_64ns_64_59_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_ddiv_64ns_64ns_64_59_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double/sim/verilog/ip/xil_defaultlib/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double/sim/verilog/top_atan2.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_atan2_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double/sim/verilog/top_atan2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double/sim/verilog/top_atan2_atan2_cordic_double_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_atan2_cordic_double_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double/sim/verilog/top_atan2_atan2_generic_double_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_atan2_generic_double_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double/sim/verilog/top_atan2_atan2_generic_double_Pipeline_1_cordic_ctab_table_128_V_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_atan2_generic_double_Pipeline_1_cordic_ctab_table_128_V_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double/sim/verilog/top_atan2_atan2_generic_double_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_atan2_generic_double_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double/sim/verilog/top_atan2_dcmp_64ns_64ns_1_3_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_dcmp_64ns_64ns_1_3_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double/sim/verilog/top_atan2_ddiv_64ns_64ns_64_59_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_ddiv_64ns_64ns_64_59_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double/sim/verilog/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_dsub_64ns_64ns_64_13_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double/sim/verilog/top_atan2_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_atan2_atan2_generic_double_P...
Compiling module xil_defaultlib.top_atan2_flow_control_loop_pipe...
Compiling module xil_defaultlib.top_atan2_atan2_generic_double_P...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=52)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=54,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=55,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=53)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=53,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=52,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=53,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=52,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="zynqup...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.top_atan2_ddiv_64ns_64ns_64_59_n...
Compiling module xil_defaultlib.top_atan2_ddiv_64ns_64ns_64_59_n...
Compiling module xil_defaultlib.top_atan2_atan2_generic_double_s
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_14.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.addsub_dsp [\addsub_dsp(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_14.addsub [\addsub(c_xdevicefamily="zynqupl...]
Compiling architecture rtl of entity floating_point_v7_1_14.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=19)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=29)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=7,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=7,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.top_atan2_dsub_64ns_64ns_64_13_f...
Compiling module xil_defaultlib.top_atan2_dsub_64ns_64ns_64_13_f...
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="zynqupl...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.top_atan2_dcmp_64ns_64ns_1_3_no_...
Compiling module xil_defaultlib.top_atan2_dcmp_64ns_64ns_1_3_no_...
Compiling module xil_defaultlib.top_atan2_atan2_cordic_double_s
Compiling module xil_defaultlib.top_atan2
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_atan2_top
Compiling module work.glbl
Built simulation snapshot top_atan2

****** xsim v2022.1.1 (64-bit)
  **** SW Build 3557992 on Fri Jun  3 09:56:20 MDT 2022
  **** IP Build 3556342 on Fri Jun  3 19:31:36 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/top_atan2/xsim_script.tcl
# xsim {top_atan2} -autoloadwcfg -tclbatch {top_atan2.tcl}
Time resolution is 1 ps
source top_atan2.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1000 [0.00%] @ "107000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 598500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 640500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1000 [100.00%] @ "662000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1150500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1192500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 1000 [100.00%] @ "1214000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1702500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 1000 [100.00%] @ "1724000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2212500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 4 / 1000 [100.00%] @ "2234000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2722500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 5 / 1000 [100.00%] @ "2744000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3232500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 6 / 1000 [100.00%] @ "3254000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3742500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3784500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 7 / 1000 [100.00%] @ "3806000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4294500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4336500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 8 / 1000 [100.00%] @ "4358000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4846500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4888500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 9 / 1000 [100.00%] @ "4910000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5398500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5440500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 10 / 1000 [100.00%] @ "5462000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5950500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 11 / 1000 [100.00%] @ "5972000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6460500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 12 / 1000 [100.00%] @ "6482000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6970500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7012500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 13 / 1000 [100.00%] @ "7034000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7522500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7564500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 14 / 1000 [100.00%] @ "7586000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8074500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8116500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 15 / 1000 [100.00%] @ "8138000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8626500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8668500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 16 / 1000 [100.00%] @ "8690000"
// RTL Simulation : 17 / 1000 [100.00%] @ "8702000"
// RTL Simulation : 18 / 1000 [100.00%] @ "8714000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9202500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 19 / 1000 [100.00%] @ "9224000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9712500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 20 / 1000 [100.00%] @ "9734000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10222500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 21 / 1000 [100.00%] @ "10244000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10732500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10774500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 22 / 1000 [100.00%] @ "10796000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11284500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11326500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 23 / 1000 [100.00%] @ "11348000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11836500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11878500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 24 / 1000 [100.00%] @ "11900000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12388500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12430500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 25 / 1000 [100.00%] @ "12452000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12940500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12982500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 26 / 1000 [100.00%] @ "13004000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13492500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13534500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 27 / 1000 [100.00%] @ "13556000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14044500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 28 / 1000 [100.00%] @ "14066000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14554500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 29 / 1000 [100.00%] @ "14576000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15064500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 30 / 1000 [100.00%] @ "15086000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15574500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 31 / 1000 [100.00%] @ "15596000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16084500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 32 / 1000 [100.00%] @ "16106000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16594500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 33 / 1000 [100.00%] @ "16616000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16642500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 34 / 1000 [100.00%] @ "16664000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16690500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 35 / 1000 [100.00%] @ "16712000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17200500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 36 / 1000 [100.00%] @ "17222000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17710500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 37 / 1000 [100.00%] @ "17732000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18220500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 38 / 1000 [100.00%] @ "18242000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18730500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 39 / 1000 [100.00%] @ "18752000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18778500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 40 / 1000 [100.00%] @ "18800000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19288500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 41 / 1000 [100.00%] @ "19310000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19798500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 42 / 1000 [100.00%] @ "19820000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20308500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 43 / 1000 [100.00%] @ "20330000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20818500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20860500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 44 / 1000 [100.00%] @ "20882000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21370500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21412500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 45 / 1000 [100.00%] @ "21434000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21922500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21964500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 46 / 1000 [100.00%] @ "21986000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22474500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 47 / 1000 [100.00%] @ "22496000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22984500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 48 / 1000 [100.00%] @ "23006000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23494500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23536500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 49 / 1000 [100.00%] @ "23558000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24046500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24088500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 50 / 1000 [100.00%] @ "24110000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24598500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 51 / 1000 [100.00%] @ "24620000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25108500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 52 / 1000 [100.00%] @ "25130000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25618500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 53 / 1000 [100.00%] @ "25640000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26128500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 54 / 1000 [100.00%] @ "26150000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26638500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26680500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 55 / 1000 [100.00%] @ "26702000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27190500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27232500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 56 / 1000 [100.00%] @ "27254000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27742500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 57 / 1000 [100.00%] @ "27764000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28252500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 58 / 1000 [100.00%] @ "28274000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28762500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 59 / 1000 [100.00%] @ "28784000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29272500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29314500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 60 / 1000 [100.00%] @ "29336000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29824500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29866500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 61 / 1000 [100.00%] @ "29888000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30376500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30418500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 62 / 1000 [100.00%] @ "30440000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30928500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30970500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 63 / 1000 [100.00%] @ "30992000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31480500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31522500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 64 / 1000 [100.00%] @ "31544000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32032500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32074500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 65 / 1000 [100.00%] @ "32096000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32584500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 66 / 1000 [100.00%] @ "32606000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33094500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 67 / 1000 [100.00%] @ "33116000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33604500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 68 / 1000 [100.00%] @ "33626000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33652500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 69 / 1000 [100.00%] @ "33674000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34162500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 70 / 1000 [100.00%] @ "34184000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34672500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 71 / 1000 [100.00%] @ "34694000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35182500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 72 / 1000 [100.00%] @ "35204000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35692500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 73 / 1000 [100.00%] @ "35714000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35740500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 74 / 1000 [100.00%] @ "35762000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36250500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 75 / 1000 [100.00%] @ "36272000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36760500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 76 / 1000 [100.00%] @ "36782000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37270500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 77 / 1000 [100.00%] @ "37292000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37780500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37822500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 78 / 1000 [100.00%] @ "37844000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38332500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38374500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 79 / 1000 [100.00%] @ "38396000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38884500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38926500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 80 / 1000 [100.00%] @ "38948000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39436500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39478500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 81 / 1000 [100.00%] @ "39500000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39988500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40030500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 82 / 1000 [100.00%] @ "40052000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40540500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40582500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 83 / 1000 [100.00%] @ "40604000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41092500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41134500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 84 / 1000 [100.00%] @ "41156000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41644500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41686500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 85 / 1000 [100.00%] @ "41708000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42196500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42238500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 86 / 1000 [100.00%] @ "42260000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42748500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42790500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 87 / 1000 [100.00%] @ "42812000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43300500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43342500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 88 / 1000 [100.00%] @ "43364000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43852500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 89 / 1000 [100.00%] @ "43874000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44362500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 90 / 1000 [100.00%] @ "44384000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44872500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 91 / 1000 [100.00%] @ "44894000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45382500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 92 / 1000 [100.00%] @ "45404000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45892500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 93 / 1000 [100.00%] @ "45914000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46402500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46444500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 94 / 1000 [100.00%] @ "46466000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46954500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46996500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 95 / 1000 [100.00%] @ "47018000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47506500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47548500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 96 / 1000 [100.00%] @ "47570000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48058500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 97 / 1000 [100.00%] @ "48080000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48568500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 98 / 1000 [100.00%] @ "48590000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49078500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 99 / 1000 [100.00%] @ "49100000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49588500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 100 / 1000 [100.00%] @ "49610000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50098500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 101 / 1000 [100.00%] @ "50120000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50608500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 102 / 1000 [100.00%] @ "50630000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51118500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 103 / 1000 [100.00%] @ "51140000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51628500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 104 / 1000 [100.00%] @ "51650000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52138500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52180500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 105 / 1000 [100.00%] @ "52202000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52690500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52732500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 106 / 1000 [100.00%] @ "52754000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53242500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53284500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 107 / 1000 [100.00%] @ "53306000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53794500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53836500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 108 / 1000 [100.00%] @ "53858000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54346500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 109 / 1000 [100.00%] @ "54368000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54856500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 110 / 1000 [100.00%] @ "54878000"
// RTL Simulation : 111 / 1000 [100.00%] @ "54890000"
// RTL Simulation : 112 / 1000 [100.00%] @ "54902000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55390500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 113 / 1000 [100.00%] @ "55412000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55900500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 114 / 1000 [100.00%] @ "55922000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56410500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56452500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 115 / 1000 [100.00%] @ "56474000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56962500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57004500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 116 / 1000 [100.00%] @ "57026000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57514500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57556500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 117 / 1000 [100.00%] @ "57578000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58066500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58108500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 118 / 1000 [100.00%] @ "58130000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58618500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58660500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 119 / 1000 [100.00%] @ "58682000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59170500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59212500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 120 / 1000 [100.00%] @ "59234000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59722500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59764500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 121 / 1000 [100.00%] @ "59786000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60274500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60316500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 122 / 1000 [100.00%] @ "60338000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60826500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60868500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 123 / 1000 [100.00%] @ "60890000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61378500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61420500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 124 / 1000 [100.00%] @ "61442000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61930500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 125 / 1000 [100.00%] @ "61952000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62440500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 126 / 1000 [100.00%] @ "62462000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62950500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62992500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 127 / 1000 [100.00%] @ "63014000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63502500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63544500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 128 / 1000 [100.00%] @ "63566000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64054500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64096500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 129 / 1000 [100.00%] @ "64118000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64606500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64648500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 130 / 1000 [100.00%] @ "64670000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65158500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 131 / 1000 [100.00%] @ "65180000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65668500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 132 / 1000 [100.00%] @ "65690000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66178500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 133 / 1000 [100.00%] @ "66200000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66688500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 134 / 1000 [100.00%] @ "66710000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67198500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 135 / 1000 [100.00%] @ "67220000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67708500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 136 / 1000 [100.00%] @ "67730000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68218500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68260500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 137 / 1000 [100.00%] @ "68282000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68770500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68812500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 138 / 1000 [100.00%] @ "68834000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69322500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69364500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 139 / 1000 [100.00%] @ "69386000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69874500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69916500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 140 / 1000 [100.00%] @ "69938000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70426500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70468500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 141 / 1000 [100.00%] @ "70490000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70978500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 142 / 1000 [100.00%] @ "71000000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71488500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 143 / 1000 [100.00%] @ "71510000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71998500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72040500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 144 / 1000 [100.00%] @ "72062000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72550500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72592500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 145 / 1000 [100.00%] @ "72614000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73102500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 146 / 1000 [100.00%] @ "73124000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73612500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 147 / 1000 [100.00%] @ "73634000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74122500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 148 / 1000 [100.00%] @ "74144000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74632500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 149 / 1000 [100.00%] @ "74654000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75142500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 150 / 1000 [100.00%] @ "75164000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75652500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 151 / 1000 [100.00%] @ "75674000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76162500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76204500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 152 / 1000 [100.00%] @ "76226000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76714500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76756500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 153 / 1000 [100.00%] @ "76778000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77266500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77308500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 154 / 1000 [100.00%] @ "77330000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77818500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77860500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 155 / 1000 [100.00%] @ "77882000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78370500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 156 / 1000 [100.00%] @ "78392000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78880500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 157 / 1000 [100.00%] @ "78902000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78928500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 158 / 1000 [100.00%] @ "78950000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78976500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 159 / 1000 [100.00%] @ "78998000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79486500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 160 / 1000 [100.00%] @ "79508000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79996500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 161 / 1000 [100.00%] @ "80018000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80506500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 162 / 1000 [100.00%] @ "80528000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81016500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 163 / 1000 [100.00%] @ "81038000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81526500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 164 / 1000 [100.00%] @ "81548000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82036500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 165 / 1000 [100.00%] @ "82058000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82546500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 166 / 1000 [100.00%] @ "82568000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83056500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 167 / 1000 [100.00%] @ "83078000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83566500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 168 / 1000 [100.00%] @ "83588000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84076500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84118500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 169 / 1000 [100.00%] @ "84140000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84628500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84670500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 170 / 1000 [100.00%] @ "84692000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85180500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85222500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 171 / 1000 [100.00%] @ "85244000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85732500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85774500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 172 / 1000 [100.00%] @ "85796000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86284500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 173 / 1000 [100.00%] @ "86306000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86794500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 174 / 1000 [100.00%] @ "86816000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87304500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 175 / 1000 [100.00%] @ "87326000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87814500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87856500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 176 / 1000 [100.00%] @ "87878000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88366500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88408500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 177 / 1000 [100.00%] @ "88430000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88918500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 178 / 1000 [100.00%] @ "88940000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89428500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 179 / 1000 [100.00%] @ "89450000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89938500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 180 / 1000 [100.00%] @ "89960000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90448500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 181 / 1000 [100.00%] @ "90470000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90958500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 182 / 1000 [100.00%] @ "90980000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91468500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 183 / 1000 [100.00%] @ "91490000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91978500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 184 / 1000 [100.00%] @ "92000000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92488500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 185 / 1000 [100.00%] @ "92510000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92998500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93040500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 186 / 1000 [100.00%] @ "93062000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93550500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93592500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 187 / 1000 [100.00%] @ "93614000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94102500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94144500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 188 / 1000 [100.00%] @ "94166000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94654500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94696500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 189 / 1000 [100.00%] @ "94718000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95206500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95248500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 190 / 1000 [100.00%] @ "95270000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95758500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 191 / 1000 [100.00%] @ "95780000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96268500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 192 / 1000 [100.00%] @ "96290000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96778500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96820500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 193 / 1000 [100.00%] @ "96842000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97330500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97372500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 194 / 1000 [100.00%] @ "97394000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97882500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 195 / 1000 [100.00%] @ "97904000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98392500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 196 / 1000 [100.00%] @ "98414000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98902500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 197 / 1000 [100.00%] @ "98924000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99412500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 198 / 1000 [100.00%] @ "99434000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99922500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 199 / 1000 [100.00%] @ "99944000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100432500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 200 / 1000 [100.00%] @ "100454000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100942500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 201 / 1000 [100.00%] @ "100964000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101452500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 202 / 1000 [100.00%] @ "101474000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101962500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 203 / 1000 [100.00%] @ "101984000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102472500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 204 / 1000 [100.00%] @ "102494000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102982500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 205 / 1000 [100.00%] @ "103004000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103492500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 206 / 1000 [100.00%] @ "103514000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104002500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 207 / 1000 [100.00%] @ "104024000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104512500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 208 / 1000 [100.00%] @ "104534000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105022500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 209 / 1000 [100.00%] @ "105044000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105532500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 210 / 1000 [100.00%] @ "105554000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106042500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 211 / 1000 [100.00%] @ "106064000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106552500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 212 / 1000 [100.00%] @ "106574000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107062500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 213 / 1000 [100.00%] @ "107084000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107572500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 214 / 1000 [100.00%] @ "107594000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108082500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 215 / 1000 [100.00%] @ "108104000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108592500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 216 / 1000 [100.00%] @ "108614000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109102500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 217 / 1000 [100.00%] @ "109124000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109612500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 218 / 1000 [100.00%] @ "109634000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110122500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110164500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 219 / 1000 [100.00%] @ "110186000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110674500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110716500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 220 / 1000 [100.00%] @ "110738000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111226500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111268500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 221 / 1000 [100.00%] @ "111290000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111778500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111820500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 222 / 1000 [100.00%] @ "111842000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112330500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 223 / 1000 [100.00%] @ "112352000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112840500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112882500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 224 / 1000 [100.00%] @ "112904000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113392500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113434500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 225 / 1000 [100.00%] @ "113456000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113944500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113986500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 226 / 1000 [100.00%] @ "114008000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114496500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114538500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 227 / 1000 [100.00%] @ "114560000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115048500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 228 / 1000 [100.00%] @ "115070000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115558500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 229 / 1000 [100.00%] @ "115580000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116068500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116110500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 230 / 1000 [100.00%] @ "116132000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116620500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116662500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 231 / 1000 [100.00%] @ "116684000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117172500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117214500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 232 / 1000 [100.00%] @ "117236000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117724500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 233 / 1000 [100.00%] @ "117746000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118234500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 234 / 1000 [100.00%] @ "118256000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118744500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 235 / 1000 [100.00%] @ "118766000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119254500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 236 / 1000 [100.00%] @ "119276000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119764500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 237 / 1000 [100.00%] @ "119786000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120274500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 238 / 1000 [100.00%] @ "120296000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120784500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 239 / 1000 [100.00%] @ "120806000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121294500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 240 / 1000 [100.00%] @ "121316000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121804500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 241 / 1000 [100.00%] @ "121826000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122314500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 242 / 1000 [100.00%] @ "122336000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122824500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 243 / 1000 [100.00%] @ "122846000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123334500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123376500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 244 / 1000 [100.00%] @ "123398000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123886500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123928500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 245 / 1000 [100.00%] @ "123950000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124438500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124480500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 246 / 1000 [100.00%] @ "124502000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124990500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125032500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 247 / 1000 [100.00%] @ "125054000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125542500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125584500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 248 / 1000 [100.00%] @ "125606000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126094500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 249 / 1000 [100.00%] @ "126116000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126604500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 250 / 1000 [100.00%] @ "126626000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127114500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 251 / 1000 [100.00%] @ "127136000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127624500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 252 / 1000 [100.00%] @ "127646000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128134500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128176500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 253 / 1000 [100.00%] @ "128198000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128686500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128728500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 254 / 1000 [100.00%] @ "128750000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129238500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 255 / 1000 [100.00%] @ "129260000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129748500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 256 / 1000 [100.00%] @ "129770000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130258500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130300500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 257 / 1000 [100.00%] @ "130322000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130810500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130852500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 258 / 1000 [100.00%] @ "130874000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131362500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131404500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 259 / 1000 [100.00%] @ "131426000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131914500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131956500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 260 / 1000 [100.00%] @ "131978000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132466500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 261 / 1000 [100.00%] @ "132488000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132976500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 262 / 1000 [100.00%] @ "132998000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133486500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133528500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 263 / 1000 [100.00%] @ "133550000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134038500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134080500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 264 / 1000 [100.00%] @ "134102000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134590500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134632500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 265 / 1000 [100.00%] @ "134654000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135142500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135184500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 266 / 1000 [100.00%] @ "135206000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135694500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135736500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 267 / 1000 [100.00%] @ "135758000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136246500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136288500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 268 / 1000 [100.00%] @ "136310000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136798500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 269 / 1000 [100.00%] @ "136820000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137308500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 270 / 1000 [100.00%] @ "137330000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137818500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 271 / 1000 [100.00%] @ "137840000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138328500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 272 / 1000 [100.00%] @ "138350000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138838500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 273 / 1000 [100.00%] @ "138860000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139348500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 274 / 1000 [100.00%] @ "139370000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139858500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139900500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 275 / 1000 [100.00%] @ "139922000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140410500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140452500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 276 / 1000 [100.00%] @ "140474000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140962500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 277 / 1000 [100.00%] @ "140984000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141472500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 278 / 1000 [100.00%] @ "141494000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141982500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 279 / 1000 [100.00%] @ "142004000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142492500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 280 / 1000 [100.00%] @ "142514000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143002500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 281 / 1000 [100.00%] @ "143024000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143512500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143554500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 282 / 1000 [100.00%] @ "143576000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144064500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144106500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 283 / 1000 [100.00%] @ "144128000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144616500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 284 / 1000 [100.00%] @ "144638000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145126500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 285 / 1000 [100.00%] @ "145148000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145636500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 286 / 1000 [100.00%] @ "145658000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146146500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 287 / 1000 [100.00%] @ "146168000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146656500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 288 / 1000 [100.00%] @ "146678000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147166500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 289 / 1000 [100.00%] @ "147188000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147676500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 290 / 1000 [100.00%] @ "147698000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148186500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 291 / 1000 [100.00%] @ "148208000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148696500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 292 / 1000 [100.00%] @ "148718000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149206500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 293 / 1000 [100.00%] @ "149228000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149716500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149758500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 294 / 1000 [100.00%] @ "149780000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150268500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150310500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 295 / 1000 [100.00%] @ "150332000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150820500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150862500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 296 / 1000 [100.00%] @ "150884000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151372500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151414500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 297 / 1000 [100.00%] @ "151436000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151924500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151966500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 298 / 1000 [100.00%] @ "151988000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152476500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152518500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 299 / 1000 [100.00%] @ "152540000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153028500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153070500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 300 / 1000 [100.00%] @ "153092000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153580500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153622500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 301 / 1000 [100.00%] @ "153644000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154132500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154174500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 302 / 1000 [100.00%] @ "154196000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154684500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 303 / 1000 [100.00%] @ "154706000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155194500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 304 / 1000 [100.00%] @ "155216000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155704500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 305 / 1000 [100.00%] @ "155726000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156214500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 306 / 1000 [100.00%] @ "156236000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156724500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 307 / 1000 [100.00%] @ "156746000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157234500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 308 / 1000 [100.00%] @ "157256000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157744500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 309 / 1000 [100.00%] @ "157766000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158254500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 310 / 1000 [100.00%] @ "158276000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158764500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 311 / 1000 [100.00%] @ "158786000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159274500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 312 / 1000 [100.00%] @ "159296000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159784500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 313 / 1000 [100.00%] @ "159806000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160294500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 314 / 1000 [100.00%] @ "160316000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160804500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160846500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 315 / 1000 [100.00%] @ "160868000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161356500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161398500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 316 / 1000 [100.00%] @ "161420000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161908500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161950500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 317 / 1000 [100.00%] @ "161972000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162460500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162502500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 318 / 1000 [100.00%] @ "162524000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163012500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163054500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 319 / 1000 [100.00%] @ "163076000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163564500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 320 / 1000 [100.00%] @ "163586000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164074500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 321 / 1000 [100.00%] @ "164096000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164584500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164626500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 322 / 1000 [100.00%] @ "164648000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165136500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165178500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 323 / 1000 [100.00%] @ "165200000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165688500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165730500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 324 / 1000 [100.00%] @ "165752000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166240500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166282500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 325 / 1000 [100.00%] @ "166304000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166792500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166834500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 326 / 1000 [100.00%] @ "166856000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167344500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 327 / 1000 [100.00%] @ "167366000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167854500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167896500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 328 / 1000 [100.00%] @ "167918000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168406500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168448500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 329 / 1000 [100.00%] @ "168470000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168958500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 330 / 1000 [100.00%] @ "168980000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169468500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 331 / 1000 [100.00%] @ "169490000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169978500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 332 / 1000 [100.00%] @ "170000000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170488500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 333 / 1000 [100.00%] @ "170510000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170998500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171040500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 334 / 1000 [100.00%] @ "171062000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171550500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171592500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 335 / 1000 [100.00%] @ "171614000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172102500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172144500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 336 / 1000 [100.00%] @ "172166000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172654500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172696500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 337 / 1000 [100.00%] @ "172718000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173206500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 338 / 1000 [100.00%] @ "173228000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173716500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 339 / 1000 [100.00%] @ "173738000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174226500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 340 / 1000 [100.00%] @ "174248000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174736500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 341 / 1000 [100.00%] @ "174758000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175246500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 342 / 1000 [100.00%] @ "175268000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175756500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 343 / 1000 [100.00%] @ "175778000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176266500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 344 / 1000 [100.00%] @ "176288000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176776500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 345 / 1000 [100.00%] @ "176798000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177286500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 346 / 1000 [100.00%] @ "177308000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177796500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177838500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 347 / 1000 [100.00%] @ "177860000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178348500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178390500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 348 / 1000 [100.00%] @ "178412000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178900500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178942500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 349 / 1000 [100.00%] @ "178964000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179452500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179494500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 350 / 1000 [100.00%] @ "179516000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180004500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 351 / 1000 [100.00%] @ "180026000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180514500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 352 / 1000 [100.00%] @ "180536000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181024500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181066500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 353 / 1000 [100.00%] @ "181088000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181576500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181618500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 354 / 1000 [100.00%] @ "181640000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182128500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182170500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 355 / 1000 [100.00%] @ "182192000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182680500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182722500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 356 / 1000 [100.00%] @ "182744000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183232500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 357 / 1000 [100.00%] @ "183254000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183742500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 358 / 1000 [100.00%] @ "183764000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184252500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184294500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 359 / 1000 [100.00%] @ "184316000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184804500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184846500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 360 / 1000 [100.00%] @ "184868000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185356500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185398500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 361 / 1000 [100.00%] @ "185420000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185908500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185950500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 362 / 1000 [100.00%] @ "185972000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186460500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186502500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 363 / 1000 [100.00%] @ "186524000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187012500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187054500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 364 / 1000 [100.00%] @ "187076000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187564500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187606500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 365 / 1000 [100.00%] @ "187628000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188116500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188158500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 366 / 1000 [100.00%] @ "188180000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188668500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188710500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 367 / 1000 [100.00%] @ "188732000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189220500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 368 / 1000 [100.00%] @ "189242000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189730500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 369 / 1000 [100.00%] @ "189752000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190240500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 370 / 1000 [100.00%] @ "190262000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190750500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 371 / 1000 [100.00%] @ "190772000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191260500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191302500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 372 / 1000 [100.00%] @ "191324000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191812500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191854500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 373 / 1000 [100.00%] @ "191876000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192364500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 374 / 1000 [100.00%] @ "192386000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192874500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192916500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 375 / 1000 [100.00%] @ "192938000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193426500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193468500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 376 / 1000 [100.00%] @ "193490000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193978500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194020500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 377 / 1000 [100.00%] @ "194042000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194530500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194572500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 378 / 1000 [100.00%] @ "194594000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195082500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195124500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 379 / 1000 [100.00%] @ "195146000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195634500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195676500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 380 / 1000 [100.00%] @ "195698000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196186500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196228500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 381 / 1000 [100.00%] @ "196250000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196738500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196780500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 382 / 1000 [100.00%] @ "196802000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197290500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 383 / 1000 [100.00%] @ "197312000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197800500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 384 / 1000 [100.00%] @ "197822000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198310500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 385 / 1000 [100.00%] @ "198332000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198820500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 386 / 1000 [100.00%] @ "198842000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199330500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 387 / 1000 [100.00%] @ "199352000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199840500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 388 / 1000 [100.00%] @ "199862000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200350500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 389 / 1000 [100.00%] @ "200372000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200860500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 390 / 1000 [100.00%] @ "200882000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201370500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 391 / 1000 [100.00%] @ "201392000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201880500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 392 / 1000 [100.00%] @ "201902000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202390500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 393 / 1000 [100.00%] @ "202412000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202900500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 394 / 1000 [100.00%] @ "202922000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203410500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 395 / 1000 [100.00%] @ "203432000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203920500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203962500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 396 / 1000 [100.00%] @ "203984000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204472500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204514500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 397 / 1000 [100.00%] @ "204536000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205024500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205066500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 398 / 1000 [100.00%] @ "205088000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205576500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205618500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 399 / 1000 [100.00%] @ "205640000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206128500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 400 / 1000 [100.00%] @ "206150000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206638500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 401 / 1000 [100.00%] @ "206660000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207148500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 402 / 1000 [100.00%] @ "207170000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207658500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 403 / 1000 [100.00%] @ "207680000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208168500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 404 / 1000 [100.00%] @ "208190000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208678500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 405 / 1000 [100.00%] @ "208700000"
// RTL Simulation : 406 / 1000 [100.00%] @ "208712000"
// RTL Simulation : 407 / 1000 [100.00%] @ "208724000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209212500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 408 / 1000 [100.00%] @ "209234000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209722500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 409 / 1000 [100.00%] @ "209744000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210232500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 410 / 1000 [100.00%] @ "210254000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210742500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 411 / 1000 [100.00%] @ "210764000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211252500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 412 / 1000 [100.00%] @ "211274000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211762500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 413 / 1000 [100.00%] @ "211784000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212272500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 414 / 1000 [100.00%] @ "212294000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212782500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 415 / 1000 [100.00%] @ "212804000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213292500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 416 / 1000 [100.00%] @ "213314000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213802500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 417 / 1000 [100.00%] @ "213824000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214312500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214354500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 418 / 1000 [100.00%] @ "214376000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214864500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214906500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 419 / 1000 [100.00%] @ "214928000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215416500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215458500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 420 / 1000 [100.00%] @ "215480000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215968500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216010500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 421 / 1000 [100.00%] @ "216032000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216520500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 422 / 1000 [100.00%] @ "216542000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217030500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 423 / 1000 [100.00%] @ "217052000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217540500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 424 / 1000 [100.00%] @ "217562000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218050500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218092500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 425 / 1000 [100.00%] @ "218114000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218602500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218644500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 426 / 1000 [100.00%] @ "218666000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219154500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 427 / 1000 [100.00%] @ "219176000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219664500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 428 / 1000 [100.00%] @ "219686000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220174500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220216500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 429 / 1000 [100.00%] @ "220238000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220726500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220768500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 430 / 1000 [100.00%] @ "220790000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221278500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221320500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 431 / 1000 [100.00%] @ "221342000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221830500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221872500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 432 / 1000 [100.00%] @ "221894000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222382500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222424500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 433 / 1000 [100.00%] @ "222446000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222934500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222976500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 434 / 1000 [100.00%] @ "222998000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223486500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 435 / 1000 [100.00%] @ "223508000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223996500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 436 / 1000 [100.00%] @ "224018000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224506500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224548500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 437 / 1000 [100.00%] @ "224570000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225058500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225100500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 438 / 1000 [100.00%] @ "225122000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225610500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 439 / 1000 [100.00%] @ "225632000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226120500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 440 / 1000 [100.00%] @ "226142000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226630500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 441 / 1000 [100.00%] @ "226652000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227140500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227182500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 442 / 1000 [100.00%] @ "227204000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227692500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 443 / 1000 [100.00%] @ "227714000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228202500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 444 / 1000 [100.00%] @ "228224000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228712500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 445 / 1000 [100.00%] @ "228734000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229222500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 446 / 1000 [100.00%] @ "229244000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229732500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 447 / 1000 [100.00%] @ "229754000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230242500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 448 / 1000 [100.00%] @ "230264000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230752500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 449 / 1000 [100.00%] @ "230774000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231262500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 450 / 1000 [100.00%] @ "231284000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231772500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 451 / 1000 [100.00%] @ "231794000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232282500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 452 / 1000 [100.00%] @ "232304000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232792500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 453 / 1000 [100.00%] @ "232814000"
// RTL Simulation : 454 / 1000 [100.00%] @ "232826000"
// RTL Simulation : 455 / 1000 [100.00%] @ "232838000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233326500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 456 / 1000 [100.00%] @ "233348000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233836500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 457 / 1000 [100.00%] @ "233858000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234346500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 458 / 1000 [100.00%] @ "234368000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234856500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 459 / 1000 [100.00%] @ "234878000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235366500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 460 / 1000 [100.00%] @ "235388000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235876500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 461 / 1000 [100.00%] @ "235898000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236386500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236428500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 462 / 1000 [100.00%] @ "236450000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236938500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236980500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 463 / 1000 [100.00%] @ "237002000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237490500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237532500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 464 / 1000 [100.00%] @ "237554000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238042500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238084500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 465 / 1000 [100.00%] @ "238106000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238594500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238636500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 466 / 1000 [100.00%] @ "238658000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239146500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239188500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 467 / 1000 [100.00%] @ "239210000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239698500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 468 / 1000 [100.00%] @ "239720000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240208500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 469 / 1000 [100.00%] @ "240230000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240718500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240760500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 470 / 1000 [100.00%] @ "240782000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241270500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241312500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 471 / 1000 [100.00%] @ "241334000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241822500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 472 / 1000 [100.00%] @ "241844000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242332500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 473 / 1000 [100.00%] @ "242354000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242842500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 474 / 1000 [100.00%] @ "242864000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243352500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 475 / 1000 [100.00%] @ "243374000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243862500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243904500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 476 / 1000 [100.00%] @ "243926000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244414500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244456500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 477 / 1000 [100.00%] @ "244478000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244966500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245008500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 478 / 1000 [100.00%] @ "245030000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245518500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245560500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 479 / 1000 [100.00%] @ "245582000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246070500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246112500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 480 / 1000 [100.00%] @ "246134000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246622500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246664500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 481 / 1000 [100.00%] @ "246686000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247174500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 482 / 1000 [100.00%] @ "247196000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247684500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 483 / 1000 [100.00%] @ "247706000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248194500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 484 / 1000 [100.00%] @ "248216000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248704500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 485 / 1000 [100.00%] @ "248726000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249214500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249256500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 486 / 1000 [100.00%] @ "249278000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249766500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249808500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 487 / 1000 [100.00%] @ "249830000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250318500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 488 / 1000 [100.00%] @ "250340000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250828500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 489 / 1000 [100.00%] @ "250850000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251338500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 490 / 1000 [100.00%] @ "251360000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251848500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 491 / 1000 [100.00%] @ "251870000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252358500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 492 / 1000 [100.00%] @ "252380000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252868500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 493 / 1000 [100.00%] @ "252890000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253378500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 494 / 1000 [100.00%] @ "253400000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253888500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 495 / 1000 [100.00%] @ "253910000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254398500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254440500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 496 / 1000 [100.00%] @ "254462000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254950500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254992500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 497 / 1000 [100.00%] @ "255014000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255502500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255544500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 498 / 1000 [100.00%] @ "255566000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256054500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256096500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 499 / 1000 [100.00%] @ "256118000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256606500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256648500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 500 / 1000 [100.00%] @ "256670000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257158500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257200500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 501 / 1000 [100.00%] @ "257222000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257710500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257752500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 502 / 1000 [100.00%] @ "257774000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258262500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 503 / 1000 [100.00%] @ "258284000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258772500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 504 / 1000 [100.00%] @ "258794000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259282500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259324500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 505 / 1000 [100.00%] @ "259346000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259834500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259876500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 506 / 1000 [100.00%] @ "259898000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260386500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260428500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 507 / 1000 [100.00%] @ "260450000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260938500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260980500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 508 / 1000 [100.00%] @ "261002000"
// RTL Simulation : 509 / 1000 [100.00%] @ "261014000"
// RTL Simulation : 510 / 1000 [100.00%] @ "261026000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261514500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 511 / 1000 [100.00%] @ "261536000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262024500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 512 / 1000 [100.00%] @ "262046000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262534500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262576500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 513 / 1000 [100.00%] @ "262598000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263086500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 514 / 1000 [100.00%] @ "263108000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263596500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 515 / 1000 [100.00%] @ "263618000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264106500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 516 / 1000 [100.00%] @ "264128000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264616500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 517 / 1000 [100.00%] @ "264638000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265126500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265168500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 518 / 1000 [100.00%] @ "265190000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265678500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265720500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 519 / 1000 [100.00%] @ "265742000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266230500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 520 / 1000 [100.00%] @ "266252000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266740500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 521 / 1000 [100.00%] @ "266762000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267250500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 522 / 1000 [100.00%] @ "267272000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267760500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267802500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 523 / 1000 [100.00%] @ "267824000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268312500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268354500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 524 / 1000 [100.00%] @ "268376000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268864500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268906500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 525 / 1000 [100.00%] @ "268928000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269416500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269458500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 526 / 1000 [100.00%] @ "269480000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269968500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270010500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 527 / 1000 [100.00%] @ "270032000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270520500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 528 / 1000 [100.00%] @ "270542000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271030500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 529 / 1000 [100.00%] @ "271052000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271540500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271582500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 530 / 1000 [100.00%] @ "271604000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272092500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272134500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 531 / 1000 [100.00%] @ "272156000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272644500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272686500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 532 / 1000 [100.00%] @ "272708000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273196500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 533 / 1000 [100.00%] @ "273218000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273706500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 534 / 1000 [100.00%] @ "273728000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274216500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 535 / 1000 [100.00%] @ "274238000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274726500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 536 / 1000 [100.00%] @ "274748000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275236500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 537 / 1000 [100.00%] @ "275258000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275746500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 538 / 1000 [100.00%] @ "275768000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276256500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276298500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 539 / 1000 [100.00%] @ "276320000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276808500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276850500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 540 / 1000 [100.00%] @ "276872000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277360500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 541 / 1000 [100.00%] @ "277382000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277870500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 542 / 1000 [100.00%] @ "277892000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278380500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 543 / 1000 [100.00%] @ "278402000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278890500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 544 / 1000 [100.00%] @ "278912000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279400500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279442500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 545 / 1000 [100.00%] @ "279464000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279952500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279994500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 546 / 1000 [100.00%] @ "280016000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280504500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 547 / 1000 [100.00%] @ "280526000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281014500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 548 / 1000 [100.00%] @ "281036000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281524500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 549 / 1000 [100.00%] @ "281546000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282034500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 550 / 1000 [100.00%] @ "282056000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282544500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 551 / 1000 [100.00%] @ "282566000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 283054500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 552 / 1000 [100.00%] @ "283076000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 283564500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 553 / 1000 [100.00%] @ "283586000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284074500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 554 / 1000 [100.00%] @ "284096000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284584500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284626500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 555 / 1000 [100.00%] @ "284648000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 285136500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 285178500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 556 / 1000 [100.00%] @ "285200000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 285688500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 285730500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 557 / 1000 [100.00%] @ "285752000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 286240500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 286282500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 558 / 1000 [100.00%] @ "286304000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 286792500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 286834500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 559 / 1000 [100.00%] @ "286856000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287344500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 560 / 1000 [100.00%] @ "287366000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287854500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 561 / 1000 [100.00%] @ "287876000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288364500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288406500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 562 / 1000 [100.00%] @ "288428000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288916500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288958500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 563 / 1000 [100.00%] @ "288980000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 289468500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 289510500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 564 / 1000 [100.00%] @ "289532000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290020500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290062500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 565 / 1000 [100.00%] @ "290084000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290572500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290614500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 566 / 1000 [100.00%] @ "290636000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291124500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291166500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 567 / 1000 [100.00%] @ "291188000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291676500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291718500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 568 / 1000 [100.00%] @ "291740000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292228500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292270500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 569 / 1000 [100.00%] @ "292292000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292780500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292822500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 570 / 1000 [100.00%] @ "292844000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293332500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293374500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 571 / 1000 [100.00%] @ "293396000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293884500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293926500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 572 / 1000 [100.00%] @ "293948000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294436500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 573 / 1000 [100.00%] @ "294458000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294946500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 574 / 1000 [100.00%] @ "294968000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295456500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 575 / 1000 [100.00%] @ "295478000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295966500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 576 / 1000 [100.00%] @ "295988000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 296476500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 577 / 1000 [100.00%] @ "296498000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 296986500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 578 / 1000 [100.00%] @ "297008000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 297496500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 579 / 1000 [100.00%] @ "297518000"
// RTL Simulation : 580 / 1000 [100.00%] @ "297530000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 298018500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 581 / 1000 [100.00%] @ "298040000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 298528500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 582 / 1000 [100.00%] @ "298550000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 299038500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 299080500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 583 / 1000 [100.00%] @ "299102000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 299590500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 584 / 1000 [100.00%] @ "299612000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 300100500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 585 / 1000 [100.00%] @ "300122000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 300610500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 586 / 1000 [100.00%] @ "300632000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301120500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 587 / 1000 [100.00%] @ "301142000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301630500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301672500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 588 / 1000 [100.00%] @ "301694000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302182500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302224500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 589 / 1000 [100.00%] @ "302246000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302734500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302776500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 590 / 1000 [100.00%] @ "302798000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 303286500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 303328500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 591 / 1000 [100.00%] @ "303350000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 303838500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 592 / 1000 [100.00%] @ "303860000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 304348500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 593 / 1000 [100.00%] @ "304370000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 304858500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 594 / 1000 [100.00%] @ "304880000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 305368500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 595 / 1000 [100.00%] @ "305390000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 305878500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 596 / 1000 [100.00%] @ "305900000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306388500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 597 / 1000 [100.00%] @ "306410000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306898500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306940500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 598 / 1000 [100.00%] @ "306962000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 307450500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 307492500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 599 / 1000 [100.00%] @ "307514000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 308002500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 600 / 1000 [100.00%] @ "308024000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 308512500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 601 / 1000 [100.00%] @ "308534000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 309022500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 602 / 1000 [100.00%] @ "309044000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 309532500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 603 / 1000 [100.00%] @ "309554000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 310042500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 604 / 1000 [100.00%] @ "310064000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 310552500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 605 / 1000 [100.00%] @ "310574000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311062500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311104500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 606 / 1000 [100.00%] @ "311126000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311614500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311656500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 607 / 1000 [100.00%] @ "311678000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 312166500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 608 / 1000 [100.00%] @ "312188000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 312676500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 609 / 1000 [100.00%] @ "312698000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 313186500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 313228500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 610 / 1000 [100.00%] @ "313250000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 313738500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 313780500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 611 / 1000 [100.00%] @ "313802000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 314290500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 314332500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 612 / 1000 [100.00%] @ "314354000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 314842500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 613 / 1000 [100.00%] @ "314864000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315352500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 614 / 1000 [100.00%] @ "315374000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315862500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315904500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 615 / 1000 [100.00%] @ "315926000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 316414500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 316456500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 616 / 1000 [100.00%] @ "316478000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 316966500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 317008500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 617 / 1000 [100.00%] @ "317030000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 317518500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 618 / 1000 [100.00%] @ "317540000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 318028500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 619 / 1000 [100.00%] @ "318050000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 318538500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 620 / 1000 [100.00%] @ "318560000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 319048500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 621 / 1000 [100.00%] @ "319070000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 319558500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 622 / 1000 [100.00%] @ "319580000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320068500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 623 / 1000 [100.00%] @ "320090000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320578500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 624 / 1000 [100.00%] @ "320600000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321088500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 625 / 1000 [100.00%] @ "321110000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321598500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321640500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 626 / 1000 [100.00%] @ "321662000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322150500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322192500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 627 / 1000 [100.00%] @ "322214000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322702500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322744500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 628 / 1000 [100.00%] @ "322766000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323254500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 629 / 1000 [100.00%] @ "323276000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323764500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 630 / 1000 [100.00%] @ "323786000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324274500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324316500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 631 / 1000 [100.00%] @ "324338000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324826500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324868500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 632 / 1000 [100.00%] @ "324890000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325378500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325420500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 633 / 1000 [100.00%] @ "325442000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325930500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 634 / 1000 [100.00%] @ "325952000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326440500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 635 / 1000 [100.00%] @ "326462000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326950500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 636 / 1000 [100.00%] @ "326972000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327460500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327502500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 637 / 1000 [100.00%] @ "327524000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328012500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328054500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 638 / 1000 [100.00%] @ "328076000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328564500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328606500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 639 / 1000 [100.00%] @ "328628000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329116500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 640 / 1000 [100.00%] @ "329138000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329626500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 641 / 1000 [100.00%] @ "329648000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330136500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 642 / 1000 [100.00%] @ "330158000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330646500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 643 / 1000 [100.00%] @ "330668000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331156500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 644 / 1000 [100.00%] @ "331178000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331666500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 645 / 1000 [100.00%] @ "331688000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332176500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 646 / 1000 [100.00%] @ "332198000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332686500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 647 / 1000 [100.00%] @ "332708000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333196500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 648 / 1000 [100.00%] @ "333218000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333706500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 649 / 1000 [100.00%] @ "333728000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334216500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334258500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 650 / 1000 [100.00%] @ "334280000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334768500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334810500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 651 / 1000 [100.00%] @ "334832000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335320500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 652 / 1000 [100.00%] @ "335342000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335830500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 653 / 1000 [100.00%] @ "335852000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336340500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 654 / 1000 [100.00%] @ "336362000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336850500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336892500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 655 / 1000 [100.00%] @ "336914000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337402500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337444500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 656 / 1000 [100.00%] @ "337466000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337954500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 657 / 1000 [100.00%] @ "337976000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338464500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 658 / 1000 [100.00%] @ "338486000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338974500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339016500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 659 / 1000 [100.00%] @ "339038000"
// RTL Simulation : 660 / 1000 [100.00%] @ "339050000"
// RTL Simulation : 661 / 1000 [100.00%] @ "339062000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339550500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 662 / 1000 [100.00%] @ "339572000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340060500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 663 / 1000 [100.00%] @ "340082000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340570500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340612500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 664 / 1000 [100.00%] @ "340634000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341122500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341164500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 665 / 1000 [100.00%] @ "341186000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341674500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 666 / 1000 [100.00%] @ "341696000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342184500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 667 / 1000 [100.00%] @ "342206000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342694500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 668 / 1000 [100.00%] @ "342716000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343204500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 669 / 1000 [100.00%] @ "343226000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343714500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 670 / 1000 [100.00%] @ "343736000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344224500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 671 / 1000 [100.00%] @ "344246000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344734500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344776500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 672 / 1000 [100.00%] @ "344798000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345286500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345328500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 673 / 1000 [100.00%] @ "345350000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345838500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345880500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 674 / 1000 [100.00%] @ "345902000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346390500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346432500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 675 / 1000 [100.00%] @ "346454000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346942500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346984500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 676 / 1000 [100.00%] @ "347006000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347494500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347536500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 677 / 1000 [100.00%] @ "347558000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348046500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 678 / 1000 [100.00%] @ "348068000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348556500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 679 / 1000 [100.00%] @ "348578000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349066500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 680 / 1000 [100.00%] @ "349088000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349576500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 681 / 1000 [100.00%] @ "349598000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350086500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350128500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 682 / 1000 [100.00%] @ "350150000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350638500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350680500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 683 / 1000 [100.00%] @ "350702000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351190500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351232500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 684 / 1000 [100.00%] @ "351254000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351742500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 685 / 1000 [100.00%] @ "351764000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352252500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 686 / 1000 [100.00%] @ "352274000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352762500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 687 / 1000 [100.00%] @ "352784000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353272500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 688 / 1000 [100.00%] @ "353294000"
// RTL Simulation : 689 / 1000 [100.00%] @ "353306000"
// RTL Simulation : 690 / 1000 [100.00%] @ "353318000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353806500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353848500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 691 / 1000 [100.00%] @ "353870000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354358500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354400500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 692 / 1000 [100.00%] @ "354422000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354910500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354952500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 693 / 1000 [100.00%] @ "354974000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355462500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355504500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 694 / 1000 [100.00%] @ "355526000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356014500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356056500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 695 / 1000 [100.00%] @ "356078000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356566500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356608500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 696 / 1000 [100.00%] @ "356630000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357118500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357160500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 697 / 1000 [100.00%] @ "357182000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357670500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357712500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 698 / 1000 [100.00%] @ "357734000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358222500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358264500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 699 / 1000 [100.00%] @ "358286000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358774500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358816500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 700 / 1000 [100.00%] @ "358838000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359326500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359368500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 701 / 1000 [100.00%] @ "359390000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359878500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359920500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 702 / 1000 [100.00%] @ "359942000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360430500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360472500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 703 / 1000 [100.00%] @ "360494000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360982500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361024500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 704 / 1000 [100.00%] @ "361046000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361534500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 705 / 1000 [100.00%] @ "361556000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362044500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 706 / 1000 [100.00%] @ "362066000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362554500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362596500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 707 / 1000 [100.00%] @ "362618000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363106500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363148500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 708 / 1000 [100.00%] @ "363170000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363658500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363700500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 709 / 1000 [100.00%] @ "363722000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364210500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364252500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 710 / 1000 [100.00%] @ "364274000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364762500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364804500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 711 / 1000 [100.00%] @ "364826000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365314500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365356500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 712 / 1000 [100.00%] @ "365378000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365866500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365908500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 713 / 1000 [100.00%] @ "365930000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366418500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 714 / 1000 [100.00%] @ "366440000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366928500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 715 / 1000 [100.00%] @ "366950000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367438500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 716 / 1000 [100.00%] @ "367460000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367948500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 717 / 1000 [100.00%] @ "367970000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368458500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 718 / 1000 [100.00%] @ "368480000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368968500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 719 / 1000 [100.00%] @ "368990000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369478500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369520500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 720 / 1000 [100.00%] @ "369542000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370030500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370072500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 721 / 1000 [100.00%] @ "370094000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370582500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370624500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 722 / 1000 [100.00%] @ "370646000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371134500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 723 / 1000 [100.00%] @ "371156000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371644500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 724 / 1000 [100.00%] @ "371666000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372154500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 725 / 1000 [100.00%] @ "372176000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372664500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 726 / 1000 [100.00%] @ "372686000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373174500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373216500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 727 / 1000 [100.00%] @ "373238000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373726500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373768500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 728 / 1000 [100.00%] @ "373790000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374278500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374320500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 729 / 1000 [100.00%] @ "374342000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374368500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 730 / 1000 [100.00%] @ "374390000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374416500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 731 / 1000 [100.00%] @ "374438000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374926500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374968500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 732 / 1000 [100.00%] @ "374990000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375478500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375520500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 733 / 1000 [100.00%] @ "375542000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376030500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 734 / 1000 [100.00%] @ "376052000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376540500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 735 / 1000 [100.00%] @ "376562000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377050500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 736 / 1000 [100.00%] @ "377072000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377560500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 737 / 1000 [100.00%] @ "377582000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378070500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 738 / 1000 [100.00%] @ "378092000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378580500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378622500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 739 / 1000 [100.00%] @ "378644000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379132500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379174500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 740 / 1000 [100.00%] @ "379196000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379684500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379726500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 741 / 1000 [100.00%] @ "379748000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380236500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380278500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 742 / 1000 [100.00%] @ "380300000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380788500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380830500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 743 / 1000 [100.00%] @ "380852000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381340500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381382500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 744 / 1000 [100.00%] @ "381404000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381892500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 745 / 1000 [100.00%] @ "381914000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382402500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 746 / 1000 [100.00%] @ "382424000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382912500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 747 / 1000 [100.00%] @ "382934000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383422500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 748 / 1000 [100.00%] @ "383444000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383932500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383974500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 749 / 1000 [100.00%] @ "383996000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384484500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384526500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 750 / 1000 [100.00%] @ "384548000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385036500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 751 / 1000 [100.00%] @ "385058000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385546500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 752 / 1000 [100.00%] @ "385568000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386056500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 753 / 1000 [100.00%] @ "386078000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386566500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 754 / 1000 [100.00%] @ "386588000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387076500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 755 / 1000 [100.00%] @ "387098000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387586500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 756 / 1000 [100.00%] @ "387608000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388096500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 757 / 1000 [100.00%] @ "388118000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388606500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 758 / 1000 [100.00%] @ "388628000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389116500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 759 / 1000 [100.00%] @ "389138000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389626500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 760 / 1000 [100.00%] @ "389648000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390136500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 761 / 1000 [100.00%] @ "390158000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390646500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390688500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 762 / 1000 [100.00%] @ "390710000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391198500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391240500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 763 / 1000 [100.00%] @ "391262000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391750500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 764 / 1000 [100.00%] @ "391772000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392260500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 765 / 1000 [100.00%] @ "392282000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392770500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 766 / 1000 [100.00%] @ "392792000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393280500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 767 / 1000 [100.00%] @ "393302000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393790500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 768 / 1000 [100.00%] @ "393812000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394300500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 769 / 1000 [100.00%] @ "394322000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394810500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 770 / 1000 [100.00%] @ "394832000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395320500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 771 / 1000 [100.00%] @ "395342000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395830500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395872500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 772 / 1000 [100.00%] @ "395894000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396382500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396424500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 773 / 1000 [100.00%] @ "396446000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396934500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 774 / 1000 [100.00%] @ "396956000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397444500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 775 / 1000 [100.00%] @ "397466000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397954500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 776 / 1000 [100.00%] @ "397976000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398464500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 777 / 1000 [100.00%] @ "398486000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398974500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 778 / 1000 [100.00%] @ "398996000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399484500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399526500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 779 / 1000 [100.00%] @ "399548000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400036500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400078500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 780 / 1000 [100.00%] @ "400100000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400588500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400630500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 781 / 1000 [100.00%] @ "400652000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401140500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401182500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 782 / 1000 [100.00%] @ "401204000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401692500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401734500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 783 / 1000 [100.00%] @ "401756000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402244500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402286500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 784 / 1000 [100.00%] @ "402308000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402796500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 785 / 1000 [100.00%] @ "402818000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403306500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 786 / 1000 [100.00%] @ "403328000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403816500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 787 / 1000 [100.00%] @ "403838000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404326500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 788 / 1000 [100.00%] @ "404348000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404836500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 789 / 1000 [100.00%] @ "404858000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405346500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 790 / 1000 [100.00%] @ "405368000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405856500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 791 / 1000 [100.00%] @ "405878000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406366500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 792 / 1000 [100.00%] @ "406388000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406876500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 793 / 1000 [100.00%] @ "406898000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407386500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 794 / 1000 [100.00%] @ "407408000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407896500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407938500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 795 / 1000 [100.00%] @ "407960000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408448500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408490500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 796 / 1000 [100.00%] @ "408512000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409000500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 797 / 1000 [100.00%] @ "409022000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409510500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 798 / 1000 [100.00%] @ "409532000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410020500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 799 / 1000 [100.00%] @ "410042000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410530500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 800 / 1000 [100.00%] @ "410552000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411040500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 801 / 1000 [100.00%] @ "411062000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411550500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 802 / 1000 [100.00%] @ "411572000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412060500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 803 / 1000 [100.00%] @ "412082000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412570500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 804 / 1000 [100.00%] @ "412592000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413080500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413122500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 805 / 1000 [100.00%] @ "413144000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413632500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413674500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 806 / 1000 [100.00%] @ "413696000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414184500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414226500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 807 / 1000 [100.00%] @ "414248000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 414736500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 808 / 1000 [100.00%] @ "414758000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415246500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 809 / 1000 [100.00%] @ "415268000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415756500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 415798500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 810 / 1000 [100.00%] @ "415820000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416308500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416350500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 811 / 1000 [100.00%] @ "416372000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416860500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416902500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 812 / 1000 [100.00%] @ "416924000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417412500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417454500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 813 / 1000 [100.00%] @ "417476000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 417964500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418006500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 814 / 1000 [100.00%] @ "418028000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418516500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 418558500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 815 / 1000 [100.00%] @ "418580000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419068500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 816 / 1000 [100.00%] @ "419090000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 419578500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 817 / 1000 [100.00%] @ "419600000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420088500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 818 / 1000 [100.00%] @ "420110000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 420598500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 819 / 1000 [100.00%] @ "420620000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421108500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 820 / 1000 [100.00%] @ "421130000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 421618500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 821 / 1000 [100.00%] @ "421640000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422128500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 822 / 1000 [100.00%] @ "422150000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 422638500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 823 / 1000 [100.00%] @ "422660000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423148500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 824 / 1000 [100.00%] @ "423170000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 423658500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 825 / 1000 [100.00%] @ "423680000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424168500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 826 / 1000 [100.00%] @ "424190000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424678500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 827 / 1000 [100.00%] @ "424700000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425188500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 828 / 1000 [100.00%] @ "425210000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 425698500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 829 / 1000 [100.00%] @ "425720000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426208500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426250500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 830 / 1000 [100.00%] @ "426272000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426760500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 426802500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 831 / 1000 [100.00%] @ "426824000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427312500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427354500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 832 / 1000 [100.00%] @ "427376000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427864500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 427906500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 833 / 1000 [100.00%] @ "427928000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428416500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 834 / 1000 [100.00%] @ "428438000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 428926500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 835 / 1000 [100.00%] @ "428948000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429436500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 836 / 1000 [100.00%] @ "429458000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429946500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 837 / 1000 [100.00%] @ "429968000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430456500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 838 / 1000 [100.00%] @ "430478000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 430966500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431008500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 839 / 1000 [100.00%] @ "431030000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431518500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431560500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 840 / 1000 [100.00%] @ "431582000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432070500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432112500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 841 / 1000 [100.00%] @ "432134000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432622500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 432664500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 842 / 1000 [100.00%] @ "432686000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433174500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 843 / 1000 [100.00%] @ "433196000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 433684500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 844 / 1000 [100.00%] @ "433706000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434194500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 845 / 1000 [100.00%] @ "434216000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 434704500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 846 / 1000 [100.00%] @ "434726000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435214500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 847 / 1000 [100.00%] @ "435236000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 435724500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 848 / 1000 [100.00%] @ "435746000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436234500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436276500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 849 / 1000 [100.00%] @ "436298000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436786500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 436828500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 850 / 1000 [100.00%] @ "436850000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437338500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 851 / 1000 [100.00%] @ "437360000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 437848500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 852 / 1000 [100.00%] @ "437870000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438358500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 853 / 1000 [100.00%] @ "438380000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 438868500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 854 / 1000 [100.00%] @ "438890000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439378500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 855 / 1000 [100.00%] @ "439400000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 439888500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 856 / 1000 [100.00%] @ "439910000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440398500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 857 / 1000 [100.00%] @ "440420000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 440908500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 858 / 1000 [100.00%] @ "440930000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441418500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 859 / 1000 [100.00%] @ "441440000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 441928500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 860 / 1000 [100.00%] @ "441950000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442438500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442480500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 861 / 1000 [100.00%] @ "442502000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 442990500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443032500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 862 / 1000 [100.00%] @ "443054000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443542500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 443584500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 863 / 1000 [100.00%] @ "443606000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444094500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444136500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 864 / 1000 [100.00%] @ "444158000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 444646500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 865 / 1000 [100.00%] @ "444668000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445156500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 866 / 1000 [100.00%] @ "445178000"
// RTL Simulation : 867 / 1000 [100.00%] @ "445190000"
// RTL Simulation : 868 / 1000 [100.00%] @ "445202000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445690500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 445732500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 869 / 1000 [100.00%] @ "445754000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446242500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446284500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 870 / 1000 [100.00%] @ "446306000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446794500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 446836500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 871 / 1000 [100.00%] @ "446858000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447346500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447388500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 872 / 1000 [100.00%] @ "447410000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447898500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 447940500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 873 / 1000 [100.00%] @ "447962000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448450500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 448492500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 874 / 1000 [100.00%] @ "448514000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449002500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449044500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 875 / 1000 [100.00%] @ "449066000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 449554500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 876 / 1000 [100.00%] @ "449576000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450064500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 877 / 1000 [100.00%] @ "450086000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 450574500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 878 / 1000 [100.00%] @ "450596000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451084500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 879 / 1000 [100.00%] @ "451106000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 451594500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 880 / 1000 [100.00%] @ "451616000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452104500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 881 / 1000 [100.00%] @ "452126000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 452614500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 882 / 1000 [100.00%] @ "452636000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453124500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 883 / 1000 [100.00%] @ "453146000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 453634500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 884 / 1000 [100.00%] @ "453656000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454144500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 885 / 1000 [100.00%] @ "454166000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 454654500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 886 / 1000 [100.00%] @ "454676000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455164500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 887 / 1000 [100.00%] @ "455186000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 455674500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 888 / 1000 [100.00%] @ "455696000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456184500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 889 / 1000 [100.00%] @ "456206000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 456694500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 890 / 1000 [100.00%] @ "456716000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457204500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 891 / 1000 [100.00%] @ "457226000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 457714500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 892 / 1000 [100.00%] @ "457736000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458224500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 893 / 1000 [100.00%] @ "458246000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 458734500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 894 / 1000 [100.00%] @ "458756000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459244500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 895 / 1000 [100.00%] @ "459266000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 459754500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 896 / 1000 [100.00%] @ "459776000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460264500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 897 / 1000 [100.00%] @ "460286000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460774500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 460816500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 898 / 1000 [100.00%] @ "460838000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461326500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461368500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 899 / 1000 [100.00%] @ "461390000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 461878500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 900 / 1000 [100.00%] @ "461900000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462388500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 901 / 1000 [100.00%] @ "462410000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 462898500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 902 / 1000 [100.00%] @ "462920000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463408500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 903 / 1000 [100.00%] @ "463430000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463918500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 904 / 1000 [100.00%] @ "463940000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 464428500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 905 / 1000 [100.00%] @ "464450000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 464938500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 906 / 1000 [100.00%] @ "464960000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465448500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 907 / 1000 [100.00%] @ "465470000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 465958500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 908 / 1000 [100.00%] @ "465980000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466468500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 909 / 1000 [100.00%] @ "466490000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 466978500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467020500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 910 / 1000 [100.00%] @ "467042000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467530500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 467572500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 911 / 1000 [100.00%] @ "467594000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468082500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 912 / 1000 [100.00%] @ "468104000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 468592500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 913 / 1000 [100.00%] @ "468614000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 469102500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 914 / 1000 [100.00%] @ "469124000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 469612500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 915 / 1000 [100.00%] @ "469634000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 470122500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 916 / 1000 [100.00%] @ "470144000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 470632500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 470674500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 917 / 1000 [100.00%] @ "470696000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 471184500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 471226500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 918 / 1000 [100.00%] @ "471248000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 471736500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 919 / 1000 [100.00%] @ "471758000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 472246500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 920 / 1000 [100.00%] @ "472268000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 472756500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 921 / 1000 [100.00%] @ "472778000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 473266500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 922 / 1000 [100.00%] @ "473288000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 473776500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 473818500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 923 / 1000 [100.00%] @ "473840000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474328500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474370500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 924 / 1000 [100.00%] @ "474392000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474880500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 474922500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 925 / 1000 [100.00%] @ "474944000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 475432500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 475474500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 926 / 1000 [100.00%] @ "475496000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 475984500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 476026500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 927 / 1000 [100.00%] @ "476048000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 476536500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 928 / 1000 [100.00%] @ "476558000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 477046500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 477088500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 929 / 1000 [100.00%] @ "477110000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 477598500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 930 / 1000 [100.00%] @ "477620000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 478108500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 931 / 1000 [100.00%] @ "478130000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 478618500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 932 / 1000 [100.00%] @ "478640000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479128500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 933 / 1000 [100.00%] @ "479150000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479638500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479680500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 934 / 1000 [100.00%] @ "479702000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480190500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480232500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 935 / 1000 [100.00%] @ "480254000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480742500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 936 / 1000 [100.00%] @ "480764000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481252500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 937 / 1000 [100.00%] @ "481274000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481762500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 938 / 1000 [100.00%] @ "481784000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482272500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 939 / 1000 [100.00%] @ "482294000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482782500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 940 / 1000 [100.00%] @ "482804000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483292500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 941 / 1000 [100.00%] @ "483314000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483802500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 942 / 1000 [100.00%] @ "483824000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484312500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 943 / 1000 [100.00%] @ "484334000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484822500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 944 / 1000 [100.00%] @ "484844000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485332500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 945 / 1000 [100.00%] @ "485354000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485842500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 946 / 1000 [100.00%] @ "485864000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486352500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 947 / 1000 [100.00%] @ "486374000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486862500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 948 / 1000 [100.00%] @ "486884000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 487372500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 949 / 1000 [100.00%] @ "487394000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 487882500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 950 / 1000 [100.00%] @ "487904000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 488392500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 488434500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 951 / 1000 [100.00%] @ "488456000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 488944500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 488986500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 952 / 1000 [100.00%] @ "489008000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 489496500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 953 / 1000 [100.00%] @ "489518000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490006500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 954 / 1000 [100.00%] @ "490028000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 490516500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 955 / 1000 [100.00%] @ "490538000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 491026500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 956 / 1000 [100.00%] @ "491048000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 491536500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 491578500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 957 / 1000 [100.00%] @ "491600000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 492088500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 492130500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 958 / 1000 [100.00%] @ "492152000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 492640500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 492682500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 959 / 1000 [100.00%] @ "492704000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 493192500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 493234500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 960 / 1000 [100.00%] @ "493256000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 493744500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 961 / 1000 [100.00%] @ "493766000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 494254500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 962 / 1000 [100.00%] @ "494276000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 494764500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 494806500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 963 / 1000 [100.00%] @ "494828000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 495316500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 495358500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 964 / 1000 [100.00%] @ "495380000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 495868500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 965 / 1000 [100.00%] @ "495890000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 496378500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 966 / 1000 [100.00%] @ "496400000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 496888500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 496930500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 967 / 1000 [100.00%] @ "496952000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 497440500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 497482500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 968 / 1000 [100.00%] @ "497504000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 497992500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 969 / 1000 [100.00%] @ "498014000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 498502500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 970 / 1000 [100.00%] @ "498524000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 499012500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 971 / 1000 [100.00%] @ "499034000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 499522500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 972 / 1000 [100.00%] @ "499544000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 500032500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 973 / 1000 [100.00%] @ "500054000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 500542500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 974 / 1000 [100.00%] @ "500564000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 501052500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 975 / 1000 [100.00%] @ "501074000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 501562500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 976 / 1000 [100.00%] @ "501584000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 502072500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 502114500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 977 / 1000 [100.00%] @ "502136000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 502624500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 978 / 1000 [100.00%] @ "502646000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 503134500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 979 / 1000 [100.00%] @ "503156000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 503644500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 980 / 1000 [100.00%] @ "503666000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 504154500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 981 / 1000 [100.00%] @ "504176000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 504664500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 504706500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 982 / 1000 [100.00%] @ "504728000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 505216500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 505258500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 983 / 1000 [100.00%] @ "505280000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 505768500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 984 / 1000 [100.00%] @ "505790000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 506278500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 985 / 1000 [100.00%] @ "506300000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 506788500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 506830500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 986 / 1000 [100.00%] @ "506852000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 507340500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 507382500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 987 / 1000 [100.00%] @ "507404000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 507892500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 988 / 1000 [100.00%] @ "507914000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 508402500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 989 / 1000 [100.00%] @ "508424000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 508912500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 990 / 1000 [100.00%] @ "508934000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 509422500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 509464500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 991 / 1000 [100.00%] @ "509486000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 509974500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 510016500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 992 / 1000 [100.00%] @ "510038000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 510526500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 510568500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 993 / 1000 [100.00%] @ "510590000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 511078500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 511120500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 994 / 1000 [100.00%] @ "511142000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 511630500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 511672500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 995 / 1000 [100.00%] @ "511694000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 512182500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 512224500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 996 / 1000 [100.00%] @ "512246000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 512734500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 512776500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 997 / 1000 [100.00%] @ "512798000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 513286500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 513328500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 998 / 1000 [100.00%] @ "513350000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 513838500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 513880500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 999 / 1000 [100.00%] @ "513902000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 514390500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 514432500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_double_s_fu_49/dsub_64ns_64ns_64_13_full_dsp_1_U9/top_atan2_dsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1000 / 1000 [100.00%] @ "514454000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 514471500 ps : File "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_double/sim/verilog/top_atan2.autotb.v" Line 341
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2741.148 ; gain = 0.000 ; free physical = 49145 ; free virtual = 124362
## quit
INFO: xsimkernel Simulation Memory Usage: 134668 KB (Peak: 182272 KB), Simulation CPU Usage: 22460 ms
INFO: [Common 17-206] Exiting xsim at Mon Sep 26 11:30:48 2022...
INFO: [COSIM 212-316] Starting C post checking ...
total    error = 0.000034
relative error = 0.000000
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 69.58 seconds. CPU system time: 6.07 seconds. Elapsed time: 65.92 seconds; current allocated memory: 5.195 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-1510] Running: open_project hls_atan2_prj 
INFO: [HLS 200-10] Opening project '/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj'.
INFO: [HLS 200-1510] Running: set_top top_atan2 
INFO: [HLS 200-1510] Running: add_files cordic_atan2.cpp -cflags -DDB_SINGLE_PRECISION 
INFO: [HLS 200-10] Adding design file 'cordic_atan2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb cordic_test.cpp -cflags -DDB_SINGLE_PRECISION 
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_data 
INFO: [HLS 200-10] Adding test bench file 'test_data' to the project
INFO: [HLS 200-1510] Running: open_solution solution1_single -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl vhdl 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic_atan2.cpp in debug mode
   Generating csim.exe
../../../../cordic_test.cpp: In function ‘int main()’:
../../../../cordic_test.cpp:46:67: warning: ISO C++ forbids converting a string constant to ‘char*’ [-Wwrite-strings]
  read_file<N, 2, coord_t>("./test_data/input_data.txt", input_data);
                                                                   ^
../../../../cordic_test.cpp:47:69: warning: ISO C++ forbids converting a string constant to ‘char*’ [-Wwrite-strings]
  read_file<N, 1, phase_t>("./test_data/ref_results.txt", ref_results);
                                                                     ^
total    error = 0.000038
relative error = 0.000000
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.38 seconds. CPU system time: 0.58 seconds. Elapsed time: 1.06 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] Analyzing design file 'cordic_atan2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.44 seconds. CPU system time: 0.57 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.33.48.57.66.75.84.93.102.111.120.129)' into 'fp_struct<float>::to_float() const (.45.54.63.72.81.90.99.108.117.126)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.45.54.63.72.81.90.99.108.117.126)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_abs<float>(float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_abs.h:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float cordic_::atan2_generic<float>(float, float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'float cordic_::atan2_generic<float>(float, float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:677:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float cordic_::atan2_cordic_Q1<float>(float, float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:740:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.33.48.57.66.75.84.93.102.111.120.129)' into 'float cordic_::atan2_cordic_Q1<float>(float, float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:740:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(unsigned int)' into 'float cordic_::atan2_cordic_Q1<float>(float, float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:740:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float cordic_::atan2_cordic_Q1<float>(float, float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:740:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(unsigned int)' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'float generic_abs<float>(float)' into 'float cordic_::atan2_cordic<float>(float, float)' (/wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:754:0)
INFO: [HLS 214-178] Inlining function 'atan2f' into 'top_atan2(float, float, float*)' (cordic_atan2.cpp:124:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.72 seconds. CPU system time: 0.89 seconds. Elapsed time: 7.06 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.55 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'cordic_::atan2_cordic<float>' () automatically.
WARNING: [SYNCHK 200-23] /wrk/ci/prod/2022.1.1/rdi_builds/continuous/2022_06_03_3557992/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1102: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.17 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.408 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'cordic_::atan2_generic<float>' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'cordic_::atan2_cordic<float>' () automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_::atan2_generic<float>'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.41 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.666 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_atan2' ...
WARNING: [SYN 201-103] Legalizing function name 'atan2_generic<float>_Pipeline_1' to 'atan2_generic_float_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_generic<float>' to 'atan2_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_cordic<float>' to 'atan2_cordic_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_generic_float_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'Loop 1'
WARNING: [HLS 200-871] Estimated clock period (3.34391ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.5ns, effective delay budget: 2.5ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'atan2_generic_float_Pipeline_1' consists of the following:	'load' operation ('k') on local variable 'sh' [18]  (0 ns)
	'ashr' operation ('r.V') [38]  (1.47 ns)
	'sub' operation ('sub_ln130_1') [41]  (1.05 ns)
	'select' operation ('y.V') [43]  (0.392 ns)
	'store' operation ('y_V_write_ln167') of variable 'y.V' on local variable 'y.V' [60]  (0.427 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.667 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.667 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.669 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.669 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_generic_float_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atan2_generic_float_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_generic_float_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_30_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_generic_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_cordic_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.671 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_atan2/y0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_atan2/x0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_atan2/zn' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_atan2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_atan2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.674 GB.
INFO: [RTMG 210-279] Implementing memory 'top_atan2_atan2_generic_float_Pipeline_1_cordic_ctab_table_128_V_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.45 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.677 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_atan2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_atan2.
INFO: [HLS 200-789] **** Estimated Fmax: 299.05 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.95 seconds. CPU system time: 2.37 seconds. Elapsed time: 16.88 seconds; current allocated memory: 563.172 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling cordic_atan2.cpp_pre.cpp.tb.cpp
   Compiling cordic_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_atan2.cpp
   Compiling apatb_top_atan2_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
total    error = 0.000038
relative error = 0.000000
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2022.1.1 (64-bit)
  **** SW Build 3557992 on Fri Jun  3 09:56:20 MDT 2022
  **** IP Build 3556342 on Fri Jun  3 19:31:36 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/danieleb/.Xilinx/Vivado/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'top_atan2_fcmp_32ns_32ns_1_3_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_atan2_fcmp_32ns_32ns_1_3_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_atan2_fcmp_32ns_32ns_1_3_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'top_atan2_fdiv_32ns_32ns_32_30_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_atan2_fdiv_32ns_32ns_32_30_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_atan2_fdiv_32ns_32ns_32_30_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Mon Sep 26 11:31:25 2022...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.1.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_top_atan2_top glbl -Oenable_linking_all_libraries -prj top_atan2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_14 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s top_atan2 
Multi-threading is on. Using 26 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single/sim/verilog/ip/xil_defaultlib/top_atan2_fcmp_32ns_32ns_1_3_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_fcmp_32ns_32ns_1_3_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single/sim/verilog/ip/xil_defaultlib/top_atan2_fdiv_32ns_32ns_32_30_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_fdiv_32ns_32ns_32_30_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single/sim/verilog/ip/xil_defaultlib/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single/sim/verilog/top_atan2.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_atan2_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single/sim/verilog/top_atan2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single/sim/verilog/top_atan2_atan2_cordic_float_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_atan2_cordic_float_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single/sim/verilog/top_atan2_atan2_generic_float_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_atan2_generic_float_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single/sim/verilog/top_atan2_atan2_generic_float_Pipeline_1_cordic_ctab_table_128_V_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_atan2_generic_float_Pipeline_1_cordic_ctab_table_128_V_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single/sim/verilog/top_atan2_atan2_generic_float_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_atan2_generic_float_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single/sim/verilog/top_atan2_fcmp_32ns_32ns_1_3_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_fcmp_32ns_32ns_1_3_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single/sim/verilog/top_atan2_fdiv_32ns_32ns_32_30_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_fdiv_32ns_32ns_32_30_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single/sim/verilog/top_atan2_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single/sim/verilog/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_fsub_32ns_32ns_32_10_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_atan2_atan2_generic_float_Pi...
Compiling module xil_defaultlib.top_atan2_flow_control_loop_pipe...
Compiling module xil_defaultlib.top_atan2_atan2_generic_float_Pi...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="zynqup...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.top_atan2_fdiv_32ns_32ns_32_30_n...
Compiling module xil_defaultlib.top_atan2_fdiv_32ns_32ns_32_30_n...
Compiling module xil_defaultlib.top_atan2_atan2_generic_float_s
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,bcascreg=0,breg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xczu9eg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.top_atan2_fsub_32ns_32ns_32_10_f...
Compiling module xil_defaultlib.top_atan2_fsub_32ns_32ns_32_10_f...
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="zynqupl...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.top_atan2_fcmp_32ns_32ns_1_3_no_...
Compiling module xil_defaultlib.top_atan2_fcmp_32ns_32ns_1_3_no_...
Compiling module xil_defaultlib.top_atan2_atan2_cordic_float_s
Compiling module xil_defaultlib.top_atan2
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_atan2_top
Compiling module work.glbl
Built simulation snapshot top_atan2

****** xsim v2022.1.1 (64-bit)
  **** SW Build 3557992 on Fri Jun  3 09:56:20 MDT 2022
  **** IP Build 3556342 on Fri Jun  3 19:31:36 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/top_atan2/xsim_script.tcl
# xsim {top_atan2} -autoloadwcfg -tclbatch {top_atan2.tcl}
Time resolution is 1 ps
source top_atan2.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1000 [0.00%] @ "107000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1000 [100.00%] @ "419000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 676500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 709500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 1000 [100.00%] @ "728000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 985500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 1000 [100.00%] @ "1004000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1261500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 4 / 1000 [100.00%] @ "1280000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1537500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 5 / 1000 [100.00%] @ "1556000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1813500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 6 / 1000 [100.00%] @ "1832000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2089500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2122500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 7 / 1000 [100.00%] @ "2141000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2398500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2431500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 8 / 1000 [100.00%] @ "2450000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2707500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2740500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 9 / 1000 [100.00%] @ "2759000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3016500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3049500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 10 / 1000 [100.00%] @ "3068000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 11 / 1000 [100.00%] @ "3344000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3601500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 12 / 1000 [100.00%] @ "3620000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3877500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3910500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 13 / 1000 [100.00%] @ "3929000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4186500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4219500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 14 / 1000 [100.00%] @ "4238000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4495500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4528500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 15 / 1000 [100.00%] @ "4547000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4804500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4837500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 16 / 1000 [100.00%] @ "4856000"
// RTL Simulation : 17 / 1000 [100.00%] @ "4868000"
// RTL Simulation : 18 / 1000 [100.00%] @ "4880000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5137500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 19 / 1000 [100.00%] @ "5156000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5413500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 20 / 1000 [100.00%] @ "5432000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5689500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 21 / 1000 [100.00%] @ "5708000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5965500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5998500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 22 / 1000 [100.00%] @ "6017000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6274500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6307500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 23 / 1000 [100.00%] @ "6326000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6583500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6616500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 24 / 1000 [100.00%] @ "6635000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6892500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6925500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 25 / 1000 [100.00%] @ "6944000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7201500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7234500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 26 / 1000 [100.00%] @ "7253000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7510500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7543500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 27 / 1000 [100.00%] @ "7562000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7819500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 28 / 1000 [100.00%] @ "7838000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8095500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 29 / 1000 [100.00%] @ "8114000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8371500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 30 / 1000 [100.00%] @ "8390000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8647500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 31 / 1000 [100.00%] @ "8666000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8923500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 32 / 1000 [100.00%] @ "8942000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9199500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 33 / 1000 [100.00%] @ "9218000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9238500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 34 / 1000 [100.00%] @ "9257000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9277500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 35 / 1000 [100.00%] @ "9296000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9553500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 36 / 1000 [100.00%] @ "9572000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9829500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 37 / 1000 [100.00%] @ "9848000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10105500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 38 / 1000 [100.00%] @ "10124000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10381500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 39 / 1000 [100.00%] @ "10400000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10420500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 40 / 1000 [100.00%] @ "10439000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10696500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 41 / 1000 [100.00%] @ "10715000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10972500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 42 / 1000 [100.00%] @ "10991000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11248500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 43 / 1000 [100.00%] @ "11267000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11524500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11557500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 44 / 1000 [100.00%] @ "11576000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11833500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11866500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 45 / 1000 [100.00%] @ "11885000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12142500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12175500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 46 / 1000 [100.00%] @ "12194000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12451500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 47 / 1000 [100.00%] @ "12470000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12727500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 48 / 1000 [100.00%] @ "12746000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13003500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13036500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 49 / 1000 [100.00%] @ "13055000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13312500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13345500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 50 / 1000 [100.00%] @ "13364000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13621500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 51 / 1000 [100.00%] @ "13640000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13897500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 52 / 1000 [100.00%] @ "13916000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14173500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 53 / 1000 [100.00%] @ "14192000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14449500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 54 / 1000 [100.00%] @ "14468000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14725500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14758500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 55 / 1000 [100.00%] @ "14777000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15034500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15067500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 56 / 1000 [100.00%] @ "15086000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15343500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 57 / 1000 [100.00%] @ "15362000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15619500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 58 / 1000 [100.00%] @ "15638000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15895500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 59 / 1000 [100.00%] @ "15914000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16171500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16204500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 60 / 1000 [100.00%] @ "16223000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16480500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16513500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 61 / 1000 [100.00%] @ "16532000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16789500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16822500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 62 / 1000 [100.00%] @ "16841000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17098500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17131500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 63 / 1000 [100.00%] @ "17150000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17407500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17440500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 64 / 1000 [100.00%] @ "17459000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17716500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17749500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 65 / 1000 [100.00%] @ "17768000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18025500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 66 / 1000 [100.00%] @ "18044000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18301500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 67 / 1000 [100.00%] @ "18320000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18577500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 68 / 1000 [100.00%] @ "18596000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18616500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 69 / 1000 [100.00%] @ "18635000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18892500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 70 / 1000 [100.00%] @ "18911000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19168500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 71 / 1000 [100.00%] @ "19187000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19444500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 72 / 1000 [100.00%] @ "19463000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19720500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 73 / 1000 [100.00%] @ "19739000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19759500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 74 / 1000 [100.00%] @ "19778000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20035500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 75 / 1000 [100.00%] @ "20054000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20311500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 76 / 1000 [100.00%] @ "20330000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20587500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 77 / 1000 [100.00%] @ "20606000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20863500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20896500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 78 / 1000 [100.00%] @ "20915000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21172500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21205500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 79 / 1000 [100.00%] @ "21224000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21481500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21514500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 80 / 1000 [100.00%] @ "21533000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21790500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21823500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 81 / 1000 [100.00%] @ "21842000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22099500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22132500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 82 / 1000 [100.00%] @ "22151000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22408500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22441500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 83 / 1000 [100.00%] @ "22460000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22717500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22750500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 84 / 1000 [100.00%] @ "22769000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23026500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23059500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 85 / 1000 [100.00%] @ "23078000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23335500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23368500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 86 / 1000 [100.00%] @ "23387000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23644500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23677500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 87 / 1000 [100.00%] @ "23696000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23953500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23986500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 88 / 1000 [100.00%] @ "24005000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24262500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 89 / 1000 [100.00%] @ "24281000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24538500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 90 / 1000 [100.00%] @ "24557000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24814500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 91 / 1000 [100.00%] @ "24833000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25090500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 92 / 1000 [100.00%] @ "25109000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25366500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 93 / 1000 [100.00%] @ "25385000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25642500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25675500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 94 / 1000 [100.00%] @ "25694000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25951500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25984500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 95 / 1000 [100.00%] @ "26003000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26260500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26293500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 96 / 1000 [100.00%] @ "26312000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26569500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 97 / 1000 [100.00%] @ "26588000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26845500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 98 / 1000 [100.00%] @ "26864000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27121500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 99 / 1000 [100.00%] @ "27140000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27397500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 100 / 1000 [100.00%] @ "27416000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27673500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 101 / 1000 [100.00%] @ "27692000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27949500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 102 / 1000 [100.00%] @ "27968000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28225500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 103 / 1000 [100.00%] @ "28244000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28501500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 104 / 1000 [100.00%] @ "28520000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28777500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28810500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 105 / 1000 [100.00%] @ "28829000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29086500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29119500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 106 / 1000 [100.00%] @ "29138000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29395500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29428500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 107 / 1000 [100.00%] @ "29447000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29704500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29737500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 108 / 1000 [100.00%] @ "29756000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30013500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 109 / 1000 [100.00%] @ "30032000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30289500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 110 / 1000 [100.00%] @ "30308000"
// RTL Simulation : 111 / 1000 [100.00%] @ "30320000"
// RTL Simulation : 112 / 1000 [100.00%] @ "30332000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30589500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 113 / 1000 [100.00%] @ "30608000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30865500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 114 / 1000 [100.00%] @ "30884000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31141500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31174500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 115 / 1000 [100.00%] @ "31193000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31450500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31483500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 116 / 1000 [100.00%] @ "31502000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31759500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31792500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 117 / 1000 [100.00%] @ "31811000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32068500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32101500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 118 / 1000 [100.00%] @ "32120000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32377500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32410500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 119 / 1000 [100.00%] @ "32429000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32686500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32719500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 120 / 1000 [100.00%] @ "32738000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32995500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33028500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 121 / 1000 [100.00%] @ "33047000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33304500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33337500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 122 / 1000 [100.00%] @ "33356000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33613500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33646500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 123 / 1000 [100.00%] @ "33665000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33922500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33955500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 124 / 1000 [100.00%] @ "33974000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34231500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 125 / 1000 [100.00%] @ "34250000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34507500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 126 / 1000 [100.00%] @ "34526000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34783500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34816500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 127 / 1000 [100.00%] @ "34835000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35092500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35125500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 128 / 1000 [100.00%] @ "35144000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35401500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35434500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 129 / 1000 [100.00%] @ "35453000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35710500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35743500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 130 / 1000 [100.00%] @ "35762000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36019500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 131 / 1000 [100.00%] @ "36038000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36295500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 132 / 1000 [100.00%] @ "36314000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36571500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 133 / 1000 [100.00%] @ "36590000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36847500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 134 / 1000 [100.00%] @ "36866000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37123500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 135 / 1000 [100.00%] @ "37142000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37399500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 136 / 1000 [100.00%] @ "37418000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37675500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37708500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 137 / 1000 [100.00%] @ "37727000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37984500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38017500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 138 / 1000 [100.00%] @ "38036000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38293500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38326500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 139 / 1000 [100.00%] @ "38345000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38602500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38635500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 140 / 1000 [100.00%] @ "38654000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38911500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38944500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 141 / 1000 [100.00%] @ "38963000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39220500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 142 / 1000 [100.00%] @ "39239000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39496500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 143 / 1000 [100.00%] @ "39515000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39772500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39805500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 144 / 1000 [100.00%] @ "39824000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40081500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40114500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 145 / 1000 [100.00%] @ "40133000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40390500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 146 / 1000 [100.00%] @ "40409000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40666500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 147 / 1000 [100.00%] @ "40685000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40942500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 148 / 1000 [100.00%] @ "40961000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41218500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 149 / 1000 [100.00%] @ "41237000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41494500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 150 / 1000 [100.00%] @ "41513000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41770500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 151 / 1000 [100.00%] @ "41789000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42046500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42079500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 152 / 1000 [100.00%] @ "42098000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42355500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42388500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 153 / 1000 [100.00%] @ "42407000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42664500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42697500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 154 / 1000 [100.00%] @ "42716000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42973500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43006500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 155 / 1000 [100.00%] @ "43025000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43282500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 156 / 1000 [100.00%] @ "43301000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43558500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 157 / 1000 [100.00%] @ "43577000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43597500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 158 / 1000 [100.00%] @ "43616000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43636500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 159 / 1000 [100.00%] @ "43655000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43912500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 160 / 1000 [100.00%] @ "43931000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44188500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 161 / 1000 [100.00%] @ "44207000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44464500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 162 / 1000 [100.00%] @ "44483000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44740500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 163 / 1000 [100.00%] @ "44759000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45016500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 164 / 1000 [100.00%] @ "45035000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45292500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 165 / 1000 [100.00%] @ "45311000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45568500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 166 / 1000 [100.00%] @ "45587000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45844500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 167 / 1000 [100.00%] @ "45863000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46120500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 168 / 1000 [100.00%] @ "46139000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46396500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46429500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 169 / 1000 [100.00%] @ "46448000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46705500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46738500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 170 / 1000 [100.00%] @ "46757000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47014500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47047500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 171 / 1000 [100.00%] @ "47066000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47323500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47356500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 172 / 1000 [100.00%] @ "47375000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47632500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 173 / 1000 [100.00%] @ "47651000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47908500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 174 / 1000 [100.00%] @ "47927000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48184500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 175 / 1000 [100.00%] @ "48203000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48460500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48493500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 176 / 1000 [100.00%] @ "48512000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48769500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48802500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 177 / 1000 [100.00%] @ "48821000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49078500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 178 / 1000 [100.00%] @ "49097000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49354500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 179 / 1000 [100.00%] @ "49373000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49630500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 180 / 1000 [100.00%] @ "49649000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49906500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 181 / 1000 [100.00%] @ "49925000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50182500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 182 / 1000 [100.00%] @ "50201000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50458500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 183 / 1000 [100.00%] @ "50477000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50734500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 184 / 1000 [100.00%] @ "50753000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51010500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 185 / 1000 [100.00%] @ "51029000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51286500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51319500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 186 / 1000 [100.00%] @ "51338000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51595500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51628500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 187 / 1000 [100.00%] @ "51647000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51904500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51937500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 188 / 1000 [100.00%] @ "51956000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52213500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52246500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 189 / 1000 [100.00%] @ "52265000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52522500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52555500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 190 / 1000 [100.00%] @ "52574000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52831500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 191 / 1000 [100.00%] @ "52850000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53107500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 192 / 1000 [100.00%] @ "53126000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53383500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53416500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 193 / 1000 [100.00%] @ "53435000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53692500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53725500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 194 / 1000 [100.00%] @ "53744000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54001500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 195 / 1000 [100.00%] @ "54020000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54277500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 196 / 1000 [100.00%] @ "54296000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54553500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 197 / 1000 [100.00%] @ "54572000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54829500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 198 / 1000 [100.00%] @ "54848000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55105500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 199 / 1000 [100.00%] @ "55124000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55381500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 200 / 1000 [100.00%] @ "55400000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55657500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 201 / 1000 [100.00%] @ "55676000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55933500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 202 / 1000 [100.00%] @ "55952000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56209500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 203 / 1000 [100.00%] @ "56228000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56485500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 204 / 1000 [100.00%] @ "56504000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56761500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 205 / 1000 [100.00%] @ "56780000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57037500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 206 / 1000 [100.00%] @ "57056000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57313500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 207 / 1000 [100.00%] @ "57332000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57589500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 208 / 1000 [100.00%] @ "57608000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57865500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 209 / 1000 [100.00%] @ "57884000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58141500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 210 / 1000 [100.00%] @ "58160000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58417500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 211 / 1000 [100.00%] @ "58436000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58693500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 212 / 1000 [100.00%] @ "58712000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58969500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 213 / 1000 [100.00%] @ "58988000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59245500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 214 / 1000 [100.00%] @ "59264000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59521500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 215 / 1000 [100.00%] @ "59540000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59797500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 216 / 1000 [100.00%] @ "59816000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60073500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 217 / 1000 [100.00%] @ "60092000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60349500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 218 / 1000 [100.00%] @ "60368000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60625500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60658500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 219 / 1000 [100.00%] @ "60677000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60934500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60967500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 220 / 1000 [100.00%] @ "60986000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61243500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61276500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 221 / 1000 [100.00%] @ "61295000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61552500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61585500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 222 / 1000 [100.00%] @ "61604000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61861500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 223 / 1000 [100.00%] @ "61880000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62137500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62170500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 224 / 1000 [100.00%] @ "62189000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62446500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62479500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 225 / 1000 [100.00%] @ "62498000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62755500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62788500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 226 / 1000 [100.00%] @ "62807000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63064500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63097500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 227 / 1000 [100.00%] @ "63116000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63373500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 228 / 1000 [100.00%] @ "63392000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63649500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 229 / 1000 [100.00%] @ "63668000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63925500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63958500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 230 / 1000 [100.00%] @ "63977000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64234500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64267500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 231 / 1000 [100.00%] @ "64286000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64543500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64576500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 232 / 1000 [100.00%] @ "64595000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64852500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 233 / 1000 [100.00%] @ "64871000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65128500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 234 / 1000 [100.00%] @ "65147000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65404500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 235 / 1000 [100.00%] @ "65423000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65680500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 236 / 1000 [100.00%] @ "65699000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65956500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 237 / 1000 [100.00%] @ "65975000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66232500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 238 / 1000 [100.00%] @ "66251000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66508500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 239 / 1000 [100.00%] @ "66527000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66784500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 240 / 1000 [100.00%] @ "66803000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67060500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 241 / 1000 [100.00%] @ "67079000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67336500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 242 / 1000 [100.00%] @ "67355000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67612500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 243 / 1000 [100.00%] @ "67631000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67888500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67921500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 244 / 1000 [100.00%] @ "67940000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68197500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68230500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 245 / 1000 [100.00%] @ "68249000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68506500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68539500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 246 / 1000 [100.00%] @ "68558000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68815500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68848500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 247 / 1000 [100.00%] @ "68867000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69124500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69157500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 248 / 1000 [100.00%] @ "69176000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69433500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 249 / 1000 [100.00%] @ "69452000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69709500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 250 / 1000 [100.00%] @ "69728000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69985500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 251 / 1000 [100.00%] @ "70004000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70261500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 252 / 1000 [100.00%] @ "70280000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70537500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70570500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 253 / 1000 [100.00%] @ "70589000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70846500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70879500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 254 / 1000 [100.00%] @ "70898000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71155500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 255 / 1000 [100.00%] @ "71174000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71431500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 256 / 1000 [100.00%] @ "71450000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71707500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71740500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 257 / 1000 [100.00%] @ "71759000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72016500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72049500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 258 / 1000 [100.00%] @ "72068000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72325500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72358500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 259 / 1000 [100.00%] @ "72377000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72634500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72667500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 260 / 1000 [100.00%] @ "72686000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72943500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 261 / 1000 [100.00%] @ "72962000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73219500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 262 / 1000 [100.00%] @ "73238000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73495500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73528500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 263 / 1000 [100.00%] @ "73547000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73804500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73837500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 264 / 1000 [100.00%] @ "73856000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74113500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74146500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 265 / 1000 [100.00%] @ "74165000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74422500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74455500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 266 / 1000 [100.00%] @ "74474000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74731500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74764500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 267 / 1000 [100.00%] @ "74783000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75040500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75073500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 268 / 1000 [100.00%] @ "75092000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75349500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 269 / 1000 [100.00%] @ "75368000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75625500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 270 / 1000 [100.00%] @ "75644000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75901500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 271 / 1000 [100.00%] @ "75920000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76177500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 272 / 1000 [100.00%] @ "76196000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76453500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 273 / 1000 [100.00%] @ "76472000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76729500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 274 / 1000 [100.00%] @ "76748000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77005500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77038500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 275 / 1000 [100.00%] @ "77057000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77314500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77347500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 276 / 1000 [100.00%] @ "77366000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77623500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 277 / 1000 [100.00%] @ "77642000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77899500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 278 / 1000 [100.00%] @ "77918000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78175500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 279 / 1000 [100.00%] @ "78194000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78451500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 280 / 1000 [100.00%] @ "78470000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78727500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 281 / 1000 [100.00%] @ "78746000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79003500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79036500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 282 / 1000 [100.00%] @ "79055000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79312500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79345500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 283 / 1000 [100.00%] @ "79364000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79621500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 284 / 1000 [100.00%] @ "79640000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79897500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 285 / 1000 [100.00%] @ "79916000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80173500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 286 / 1000 [100.00%] @ "80192000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80449500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 287 / 1000 [100.00%] @ "80468000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80725500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 288 / 1000 [100.00%] @ "80744000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81001500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 289 / 1000 [100.00%] @ "81020000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81277500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 290 / 1000 [100.00%] @ "81296000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81553500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 291 / 1000 [100.00%] @ "81572000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81829500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 292 / 1000 [100.00%] @ "81848000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82105500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 293 / 1000 [100.00%] @ "82124000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82381500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82414500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 294 / 1000 [100.00%] @ "82433000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82690500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82723500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 295 / 1000 [100.00%] @ "82742000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82999500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83032500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 296 / 1000 [100.00%] @ "83051000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83308500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83341500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 297 / 1000 [100.00%] @ "83360000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83617500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83650500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 298 / 1000 [100.00%] @ "83669000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83926500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83959500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 299 / 1000 [100.00%] @ "83978000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84235500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84268500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 300 / 1000 [100.00%] @ "84287000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84544500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84577500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 301 / 1000 [100.00%] @ "84596000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84853500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84886500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 302 / 1000 [100.00%] @ "84905000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85162500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 303 / 1000 [100.00%] @ "85181000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85438500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 304 / 1000 [100.00%] @ "85457000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85714500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 305 / 1000 [100.00%] @ "85733000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85990500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 306 / 1000 [100.00%] @ "86009000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86266500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 307 / 1000 [100.00%] @ "86285000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86542500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 308 / 1000 [100.00%] @ "86561000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86818500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 309 / 1000 [100.00%] @ "86837000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87094500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 310 / 1000 [100.00%] @ "87113000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87370500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 311 / 1000 [100.00%] @ "87389000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87646500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 312 / 1000 [100.00%] @ "87665000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87922500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 313 / 1000 [100.00%] @ "87941000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88198500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 314 / 1000 [100.00%] @ "88217000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88474500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88507500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 315 / 1000 [100.00%] @ "88526000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88783500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88816500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 316 / 1000 [100.00%] @ "88835000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89092500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89125500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 317 / 1000 [100.00%] @ "89144000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89401500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89434500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 318 / 1000 [100.00%] @ "89453000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89710500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89743500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 319 / 1000 [100.00%] @ "89762000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90019500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 320 / 1000 [100.00%] @ "90038000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90295500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 321 / 1000 [100.00%] @ "90314000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90571500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90604500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 322 / 1000 [100.00%] @ "90623000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90880500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90913500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 323 / 1000 [100.00%] @ "90932000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91189500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91222500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 324 / 1000 [100.00%] @ "91241000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91498500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91531500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 325 / 1000 [100.00%] @ "91550000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91807500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91840500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 326 / 1000 [100.00%] @ "91859000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92116500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 327 / 1000 [100.00%] @ "92135000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92392500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92425500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 328 / 1000 [100.00%] @ "92444000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92701500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92734500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 329 / 1000 [100.00%] @ "92753000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93010500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 330 / 1000 [100.00%] @ "93029000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93286500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 331 / 1000 [100.00%] @ "93305000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93562500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 332 / 1000 [100.00%] @ "93581000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93838500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 333 / 1000 [100.00%] @ "93857000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94114500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94147500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 334 / 1000 [100.00%] @ "94166000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94423500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94456500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 335 / 1000 [100.00%] @ "94475000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94732500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94765500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 336 / 1000 [100.00%] @ "94784000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95041500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95074500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 337 / 1000 [100.00%] @ "95093000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95350500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 338 / 1000 [100.00%] @ "95369000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95626500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 339 / 1000 [100.00%] @ "95645000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95902500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 340 / 1000 [100.00%] @ "95921000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96178500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 341 / 1000 [100.00%] @ "96197000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96454500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 342 / 1000 [100.00%] @ "96473000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96730500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 343 / 1000 [100.00%] @ "96749000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97006500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 344 / 1000 [100.00%] @ "97025000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97282500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 345 / 1000 [100.00%] @ "97301000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97558500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 346 / 1000 [100.00%] @ "97577000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97834500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97867500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 347 / 1000 [100.00%] @ "97886000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98143500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98176500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 348 / 1000 [100.00%] @ "98195000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98452500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98485500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 349 / 1000 [100.00%] @ "98504000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98761500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98794500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 350 / 1000 [100.00%] @ "98813000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99070500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 351 / 1000 [100.00%] @ "99089000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99346500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 352 / 1000 [100.00%] @ "99365000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99622500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99655500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 353 / 1000 [100.00%] @ "99674000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99931500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99964500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 354 / 1000 [100.00%] @ "99983000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100240500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100273500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 355 / 1000 [100.00%] @ "100292000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100549500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100582500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 356 / 1000 [100.00%] @ "100601000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100858500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 357 / 1000 [100.00%] @ "100877000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101134500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 358 / 1000 [100.00%] @ "101153000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101410500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101443500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 359 / 1000 [100.00%] @ "101462000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101719500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101752500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 360 / 1000 [100.00%] @ "101771000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102028500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102061500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 361 / 1000 [100.00%] @ "102080000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102337500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102370500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 362 / 1000 [100.00%] @ "102389000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102646500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102679500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 363 / 1000 [100.00%] @ "102698000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102955500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102988500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 364 / 1000 [100.00%] @ "103007000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103264500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103297500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 365 / 1000 [100.00%] @ "103316000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103573500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103606500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 366 / 1000 [100.00%] @ "103625000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103882500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103915500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 367 / 1000 [100.00%] @ "103934000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104191500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 368 / 1000 [100.00%] @ "104210000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104467500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 369 / 1000 [100.00%] @ "104486000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104743500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 370 / 1000 [100.00%] @ "104762000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105019500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 371 / 1000 [100.00%] @ "105038000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105295500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105328500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 372 / 1000 [100.00%] @ "105347000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105604500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105637500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 373 / 1000 [100.00%] @ "105656000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105913500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 374 / 1000 [100.00%] @ "105932000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106189500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106222500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 375 / 1000 [100.00%] @ "106241000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106498500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106531500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 376 / 1000 [100.00%] @ "106550000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106807500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106840500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 377 / 1000 [100.00%] @ "106859000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107116500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107149500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 378 / 1000 [100.00%] @ "107168000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107425500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107458500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 379 / 1000 [100.00%] @ "107477000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107734500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107767500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 380 / 1000 [100.00%] @ "107786000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108043500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108076500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 381 / 1000 [100.00%] @ "108095000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108352500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108385500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 382 / 1000 [100.00%] @ "108404000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108661500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 383 / 1000 [100.00%] @ "108680000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108937500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 384 / 1000 [100.00%] @ "108956000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109213500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 385 / 1000 [100.00%] @ "109232000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109489500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 386 / 1000 [100.00%] @ "109508000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109765500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 387 / 1000 [100.00%] @ "109784000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110041500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 388 / 1000 [100.00%] @ "110060000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110317500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 389 / 1000 [100.00%] @ "110336000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110593500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 390 / 1000 [100.00%] @ "110612000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110869500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 391 / 1000 [100.00%] @ "110888000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111145500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 392 / 1000 [100.00%] @ "111164000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111421500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 393 / 1000 [100.00%] @ "111440000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111697500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 394 / 1000 [100.00%] @ "111716000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111973500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 395 / 1000 [100.00%] @ "111992000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112249500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112282500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 396 / 1000 [100.00%] @ "112301000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112558500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112591500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 397 / 1000 [100.00%] @ "112610000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112867500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112900500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 398 / 1000 [100.00%] @ "112919000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113176500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113209500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 399 / 1000 [100.00%] @ "113228000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113485500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 400 / 1000 [100.00%] @ "113504000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113761500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 401 / 1000 [100.00%] @ "113780000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114037500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 402 / 1000 [100.00%] @ "114056000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114313500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 403 / 1000 [100.00%] @ "114332000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114589500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 404 / 1000 [100.00%] @ "114608000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114865500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 405 / 1000 [100.00%] @ "114884000"
// RTL Simulation : 406 / 1000 [100.00%] @ "114896000"
// RTL Simulation : 407 / 1000 [100.00%] @ "114908000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115165500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 408 / 1000 [100.00%] @ "115184000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115441500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 409 / 1000 [100.00%] @ "115460000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115717500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 410 / 1000 [100.00%] @ "115736000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115993500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 411 / 1000 [100.00%] @ "116012000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116269500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 412 / 1000 [100.00%] @ "116288000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116545500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 413 / 1000 [100.00%] @ "116564000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116821500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 414 / 1000 [100.00%] @ "116840000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117097500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 415 / 1000 [100.00%] @ "117116000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117373500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 416 / 1000 [100.00%] @ "117392000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117649500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 417 / 1000 [100.00%] @ "117668000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117925500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117958500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 418 / 1000 [100.00%] @ "117977000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118234500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118267500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 419 / 1000 [100.00%] @ "118286000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118543500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118576500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 420 / 1000 [100.00%] @ "118595000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118852500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118885500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 421 / 1000 [100.00%] @ "118904000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119161500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 422 / 1000 [100.00%] @ "119180000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119437500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 423 / 1000 [100.00%] @ "119456000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119713500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 424 / 1000 [100.00%] @ "119732000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119989500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120022500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 425 / 1000 [100.00%] @ "120041000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120298500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120331500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 426 / 1000 [100.00%] @ "120350000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120607500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 427 / 1000 [100.00%] @ "120626000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120883500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 428 / 1000 [100.00%] @ "120902000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121159500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121192500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 429 / 1000 [100.00%] @ "121211000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121468500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121501500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 430 / 1000 [100.00%] @ "121520000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121777500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121810500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 431 / 1000 [100.00%] @ "121829000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122086500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122119500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 432 / 1000 [100.00%] @ "122138000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122395500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122428500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 433 / 1000 [100.00%] @ "122447000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122704500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122737500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 434 / 1000 [100.00%] @ "122756000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123013500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 435 / 1000 [100.00%] @ "123032000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123289500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 436 / 1000 [100.00%] @ "123308000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123565500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123598500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 437 / 1000 [100.00%] @ "123617000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123874500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123907500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 438 / 1000 [100.00%] @ "123926000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124183500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 439 / 1000 [100.00%] @ "124202000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124459500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 440 / 1000 [100.00%] @ "124478000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124735500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 441 / 1000 [100.00%] @ "124754000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125011500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125044500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 442 / 1000 [100.00%] @ "125063000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125320500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 443 / 1000 [100.00%] @ "125339000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125596500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 444 / 1000 [100.00%] @ "125615000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125872500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 445 / 1000 [100.00%] @ "125891000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126148500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 446 / 1000 [100.00%] @ "126167000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126424500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 447 / 1000 [100.00%] @ "126443000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126700500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 448 / 1000 [100.00%] @ "126719000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126976500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 449 / 1000 [100.00%] @ "126995000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127252500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 450 / 1000 [100.00%] @ "127271000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127528500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 451 / 1000 [100.00%] @ "127547000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127804500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 452 / 1000 [100.00%] @ "127823000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128080500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 453 / 1000 [100.00%] @ "128099000"
// RTL Simulation : 454 / 1000 [100.00%] @ "128111000"
// RTL Simulation : 455 / 1000 [100.00%] @ "128123000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128380500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 456 / 1000 [100.00%] @ "128399000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128656500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 457 / 1000 [100.00%] @ "128675000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128932500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 458 / 1000 [100.00%] @ "128951000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129208500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 459 / 1000 [100.00%] @ "129227000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129484500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 460 / 1000 [100.00%] @ "129503000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129760500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 461 / 1000 [100.00%] @ "129779000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130036500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130069500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 462 / 1000 [100.00%] @ "130088000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130345500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130378500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 463 / 1000 [100.00%] @ "130397000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130654500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130687500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 464 / 1000 [100.00%] @ "130706000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130963500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130996500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 465 / 1000 [100.00%] @ "131015000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131272500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131305500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 466 / 1000 [100.00%] @ "131324000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131581500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131614500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 467 / 1000 [100.00%] @ "131633000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131890500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 468 / 1000 [100.00%] @ "131909000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132166500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 469 / 1000 [100.00%] @ "132185000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132442500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132475500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 470 / 1000 [100.00%] @ "132494000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132751500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132784500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 471 / 1000 [100.00%] @ "132803000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133060500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 472 / 1000 [100.00%] @ "133079000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133336500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 473 / 1000 [100.00%] @ "133355000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133612500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 474 / 1000 [100.00%] @ "133631000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133888500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 475 / 1000 [100.00%] @ "133907000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134164500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134197500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 476 / 1000 [100.00%] @ "134216000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134473500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134506500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 477 / 1000 [100.00%] @ "134525000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134782500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134815500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 478 / 1000 [100.00%] @ "134834000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135091500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135124500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 479 / 1000 [100.00%] @ "135143000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135400500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135433500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 480 / 1000 [100.00%] @ "135452000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135709500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135742500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 481 / 1000 [100.00%] @ "135761000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136018500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 482 / 1000 [100.00%] @ "136037000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136294500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 483 / 1000 [100.00%] @ "136313000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136570500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 484 / 1000 [100.00%] @ "136589000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136846500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 485 / 1000 [100.00%] @ "136865000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137122500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137155500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 486 / 1000 [100.00%] @ "137174000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137431500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137464500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 487 / 1000 [100.00%] @ "137483000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137740500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 488 / 1000 [100.00%] @ "137759000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138016500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 489 / 1000 [100.00%] @ "138035000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138292500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 490 / 1000 [100.00%] @ "138311000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138568500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 491 / 1000 [100.00%] @ "138587000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138844500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 492 / 1000 [100.00%] @ "138863000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139120500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 493 / 1000 [100.00%] @ "139139000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139396500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 494 / 1000 [100.00%] @ "139415000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139672500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 495 / 1000 [100.00%] @ "139691000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139948500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139981500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 496 / 1000 [100.00%] @ "140000000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140257500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140290500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 497 / 1000 [100.00%] @ "140309000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140566500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140599500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 498 / 1000 [100.00%] @ "140618000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140875500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140908500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 499 / 1000 [100.00%] @ "140927000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141184500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141217500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 500 / 1000 [100.00%] @ "141236000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141493500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141526500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 501 / 1000 [100.00%] @ "141545000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141802500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141835500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 502 / 1000 [100.00%] @ "141854000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142111500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 503 / 1000 [100.00%] @ "142130000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142387500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 504 / 1000 [100.00%] @ "142406000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142663500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142696500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 505 / 1000 [100.00%] @ "142715000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142972500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143005500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 506 / 1000 [100.00%] @ "143024000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143281500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143314500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 507 / 1000 [100.00%] @ "143333000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143590500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143623500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 508 / 1000 [100.00%] @ "143642000"
// RTL Simulation : 509 / 1000 [100.00%] @ "143654000"
// RTL Simulation : 510 / 1000 [100.00%] @ "143666000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143923500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 511 / 1000 [100.00%] @ "143942000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144199500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 512 / 1000 [100.00%] @ "144218000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144475500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144508500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 513 / 1000 [100.00%] @ "144527000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144784500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 514 / 1000 [100.00%] @ "144803000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145060500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 515 / 1000 [100.00%] @ "145079000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145336500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 516 / 1000 [100.00%] @ "145355000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145612500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 517 / 1000 [100.00%] @ "145631000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145888500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145921500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 518 / 1000 [100.00%] @ "145940000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146197500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146230500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 519 / 1000 [100.00%] @ "146249000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146506500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 520 / 1000 [100.00%] @ "146525000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146782500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 521 / 1000 [100.00%] @ "146801000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147058500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 522 / 1000 [100.00%] @ "147077000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147334500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147367500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 523 / 1000 [100.00%] @ "147386000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147643500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147676500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 524 / 1000 [100.00%] @ "147695000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147952500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147985500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 525 / 1000 [100.00%] @ "148004000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148261500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148294500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 526 / 1000 [100.00%] @ "148313000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148570500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148603500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 527 / 1000 [100.00%] @ "148622000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148879500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 528 / 1000 [100.00%] @ "148898000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149155500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 529 / 1000 [100.00%] @ "149174000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149431500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149464500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 530 / 1000 [100.00%] @ "149483000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149740500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149773500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 531 / 1000 [100.00%] @ "149792000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150049500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150082500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 532 / 1000 [100.00%] @ "150101000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150358500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 533 / 1000 [100.00%] @ "150377000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150634500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 534 / 1000 [100.00%] @ "150653000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150910500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 535 / 1000 [100.00%] @ "150929000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151186500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 536 / 1000 [100.00%] @ "151205000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151462500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 537 / 1000 [100.00%] @ "151481000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151738500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 538 / 1000 [100.00%] @ "151757000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152014500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152047500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 539 / 1000 [100.00%] @ "152066000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152323500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152356500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 540 / 1000 [100.00%] @ "152375000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152632500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 541 / 1000 [100.00%] @ "152651000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152908500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 542 / 1000 [100.00%] @ "152927000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153184500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 543 / 1000 [100.00%] @ "153203000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153460500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 544 / 1000 [100.00%] @ "153479000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153736500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153769500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 545 / 1000 [100.00%] @ "153788000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154045500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154078500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 546 / 1000 [100.00%] @ "154097000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154354500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 547 / 1000 [100.00%] @ "154373000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154630500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 548 / 1000 [100.00%] @ "154649000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154906500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 549 / 1000 [100.00%] @ "154925000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155182500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 550 / 1000 [100.00%] @ "155201000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155458500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 551 / 1000 [100.00%] @ "155477000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155734500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 552 / 1000 [100.00%] @ "155753000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156010500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 553 / 1000 [100.00%] @ "156029000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156286500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 554 / 1000 [100.00%] @ "156305000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156562500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156595500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 555 / 1000 [100.00%] @ "156614000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156871500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156904500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 556 / 1000 [100.00%] @ "156923000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157180500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157213500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 557 / 1000 [100.00%] @ "157232000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157489500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157522500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 558 / 1000 [100.00%] @ "157541000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157798500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157831500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 559 / 1000 [100.00%] @ "157850000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158107500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 560 / 1000 [100.00%] @ "158126000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158383500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 561 / 1000 [100.00%] @ "158402000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158659500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158692500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 562 / 1000 [100.00%] @ "158711000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158968500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159001500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 563 / 1000 [100.00%] @ "159020000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159277500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159310500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 564 / 1000 [100.00%] @ "159329000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159586500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159619500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 565 / 1000 [100.00%] @ "159638000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159895500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159928500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 566 / 1000 [100.00%] @ "159947000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160204500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160237500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 567 / 1000 [100.00%] @ "160256000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160513500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160546500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 568 / 1000 [100.00%] @ "160565000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160822500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160855500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 569 / 1000 [100.00%] @ "160874000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161131500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161164500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 570 / 1000 [100.00%] @ "161183000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161440500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161473500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 571 / 1000 [100.00%] @ "161492000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161749500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161782500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 572 / 1000 [100.00%] @ "161801000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162058500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 573 / 1000 [100.00%] @ "162077000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162334500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 574 / 1000 [100.00%] @ "162353000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162610500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 575 / 1000 [100.00%] @ "162629000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162886500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 576 / 1000 [100.00%] @ "162905000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163162500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 577 / 1000 [100.00%] @ "163181000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163438500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 578 / 1000 [100.00%] @ "163457000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163714500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 579 / 1000 [100.00%] @ "163733000"
// RTL Simulation : 580 / 1000 [100.00%] @ "163745000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164002500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 581 / 1000 [100.00%] @ "164021000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164278500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 582 / 1000 [100.00%] @ "164297000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164554500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164587500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 583 / 1000 [100.00%] @ "164606000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164863500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 584 / 1000 [100.00%] @ "164882000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165139500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 585 / 1000 [100.00%] @ "165158000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165415500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 586 / 1000 [100.00%] @ "165434000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165691500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 587 / 1000 [100.00%] @ "165710000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165967500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166000500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 588 / 1000 [100.00%] @ "166019000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166276500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166309500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 589 / 1000 [100.00%] @ "166328000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166585500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166618500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 590 / 1000 [100.00%] @ "166637000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166894500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166927500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 591 / 1000 [100.00%] @ "166946000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167203500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 592 / 1000 [100.00%] @ "167222000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167479500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 593 / 1000 [100.00%] @ "167498000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167755500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 594 / 1000 [100.00%] @ "167774000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168031500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 595 / 1000 [100.00%] @ "168050000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168307500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 596 / 1000 [100.00%] @ "168326000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168583500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 597 / 1000 [100.00%] @ "168602000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168859500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168892500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 598 / 1000 [100.00%] @ "168911000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169168500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169201500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 599 / 1000 [100.00%] @ "169220000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169477500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 600 / 1000 [100.00%] @ "169496000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169753500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 601 / 1000 [100.00%] @ "169772000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170029500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 602 / 1000 [100.00%] @ "170048000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170305500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 603 / 1000 [100.00%] @ "170324000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170581500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 604 / 1000 [100.00%] @ "170600000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170857500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 605 / 1000 [100.00%] @ "170876000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171133500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171166500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 606 / 1000 [100.00%] @ "171185000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171442500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171475500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 607 / 1000 [100.00%] @ "171494000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171751500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 608 / 1000 [100.00%] @ "171770000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172027500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 609 / 1000 [100.00%] @ "172046000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172303500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172336500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 610 / 1000 [100.00%] @ "172355000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172612500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172645500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 611 / 1000 [100.00%] @ "172664000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172921500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172954500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 612 / 1000 [100.00%] @ "172973000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173230500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 613 / 1000 [100.00%] @ "173249000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173506500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 614 / 1000 [100.00%] @ "173525000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173782500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173815500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 615 / 1000 [100.00%] @ "173834000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174091500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174124500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 616 / 1000 [100.00%] @ "174143000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174400500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174433500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 617 / 1000 [100.00%] @ "174452000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174709500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 618 / 1000 [100.00%] @ "174728000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174985500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 619 / 1000 [100.00%] @ "175004000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175261500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 620 / 1000 [100.00%] @ "175280000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175537500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 621 / 1000 [100.00%] @ "175556000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175813500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 622 / 1000 [100.00%] @ "175832000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176089500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 623 / 1000 [100.00%] @ "176108000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176365500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 624 / 1000 [100.00%] @ "176384000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176641500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 625 / 1000 [100.00%] @ "176660000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176917500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176950500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 626 / 1000 [100.00%] @ "176969000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177226500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177259500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 627 / 1000 [100.00%] @ "177278000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177535500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177568500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 628 / 1000 [100.00%] @ "177587000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177844500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 629 / 1000 [100.00%] @ "177863000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178120500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 630 / 1000 [100.00%] @ "178139000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178396500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178429500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 631 / 1000 [100.00%] @ "178448000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178705500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178738500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 632 / 1000 [100.00%] @ "178757000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179014500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179047500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 633 / 1000 [100.00%] @ "179066000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179323500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 634 / 1000 [100.00%] @ "179342000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179599500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 635 / 1000 [100.00%] @ "179618000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179875500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 636 / 1000 [100.00%] @ "179894000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180151500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180184500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 637 / 1000 [100.00%] @ "180203000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180460500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180493500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 638 / 1000 [100.00%] @ "180512000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180769500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180802500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 639 / 1000 [100.00%] @ "180821000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181078500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 640 / 1000 [100.00%] @ "181097000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181354500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 641 / 1000 [100.00%] @ "181373000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181630500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 642 / 1000 [100.00%] @ "181649000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181906500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 643 / 1000 [100.00%] @ "181925000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182182500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 644 / 1000 [100.00%] @ "182201000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182458500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 645 / 1000 [100.00%] @ "182477000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182734500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 646 / 1000 [100.00%] @ "182753000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183010500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 647 / 1000 [100.00%] @ "183029000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183286500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 648 / 1000 [100.00%] @ "183305000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183562500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 649 / 1000 [100.00%] @ "183581000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183838500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183871500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 650 / 1000 [100.00%] @ "183890000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184147500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184180500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 651 / 1000 [100.00%] @ "184199000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184456500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 652 / 1000 [100.00%] @ "184475000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184732500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 653 / 1000 [100.00%] @ "184751000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185008500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 654 / 1000 [100.00%] @ "185027000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185284500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185317500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 655 / 1000 [100.00%] @ "185336000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185593500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185626500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 656 / 1000 [100.00%] @ "185645000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185902500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 657 / 1000 [100.00%] @ "185921000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186178500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 658 / 1000 [100.00%] @ "186197000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186454500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186487500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 659 / 1000 [100.00%] @ "186506000"
// RTL Simulation : 660 / 1000 [100.00%] @ "186518000"
// RTL Simulation : 661 / 1000 [100.00%] @ "186530000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186787500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 662 / 1000 [100.00%] @ "186806000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187063500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 663 / 1000 [100.00%] @ "187082000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187339500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187372500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 664 / 1000 [100.00%] @ "187391000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187648500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187681500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 665 / 1000 [100.00%] @ "187700000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187957500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 666 / 1000 [100.00%] @ "187976000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188233500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 667 / 1000 [100.00%] @ "188252000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188509500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 668 / 1000 [100.00%] @ "188528000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188785500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 669 / 1000 [100.00%] @ "188804000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189061500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 670 / 1000 [100.00%] @ "189080000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189337500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 671 / 1000 [100.00%] @ "189356000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189613500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189646500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 672 / 1000 [100.00%] @ "189665000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189922500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189955500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 673 / 1000 [100.00%] @ "189974000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190231500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190264500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 674 / 1000 [100.00%] @ "190283000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190540500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190573500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 675 / 1000 [100.00%] @ "190592000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190849500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190882500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 676 / 1000 [100.00%] @ "190901000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191158500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191191500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 677 / 1000 [100.00%] @ "191210000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191467500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 678 / 1000 [100.00%] @ "191486000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191743500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 679 / 1000 [100.00%] @ "191762000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192019500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 680 / 1000 [100.00%] @ "192038000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192295500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 681 / 1000 [100.00%] @ "192314000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192571500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192604500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 682 / 1000 [100.00%] @ "192623000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192880500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192913500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 683 / 1000 [100.00%] @ "192932000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193189500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193222500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 684 / 1000 [100.00%] @ "193241000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193498500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 685 / 1000 [100.00%] @ "193517000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193774500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 686 / 1000 [100.00%] @ "193793000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194050500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 687 / 1000 [100.00%] @ "194069000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194326500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 688 / 1000 [100.00%] @ "194345000"
// RTL Simulation : 689 / 1000 [100.00%] @ "194357000"
// RTL Simulation : 690 / 1000 [100.00%] @ "194369000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194626500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194659500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 691 / 1000 [100.00%] @ "194678000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194935500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194968500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 692 / 1000 [100.00%] @ "194987000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195244500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195277500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 693 / 1000 [100.00%] @ "195296000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195553500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195586500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 694 / 1000 [100.00%] @ "195605000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195862500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195895500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 695 / 1000 [100.00%] @ "195914000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196171500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196204500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 696 / 1000 [100.00%] @ "196223000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196480500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196513500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 697 / 1000 [100.00%] @ "196532000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196789500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196822500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 698 / 1000 [100.00%] @ "196841000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197098500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197131500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 699 / 1000 [100.00%] @ "197150000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197407500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197440500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 700 / 1000 [100.00%] @ "197459000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197716500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197749500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 701 / 1000 [100.00%] @ "197768000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198025500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198058500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 702 / 1000 [100.00%] @ "198077000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198334500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198367500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 703 / 1000 [100.00%] @ "198386000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198643500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198676500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 704 / 1000 [100.00%] @ "198695000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198952500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 705 / 1000 [100.00%] @ "198971000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199228500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 706 / 1000 [100.00%] @ "199247000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199504500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199537500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 707 / 1000 [100.00%] @ "199556000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199813500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199846500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 708 / 1000 [100.00%] @ "199865000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200122500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200155500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 709 / 1000 [100.00%] @ "200174000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200431500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200464500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 710 / 1000 [100.00%] @ "200483000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200740500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200773500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 711 / 1000 [100.00%] @ "200792000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201049500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201082500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 712 / 1000 [100.00%] @ "201101000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201358500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201391500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 713 / 1000 [100.00%] @ "201410000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201667500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 714 / 1000 [100.00%] @ "201686000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201943500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 715 / 1000 [100.00%] @ "201962000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202219500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 716 / 1000 [100.00%] @ "202238000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202495500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 717 / 1000 [100.00%] @ "202514000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202771500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 718 / 1000 [100.00%] @ "202790000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203047500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 719 / 1000 [100.00%] @ "203066000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203323500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203356500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 720 / 1000 [100.00%] @ "203375000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203632500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203665500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 721 / 1000 [100.00%] @ "203684000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203941500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203974500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 722 / 1000 [100.00%] @ "203993000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204250500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 723 / 1000 [100.00%] @ "204269000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204526500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 724 / 1000 [100.00%] @ "204545000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204802500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 725 / 1000 [100.00%] @ "204821000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205078500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 726 / 1000 [100.00%] @ "205097000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205354500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205387500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 727 / 1000 [100.00%] @ "205406000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205663500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205696500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 728 / 1000 [100.00%] @ "205715000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205972500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206005500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 729 / 1000 [100.00%] @ "206024000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206044500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 730 / 1000 [100.00%] @ "206063000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206083500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 731 / 1000 [100.00%] @ "206102000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206359500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206392500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 732 / 1000 [100.00%] @ "206411000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206668500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206701500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 733 / 1000 [100.00%] @ "206720000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206977500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 734 / 1000 [100.00%] @ "206996000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207253500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 735 / 1000 [100.00%] @ "207272000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207529500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 736 / 1000 [100.00%] @ "207548000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207805500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 737 / 1000 [100.00%] @ "207824000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208081500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 738 / 1000 [100.00%] @ "208100000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208357500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208390500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 739 / 1000 [100.00%] @ "208409000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208666500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208699500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 740 / 1000 [100.00%] @ "208718000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208975500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209008500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 741 / 1000 [100.00%] @ "209027000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209284500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209317500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 742 / 1000 [100.00%] @ "209336000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209593500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209626500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 743 / 1000 [100.00%] @ "209645000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209902500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209935500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 744 / 1000 [100.00%] @ "209954000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210211500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 745 / 1000 [100.00%] @ "210230000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210487500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 746 / 1000 [100.00%] @ "210506000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210763500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 747 / 1000 [100.00%] @ "210782000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211039500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 748 / 1000 [100.00%] @ "211058000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211315500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211348500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 749 / 1000 [100.00%] @ "211367000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211624500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211657500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 750 / 1000 [100.00%] @ "211676000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211933500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 751 / 1000 [100.00%] @ "211952000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212209500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 752 / 1000 [100.00%] @ "212228000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212485500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 753 / 1000 [100.00%] @ "212504000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212761500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 754 / 1000 [100.00%] @ "212780000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213037500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 755 / 1000 [100.00%] @ "213056000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213313500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 756 / 1000 [100.00%] @ "213332000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213589500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 757 / 1000 [100.00%] @ "213608000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213865500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 758 / 1000 [100.00%] @ "213884000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214141500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 759 / 1000 [100.00%] @ "214160000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214417500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 760 / 1000 [100.00%] @ "214436000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214693500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 761 / 1000 [100.00%] @ "214712000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214969500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215002500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 762 / 1000 [100.00%] @ "215021000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215278500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215311500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 763 / 1000 [100.00%] @ "215330000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215587500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 764 / 1000 [100.00%] @ "215606000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215863500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 765 / 1000 [100.00%] @ "215882000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216139500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 766 / 1000 [100.00%] @ "216158000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216415500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 767 / 1000 [100.00%] @ "216434000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216691500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 768 / 1000 [100.00%] @ "216710000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216967500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 769 / 1000 [100.00%] @ "216986000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217243500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 770 / 1000 [100.00%] @ "217262000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217519500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 771 / 1000 [100.00%] @ "217538000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217795500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217828500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 772 / 1000 [100.00%] @ "217847000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218104500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218137500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 773 / 1000 [100.00%] @ "218156000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218413500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 774 / 1000 [100.00%] @ "218432000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218689500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 775 / 1000 [100.00%] @ "218708000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218965500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 776 / 1000 [100.00%] @ "218984000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219241500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 777 / 1000 [100.00%] @ "219260000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219517500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 778 / 1000 [100.00%] @ "219536000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219793500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219826500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 779 / 1000 [100.00%] @ "219845000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220102500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220135500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 780 / 1000 [100.00%] @ "220154000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220411500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220444500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 781 / 1000 [100.00%] @ "220463000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220720500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220753500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 782 / 1000 [100.00%] @ "220772000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221029500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221062500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 783 / 1000 [100.00%] @ "221081000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221338500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221371500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 784 / 1000 [100.00%] @ "221390000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221647500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 785 / 1000 [100.00%] @ "221666000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221923500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 786 / 1000 [100.00%] @ "221942000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222199500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 787 / 1000 [100.00%] @ "222218000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222475500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 788 / 1000 [100.00%] @ "222494000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222751500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 789 / 1000 [100.00%] @ "222770000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223027500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 790 / 1000 [100.00%] @ "223046000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223303500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 791 / 1000 [100.00%] @ "223322000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223579500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 792 / 1000 [100.00%] @ "223598000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223855500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 793 / 1000 [100.00%] @ "223874000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224131500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 794 / 1000 [100.00%] @ "224150000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224407500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224440500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 795 / 1000 [100.00%] @ "224459000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224716500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224749500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 796 / 1000 [100.00%] @ "224768000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225025500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 797 / 1000 [100.00%] @ "225044000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225301500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 798 / 1000 [100.00%] @ "225320000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225577500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 799 / 1000 [100.00%] @ "225596000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225853500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 800 / 1000 [100.00%] @ "225872000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226129500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 801 / 1000 [100.00%] @ "226148000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226405500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 802 / 1000 [100.00%] @ "226424000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226681500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 803 / 1000 [100.00%] @ "226700000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226957500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 804 / 1000 [100.00%] @ "226976000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227233500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227266500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 805 / 1000 [100.00%] @ "227285000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227542500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227575500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 806 / 1000 [100.00%] @ "227594000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227851500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227884500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 807 / 1000 [100.00%] @ "227903000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228160500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 808 / 1000 [100.00%] @ "228179000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228436500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 809 / 1000 [100.00%] @ "228455000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228712500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228745500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 810 / 1000 [100.00%] @ "228764000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229021500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229054500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 811 / 1000 [100.00%] @ "229073000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229330500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229363500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 812 / 1000 [100.00%] @ "229382000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229639500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229672500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 813 / 1000 [100.00%] @ "229691000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229948500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229981500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 814 / 1000 [100.00%] @ "230000000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230257500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230290500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 815 / 1000 [100.00%] @ "230309000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230566500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 816 / 1000 [100.00%] @ "230585000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230842500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 817 / 1000 [100.00%] @ "230861000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231118500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 818 / 1000 [100.00%] @ "231137000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231394500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 819 / 1000 [100.00%] @ "231413000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231670500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 820 / 1000 [100.00%] @ "231689000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231946500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 821 / 1000 [100.00%] @ "231965000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232222500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 822 / 1000 [100.00%] @ "232241000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232498500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 823 / 1000 [100.00%] @ "232517000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232774500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 824 / 1000 [100.00%] @ "232793000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233050500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 825 / 1000 [100.00%] @ "233069000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233326500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 826 / 1000 [100.00%] @ "233345000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233602500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 827 / 1000 [100.00%] @ "233621000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233878500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 828 / 1000 [100.00%] @ "233897000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234154500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 829 / 1000 [100.00%] @ "234173000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234430500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234463500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 830 / 1000 [100.00%] @ "234482000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234739500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234772500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 831 / 1000 [100.00%] @ "234791000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235048500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235081500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 832 / 1000 [100.00%] @ "235100000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235357500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235390500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 833 / 1000 [100.00%] @ "235409000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235666500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 834 / 1000 [100.00%] @ "235685000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235942500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 835 / 1000 [100.00%] @ "235961000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236218500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 836 / 1000 [100.00%] @ "236237000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236494500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 837 / 1000 [100.00%] @ "236513000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236770500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 838 / 1000 [100.00%] @ "236789000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237046500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237079500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 839 / 1000 [100.00%] @ "237098000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237355500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237388500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 840 / 1000 [100.00%] @ "237407000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237664500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237697500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 841 / 1000 [100.00%] @ "237716000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237973500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238006500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 842 / 1000 [100.00%] @ "238025000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238282500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 843 / 1000 [100.00%] @ "238301000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238558500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 844 / 1000 [100.00%] @ "238577000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238834500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 845 / 1000 [100.00%] @ "238853000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239110500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 846 / 1000 [100.00%] @ "239129000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239386500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 847 / 1000 [100.00%] @ "239405000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239662500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 848 / 1000 [100.00%] @ "239681000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239938500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239971500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 849 / 1000 [100.00%] @ "239990000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240247500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240280500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 850 / 1000 [100.00%] @ "240299000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240556500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 851 / 1000 [100.00%] @ "240575000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240832500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 852 / 1000 [100.00%] @ "240851000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241108500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 853 / 1000 [100.00%] @ "241127000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241384500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 854 / 1000 [100.00%] @ "241403000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241660500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 855 / 1000 [100.00%] @ "241679000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241936500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 856 / 1000 [100.00%] @ "241955000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242212500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 857 / 1000 [100.00%] @ "242231000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242488500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 858 / 1000 [100.00%] @ "242507000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242764500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 859 / 1000 [100.00%] @ "242783000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243040500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 860 / 1000 [100.00%] @ "243059000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243316500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243349500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 861 / 1000 [100.00%] @ "243368000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243625500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243658500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 862 / 1000 [100.00%] @ "243677000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243934500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243967500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 863 / 1000 [100.00%] @ "243986000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244243500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244276500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 864 / 1000 [100.00%] @ "244295000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244552500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 865 / 1000 [100.00%] @ "244571000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244828500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 866 / 1000 [100.00%] @ "244847000"
// RTL Simulation : 867 / 1000 [100.00%] @ "244859000"
// RTL Simulation : 868 / 1000 [100.00%] @ "244871000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245128500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245161500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 869 / 1000 [100.00%] @ "245180000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245437500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245470500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 870 / 1000 [100.00%] @ "245489000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245746500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245779500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 871 / 1000 [100.00%] @ "245798000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246055500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246088500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 872 / 1000 [100.00%] @ "246107000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246364500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246397500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 873 / 1000 [100.00%] @ "246416000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246673500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246706500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 874 / 1000 [100.00%] @ "246725000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246982500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247015500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 875 / 1000 [100.00%] @ "247034000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247291500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 876 / 1000 [100.00%] @ "247310000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247567500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 877 / 1000 [100.00%] @ "247586000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247843500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 878 / 1000 [100.00%] @ "247862000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248119500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 879 / 1000 [100.00%] @ "248138000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248395500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 880 / 1000 [100.00%] @ "248414000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248671500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 881 / 1000 [100.00%] @ "248690000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248947500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 882 / 1000 [100.00%] @ "248966000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249223500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 883 / 1000 [100.00%] @ "249242000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249499500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 884 / 1000 [100.00%] @ "249518000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249775500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 885 / 1000 [100.00%] @ "249794000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250051500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 886 / 1000 [100.00%] @ "250070000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250327500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 887 / 1000 [100.00%] @ "250346000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250603500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 888 / 1000 [100.00%] @ "250622000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250879500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 889 / 1000 [100.00%] @ "250898000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251155500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 890 / 1000 [100.00%] @ "251174000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251431500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 891 / 1000 [100.00%] @ "251450000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251707500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 892 / 1000 [100.00%] @ "251726000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251983500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 893 / 1000 [100.00%] @ "252002000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252259500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 894 / 1000 [100.00%] @ "252278000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252535500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 895 / 1000 [100.00%] @ "252554000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252811500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 896 / 1000 [100.00%] @ "252830000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253087500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 897 / 1000 [100.00%] @ "253106000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253363500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253396500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 898 / 1000 [100.00%] @ "253415000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253672500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253705500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 899 / 1000 [100.00%] @ "253724000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253981500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 900 / 1000 [100.00%] @ "254000000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254257500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 901 / 1000 [100.00%] @ "254276000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254533500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 902 / 1000 [100.00%] @ "254552000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254809500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 903 / 1000 [100.00%] @ "254828000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255085500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 904 / 1000 [100.00%] @ "255104000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255361500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 905 / 1000 [100.00%] @ "255380000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255637500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 906 / 1000 [100.00%] @ "255656000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255913500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 907 / 1000 [100.00%] @ "255932000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256189500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 908 / 1000 [100.00%] @ "256208000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256465500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 909 / 1000 [100.00%] @ "256484000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256741500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256774500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 910 / 1000 [100.00%] @ "256793000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257050500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257083500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 911 / 1000 [100.00%] @ "257102000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257359500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 912 / 1000 [100.00%] @ "257378000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257635500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 913 / 1000 [100.00%] @ "257654000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257911500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 914 / 1000 [100.00%] @ "257930000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258187500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 915 / 1000 [100.00%] @ "258206000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258463500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 916 / 1000 [100.00%] @ "258482000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258739500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258772500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 917 / 1000 [100.00%] @ "258791000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259048500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259081500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 918 / 1000 [100.00%] @ "259100000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259357500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 919 / 1000 [100.00%] @ "259376000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259633500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 920 / 1000 [100.00%] @ "259652000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259909500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 921 / 1000 [100.00%] @ "259928000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260185500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 922 / 1000 [100.00%] @ "260204000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260461500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260494500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 923 / 1000 [100.00%] @ "260513000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260770500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260803500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 924 / 1000 [100.00%] @ "260822000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261079500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261112500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 925 / 1000 [100.00%] @ "261131000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261388500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261421500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 926 / 1000 [100.00%] @ "261440000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261697500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261730500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 927 / 1000 [100.00%] @ "261749000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262006500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 928 / 1000 [100.00%] @ "262025000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262282500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262315500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 929 / 1000 [100.00%] @ "262334000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262591500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 930 / 1000 [100.00%] @ "262610000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262867500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 931 / 1000 [100.00%] @ "262886000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263143500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 932 / 1000 [100.00%] @ "263162000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263419500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 933 / 1000 [100.00%] @ "263438000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263695500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263728500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 934 / 1000 [100.00%] @ "263747000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264004500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264037500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 935 / 1000 [100.00%] @ "264056000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264313500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 936 / 1000 [100.00%] @ "264332000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264589500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 937 / 1000 [100.00%] @ "264608000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264865500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 938 / 1000 [100.00%] @ "264884000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265141500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 939 / 1000 [100.00%] @ "265160000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265417500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 940 / 1000 [100.00%] @ "265436000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265693500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 941 / 1000 [100.00%] @ "265712000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265969500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 942 / 1000 [100.00%] @ "265988000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266245500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 943 / 1000 [100.00%] @ "266264000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266521500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 944 / 1000 [100.00%] @ "266540000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266797500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 945 / 1000 [100.00%] @ "266816000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267073500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 946 / 1000 [100.00%] @ "267092000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267349500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 947 / 1000 [100.00%] @ "267368000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267625500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 948 / 1000 [100.00%] @ "267644000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267901500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 949 / 1000 [100.00%] @ "267920000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268177500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 950 / 1000 [100.00%] @ "268196000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268453500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268486500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 951 / 1000 [100.00%] @ "268505000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268762500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268795500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 952 / 1000 [100.00%] @ "268814000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269071500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 953 / 1000 [100.00%] @ "269090000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269347500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 954 / 1000 [100.00%] @ "269366000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269623500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 955 / 1000 [100.00%] @ "269642000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269899500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 956 / 1000 [100.00%] @ "269918000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270175500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270208500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 957 / 1000 [100.00%] @ "270227000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270484500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270517500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 958 / 1000 [100.00%] @ "270536000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270793500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270826500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 959 / 1000 [100.00%] @ "270845000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271102500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271135500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 960 / 1000 [100.00%] @ "271154000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271411500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 961 / 1000 [100.00%] @ "271430000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271687500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 962 / 1000 [100.00%] @ "271706000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271963500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271996500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 963 / 1000 [100.00%] @ "272015000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272272500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272305500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 964 / 1000 [100.00%] @ "272324000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272581500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 965 / 1000 [100.00%] @ "272600000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272857500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 966 / 1000 [100.00%] @ "272876000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273133500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273166500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 967 / 1000 [100.00%] @ "273185000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273442500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273475500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 968 / 1000 [100.00%] @ "273494000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273751500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 969 / 1000 [100.00%] @ "273770000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274027500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 970 / 1000 [100.00%] @ "274046000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274303500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 971 / 1000 [100.00%] @ "274322000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274579500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 972 / 1000 [100.00%] @ "274598000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274855500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 973 / 1000 [100.00%] @ "274874000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275131500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 974 / 1000 [100.00%] @ "275150000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275407500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 975 / 1000 [100.00%] @ "275426000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275683500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 976 / 1000 [100.00%] @ "275702000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275959500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275992500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 977 / 1000 [100.00%] @ "276011000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276268500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 978 / 1000 [100.00%] @ "276287000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276544500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 979 / 1000 [100.00%] @ "276563000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276820500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 980 / 1000 [100.00%] @ "276839000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277096500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 981 / 1000 [100.00%] @ "277115000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277372500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277405500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 982 / 1000 [100.00%] @ "277424000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277681500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277714500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 983 / 1000 [100.00%] @ "277733000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277990500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 984 / 1000 [100.00%] @ "278009000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278266500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 985 / 1000 [100.00%] @ "278285000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278542500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278575500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 986 / 1000 [100.00%] @ "278594000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278851500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278884500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 987 / 1000 [100.00%] @ "278903000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279160500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 988 / 1000 [100.00%] @ "279179000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279436500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 989 / 1000 [100.00%] @ "279455000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279712500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 990 / 1000 [100.00%] @ "279731000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279988500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280021500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 991 / 1000 [100.00%] @ "280040000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280297500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280330500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 992 / 1000 [100.00%] @ "280349000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280606500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280639500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 993 / 1000 [100.00%] @ "280658000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280915500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280948500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 994 / 1000 [100.00%] @ "280967000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281224500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281257500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 995 / 1000 [100.00%] @ "281276000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281533500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281566500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 996 / 1000 [100.00%] @ "281585000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281842500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281875500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 997 / 1000 [100.00%] @ "281894000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282151500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282184500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 998 / 1000 [100.00%] @ "282203000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282460500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282493500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 999 / 1000 [100.00%] @ "282512000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282769500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282802500 ps  Iteration: 4  Process: /apatb_top_atan2_top/AESL_inst_top_atan2/grp_atan2_cordic_float_s_fu_49/fsub_32ns_32ns_32_10_full_dsp_1_U9/top_atan2_fsub_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1000 / 1000 [100.00%] @ "282821000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 282838500 ps : File "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_single/sim/verilog/top_atan2.autotb.v" Line 341
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2741.148 ; gain = 0.000 ; free physical = 48204 ; free virtual = 123774
## quit
INFO: [Common 17-206] Exiting xsim at Mon Sep 26 11:31:52 2022...
INFO: [COSIM 212-316] Starting C post checking ...
total    error = 0.000038
relative error = 0.000000
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 44.7 seconds. CPU system time: 6.62 seconds. Elapsed time: 45.97 seconds; current allocated memory: 2.727 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-1510] Running: open_project hls_atan2_prj 
INFO: [HLS 200-10] Opening project '/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj'.
INFO: [HLS 200-1510] Running: set_top top_atan2 
INFO: [HLS 200-1510] Running: add_files cordic_atan2.cpp -cflags -DDB_CORDIC 
INFO: [HLS 200-10] Adding design file 'cordic_atan2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb cordic_test.cpp -cflags -DDB_CORDIC 
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_data 
INFO: [HLS 200-10] Adding test bench file 'test_data' to the project
INFO: [HLS 200-1510] Running: open_solution solution1_cordic -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution1_cordic'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl vhdl 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic_atan2.cpp in debug mode
   Generating csim.exe
../../../../cordic_test.cpp: In function ‘int main()’:
../../../../cordic_test.cpp:46:67: warning: ISO C++ forbids converting a string constant to ‘char*’ [-Wwrite-strings]
  read_file<N, 2, coord_t>("./test_data/input_data.txt", input_data);
                                                                   ^
../../../../cordic_test.cpp:47:69: warning: ISO C++ forbids converting a string constant to ‘char*’ [-Wwrite-strings]
  read_file<N, 1, phase_t>("./test_data/ref_results.txt", ref_results);
                                                                     ^
total    error = 1.917480
relative error = 0.001917
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.41 seconds. CPU system time: 0.89 seconds. Elapsed time: 4.53 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] Analyzing design file 'cordic_atan2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.08 seconds. CPU system time: 0.83 seconds. Elapsed time: 5.07 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'zn' with compact=bit mode in 16-bits (cordic_atan2.cpp:124:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i18.s_struct.ap_fixed<18, 9, AP_TRN, AP_WRAP, 0>s' into 'cordic_atan2(ap_fixed<18, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>s' into 'cordic_atan2(ap_fixed<18, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.42 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.680 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cordic_atan2.cpp:76:9) to (cordic_atan2.cpp:73:9) in function 'cordic_atan2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cordic_atan2.cpp:73:9) in function 'cordic_atan2'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.698 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_atan2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_atan2_Pipeline_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'cordic_atan2_Pipeline_LOOP1' (loop 'LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('t_2_write_ln73', cordic_atan2.cpp:73) of variable 'yp' on local variable 't' and 'load' operation ('t_2_load') on local variable 't'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cordic_atan2_Pipeline_LOOP1' (loop 'LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('t_2_write_ln73', cordic_atan2.cpp:73) of variable 'yp' on local variable 't' and 'load' operation ('t_2_load') on local variable 't'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cordic_atan2_Pipeline_LOOP1' (loop 'LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('t_2_write_ln73', cordic_atan2.cpp:73) of variable 'yp' on local variable 't' and 'load' operation ('t_2_load') on local variable 't'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cordic_atan2_Pipeline_LOOP1' (loop 'LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('t_2_write_ln73', cordic_atan2.cpp:73) of variable 'yp' on local variable 't' and 'load' operation ('t_2_load') on local variable 't'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cordic_atan2_Pipeline_LOOP1' (loop 'LOOP1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('t_2_write_ln73', cordic_atan2.cpp:73) of variable 'yp' on local variable 't' and 'load' operation ('t_2_load') on local variable 't'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cordic_atan2_Pipeline_LOOP1' (loop 'LOOP1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('t_2_write_ln73', cordic_atan2.cpp:73) of variable 'yp' on local variable 't' and 'load' operation ('t_2_load') on local variable 't'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cordic_atan2_Pipeline_LOOP1' (loop 'LOOP1'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 0) between 'store' operation ('t_2_write_ln73', cordic_atan2.cpp:73) of variable 'yp' on local variable 't' and 'load' operation ('t_2_load') on local variable 't'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 30, Depth = 32, loop 'LOOP1'
WARNING: [HLS 200-871] Estimated clock period (3.09856ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.5ns, effective delay budget: 2.5ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'cordic_atan2_Pipeline_LOOP1' consists of the following:	'sdiv' operation ('sdiv_ln1349_1') [41]  (1.44 ns)
	'sub' operation ('sub_ln859') [44]  (0.873 ns)
	'select' operation ('yp') [49]  (0.36 ns)
	'store' operation ('t_2_write_ln73', cordic_atan2.cpp:73) of variable 'yp' on local variable 't' [54]  (0.427 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_atan2_Pipeline_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cordic_atan2_Pipeline_LOOP1' pipeline 'LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_27ns_18s_18_31_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_atan2_Pipeline_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_atan2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_atan2/y0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_atan2/x0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_atan2/zn' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_atan2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_atan2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.717 GB.
INFO: [RTMG 210-279] Implementing memory 'top_atan2_cordic_atan2_Pipeline_LOOP1_lut_pow2_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_atan2_cordic_atan2_Pipeline_LOOP1_atan_2Mi_V_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.719 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_atan2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_atan2.
INFO: [HLS 200-789] **** Estimated Fmax: 322.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.8 seconds. CPU system time: 2.17 seconds. Elapsed time: 12.99 seconds; current allocated memory: 40.816 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-1510] Running: open_project hls_atan2_prj 
INFO: [HLS 200-10] Opening project '/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj'.
INFO: [HLS 200-1510] Running: set_top top_atan2 
INFO: [HLS 200-1510] Running: add_files cordic_atan2.cpp -cflags -DDB_CORDIC -DBIT_ACCURATE 
INFO: [HLS 200-10] Adding design file 'cordic_atan2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb cordic_test.cpp -cflags -DDB_CORDIC -DBIT_ACCURATE 
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_data 
INFO: [HLS 200-10] Adding test bench file 'test_data' to the project
INFO: [HLS 200-1510] Running: open_solution solution2_cordic_bitaccurate -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution2_cordic_bitaccurate'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl vhdl 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic_atan2.cpp in debug mode
   Generating csim.exe
../../../../cordic_test.cpp: In function ‘int main()’:
../../../../cordic_test.cpp:46:67: warning: ISO C++ forbids converting a string constant to ‘char*’ [-Wwrite-strings]
  read_file<N, 2, coord_t>("./test_data/input_data.txt", input_data);
                                                                   ^
../../../../cordic_test.cpp:47:69: warning: ISO C++ forbids converting a string constant to ‘char*’ [-Wwrite-strings]
  read_file<N, 1, phase_t>("./test_data/ref_results.txt", ref_results);
                                                                     ^
total    error = 1.918945
relative error = 0.001919
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.2 seconds. CPU system time: 0.86 seconds. Elapsed time: 4.24 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] Analyzing design file 'cordic_atan2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.72 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.64 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'zn' with compact=bit mode in 16-bits (cordic_atan2.cpp:124:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i18.s_struct.ap_fixed<18, 9, AP_TRN, AP_WRAP, 0>s' into 'cordic_atan2(ap_fixed<18, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>s' into 'cordic_atan2(ap_fixed<18, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.28 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.719 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cordic_atan2.cpp:76:9) to (cordic_atan2.cpp:73:9) in function 'cordic_atan2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cordic_atan2.cpp:73:9) in function 'cordic_atan2'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.748 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_atan2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_atan2_Pipeline_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP1'
WARNING: [HLS 200-871] Estimated clock period (2.87962ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.5ns, effective delay budget: 2.5ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'cordic_atan2_Pipeline_LOOP1' consists of the following:	'load' operation ('i.V') on local variable 'sh' [17]  (0 ns)
	'ashr' operation ('r.V') [32]  (1.22 ns)
	'sub' operation ('sub_ln859') [37]  (0.873 ns)
	'select' operation ('yp') [42]  (0.36 ns)
	'store' operation ('y_V_write_ln73', cordic_atan2.cpp:73) of variable 'yp' on local variable 'y.V' [47]  (0.427 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.768 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.768 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.768 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_atan2_Pipeline_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cordic_atan2_Pipeline_LOOP1' pipeline 'LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_atan2_Pipeline_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_atan2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_atan2/y0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_atan2/x0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_atan2/zn' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_atan2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_atan2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.768 GB.
INFO: [RTMG 210-279] Implementing memory 'top_atan2_cordic_atan2_Pipeline_LOOP1_atan_2Mi_V_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.32 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.769 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.769 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_atan2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_atan2.
INFO: [HLS 200-789] **** Estimated Fmax: 347.27 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.97 seconds. CPU system time: 1.94 seconds. Elapsed time: 11.78 seconds; current allocated memory: 50.258 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling cordic_atan2.cpp_pre.cpp.tb.cpp
   Compiling cordic_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_atan2.cpp
   Compiling apatb_top_atan2_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
total    error = 1.918945
relative error = 0.001919
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.1.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_top_atan2_top glbl -Oenable_linking_all_libraries -prj top_atan2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_14 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s top_atan2 
Multi-threading is on. Using 26 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution2_cordic_bitaccurate/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution2_cordic_bitaccurate/sim/verilog/top_atan2.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_atan2_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution2_cordic_bitaccurate/sim/verilog/top_atan2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution2_cordic_bitaccurate/sim/verilog/top_atan2_cordic_atan2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_cordic_atan2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution2_cordic_bitaccurate/sim/verilog/top_atan2_cordic_atan2_Pipeline_LOOP1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_cordic_atan2_Pipeline_LOOP1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution2_cordic_bitaccurate/sim/verilog/top_atan2_cordic_atan2_Pipeline_LOOP1_atan_2Mi_V_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_cordic_atan2_Pipeline_LOOP1_atan_2Mi_V_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution2_cordic_bitaccurate/sim/verilog/top_atan2_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_atan2_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution2_cordic_bitaccurate/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_atan2_cordic_atan2_Pipeline_...
Compiling module xil_defaultlib.top_atan2_flow_control_loop_pipe...
Compiling module xil_defaultlib.top_atan2_cordic_atan2_Pipeline_...
Compiling module xil_defaultlib.top_atan2_cordic_atan2
Compiling module xil_defaultlib.top_atan2
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_atan2_top
Compiling module work.glbl
Built simulation snapshot top_atan2

****** xsim v2022.1.1 (64-bit)
  **** SW Build 3557992 on Fri Jun  3 09:56:20 MDT 2022
  **** IP Build 3556342 on Fri Jun  3 19:31:36 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/top_atan2/xsim_script.tcl
# xsim {top_atan2} -autoloadwcfg -tclbatch {top_atan2.tcl}
Time resolution is 1 ps
source top_atan2.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1000 [0.00%] @ "107000"
// RTL Simulation : 1 / 1000 [100.00%] @ "152000"
// RTL Simulation : 2 / 1000 [100.00%] @ "194000"
// RTL Simulation : 3 / 1000 [100.00%] @ "236000"
// RTL Simulation : 4 / 1000 [100.00%] @ "278000"
// RTL Simulation : 5 / 1000 [100.00%] @ "320000"
// RTL Simulation : 6 / 1000 [100.00%] @ "362000"
// RTL Simulation : 7 / 1000 [100.00%] @ "404000"
// RTL Simulation : 8 / 1000 [100.00%] @ "446000"
// RTL Simulation : 9 / 1000 [100.00%] @ "488000"
// RTL Simulation : 10 / 1000 [100.00%] @ "530000"
// RTL Simulation : 11 / 1000 [100.00%] @ "572000"
// RTL Simulation : 12 / 1000 [100.00%] @ "614000"
// RTL Simulation : 13 / 1000 [100.00%] @ "656000"
// RTL Simulation : 14 / 1000 [100.00%] @ "698000"
// RTL Simulation : 15 / 1000 [100.00%] @ "740000"
// RTL Simulation : 16 / 1000 [100.00%] @ "782000"
// RTL Simulation : 17 / 1000 [100.00%] @ "791000"
// RTL Simulation : 18 / 1000 [100.00%] @ "800000"
// RTL Simulation : 19 / 1000 [100.00%] @ "842000"
// RTL Simulation : 20 / 1000 [100.00%] @ "884000"
// RTL Simulation : 21 / 1000 [100.00%] @ "926000"
// RTL Simulation : 22 / 1000 [100.00%] @ "968000"
// RTL Simulation : 23 / 1000 [100.00%] @ "1010000"
// RTL Simulation : 24 / 1000 [100.00%] @ "1052000"
// RTL Simulation : 25 / 1000 [100.00%] @ "1094000"
// RTL Simulation : 26 / 1000 [100.00%] @ "1136000"
// RTL Simulation : 27 / 1000 [100.00%] @ "1178000"
// RTL Simulation : 28 / 1000 [100.00%] @ "1220000"
// RTL Simulation : 29 / 1000 [100.00%] @ "1262000"
// RTL Simulation : 30 / 1000 [100.00%] @ "1304000"
// RTL Simulation : 31 / 1000 [100.00%] @ "1346000"
// RTL Simulation : 32 / 1000 [100.00%] @ "1388000"
// RTL Simulation : 33 / 1000 [100.00%] @ "1430000"
// RTL Simulation : 34 / 1000 [100.00%] @ "1472000"
// RTL Simulation : 35 / 1000 [100.00%] @ "1514000"
// RTL Simulation : 36 / 1000 [100.00%] @ "1556000"
// RTL Simulation : 37 / 1000 [100.00%] @ "1598000"
// RTL Simulation : 38 / 1000 [100.00%] @ "1640000"
// RTL Simulation : 39 / 1000 [100.00%] @ "1682000"
// RTL Simulation : 40 / 1000 [100.00%] @ "1724000"
// RTL Simulation : 41 / 1000 [100.00%] @ "1766000"
// RTL Simulation : 42 / 1000 [100.00%] @ "1808000"
// RTL Simulation : 43 / 1000 [100.00%] @ "1850000"
// RTL Simulation : 44 / 1000 [100.00%] @ "1892000"
// RTL Simulation : 45 / 1000 [100.00%] @ "1934000"
// RTL Simulation : 46 / 1000 [100.00%] @ "1976000"
// RTL Simulation : 47 / 1000 [100.00%] @ "2018000"
// RTL Simulation : 48 / 1000 [100.00%] @ "2060000"
// RTL Simulation : 49 / 1000 [100.00%] @ "2102000"
// RTL Simulation : 50 / 1000 [100.00%] @ "2144000"
// RTL Simulation : 51 / 1000 [100.00%] @ "2186000"
// RTL Simulation : 52 / 1000 [100.00%] @ "2228000"
// RTL Simulation : 53 / 1000 [100.00%] @ "2270000"
// RTL Simulation : 54 / 1000 [100.00%] @ "2312000"
// RTL Simulation : 55 / 1000 [100.00%] @ "2354000"
// RTL Simulation : 56 / 1000 [100.00%] @ "2396000"
// RTL Simulation : 57 / 1000 [100.00%] @ "2438000"
// RTL Simulation : 58 / 1000 [100.00%] @ "2480000"
// RTL Simulation : 59 / 1000 [100.00%] @ "2522000"
// RTL Simulation : 60 / 1000 [100.00%] @ "2564000"
// RTL Simulation : 61 / 1000 [100.00%] @ "2606000"
// RTL Simulation : 62 / 1000 [100.00%] @ "2648000"
// RTL Simulation : 63 / 1000 [100.00%] @ "2690000"
// RTL Simulation : 64 / 1000 [100.00%] @ "2732000"
// RTL Simulation : 65 / 1000 [100.00%] @ "2774000"
// RTL Simulation : 66 / 1000 [100.00%] @ "2816000"
// RTL Simulation : 67 / 1000 [100.00%] @ "2858000"
// RTL Simulation : 68 / 1000 [100.00%] @ "2900000"
// RTL Simulation : 69 / 1000 [100.00%] @ "2942000"
// RTL Simulation : 70 / 1000 [100.00%] @ "2984000"
// RTL Simulation : 71 / 1000 [100.00%] @ "3026000"
// RTL Simulation : 72 / 1000 [100.00%] @ "3068000"
// RTL Simulation : 73 / 1000 [100.00%] @ "3110000"
// RTL Simulation : 74 / 1000 [100.00%] @ "3152000"
// RTL Simulation : 75 / 1000 [100.00%] @ "3194000"
// RTL Simulation : 76 / 1000 [100.00%] @ "3236000"
// RTL Simulation : 77 / 1000 [100.00%] @ "3278000"
// RTL Simulation : 78 / 1000 [100.00%] @ "3320000"
// RTL Simulation : 79 / 1000 [100.00%] @ "3362000"
// RTL Simulation : 80 / 1000 [100.00%] @ "3404000"
// RTL Simulation : 81 / 1000 [100.00%] @ "3446000"
// RTL Simulation : 82 / 1000 [100.00%] @ "3488000"
// RTL Simulation : 83 / 1000 [100.00%] @ "3530000"
// RTL Simulation : 84 / 1000 [100.00%] @ "3572000"
// RTL Simulation : 85 / 1000 [100.00%] @ "3614000"
// RTL Simulation : 86 / 1000 [100.00%] @ "3656000"
// RTL Simulation : 87 / 1000 [100.00%] @ "3698000"
// RTL Simulation : 88 / 1000 [100.00%] @ "3740000"
// RTL Simulation : 89 / 1000 [100.00%] @ "3782000"
// RTL Simulation : 90 / 1000 [100.00%] @ "3824000"
// RTL Simulation : 91 / 1000 [100.00%] @ "3866000"
// RTL Simulation : 92 / 1000 [100.00%] @ "3908000"
// RTL Simulation : 93 / 1000 [100.00%] @ "3950000"
// RTL Simulation : 94 / 1000 [100.00%] @ "3992000"
// RTL Simulation : 95 / 1000 [100.00%] @ "4034000"
// RTL Simulation : 96 / 1000 [100.00%] @ "4076000"
// RTL Simulation : 97 / 1000 [100.00%] @ "4118000"
// RTL Simulation : 98 / 1000 [100.00%] @ "4160000"
// RTL Simulation : 99 / 1000 [100.00%] @ "4202000"
// RTL Simulation : 100 / 1000 [100.00%] @ "4244000"
// RTL Simulation : 101 / 1000 [100.00%] @ "4286000"
// RTL Simulation : 102 / 1000 [100.00%] @ "4328000"
// RTL Simulation : 103 / 1000 [100.00%] @ "4370000"
// RTL Simulation : 104 / 1000 [100.00%] @ "4412000"
// RTL Simulation : 105 / 1000 [100.00%] @ "4454000"
// RTL Simulation : 106 / 1000 [100.00%] @ "4496000"
// RTL Simulation : 107 / 1000 [100.00%] @ "4538000"
// RTL Simulation : 108 / 1000 [100.00%] @ "4580000"
// RTL Simulation : 109 / 1000 [100.00%] @ "4622000"
// RTL Simulation : 110 / 1000 [100.00%] @ "4664000"
// RTL Simulation : 111 / 1000 [100.00%] @ "4673000"
// RTL Simulation : 112 / 1000 [100.00%] @ "4682000"
// RTL Simulation : 113 / 1000 [100.00%] @ "4724000"
// RTL Simulation : 114 / 1000 [100.00%] @ "4766000"
// RTL Simulation : 115 / 1000 [100.00%] @ "4808000"
// RTL Simulation : 116 / 1000 [100.00%] @ "4850000"
// RTL Simulation : 117 / 1000 [100.00%] @ "4892000"
// RTL Simulation : 118 / 1000 [100.00%] @ "4934000"
// RTL Simulation : 119 / 1000 [100.00%] @ "4976000"
// RTL Simulation : 120 / 1000 [100.00%] @ "5018000"
// RTL Simulation : 121 / 1000 [100.00%] @ "5060000"
// RTL Simulation : 122 / 1000 [100.00%] @ "5102000"
// RTL Simulation : 123 / 1000 [100.00%] @ "5144000"
// RTL Simulation : 124 / 1000 [100.00%] @ "5186000"
// RTL Simulation : 125 / 1000 [100.00%] @ "5228000"
// RTL Simulation : 126 / 1000 [100.00%] @ "5270000"
// RTL Simulation : 127 / 1000 [100.00%] @ "5312000"
// RTL Simulation : 128 / 1000 [100.00%] @ "5354000"
// RTL Simulation : 129 / 1000 [100.00%] @ "5396000"
// RTL Simulation : 130 / 1000 [100.00%] @ "5438000"
// RTL Simulation : 131 / 1000 [100.00%] @ "5480000"
// RTL Simulation : 132 / 1000 [100.00%] @ "5522000"
// RTL Simulation : 133 / 1000 [100.00%] @ "5564000"
// RTL Simulation : 134 / 1000 [100.00%] @ "5606000"
// RTL Simulation : 135 / 1000 [100.00%] @ "5648000"
// RTL Simulation : 136 / 1000 [100.00%] @ "5690000"
// RTL Simulation : 137 / 1000 [100.00%] @ "5732000"
// RTL Simulation : 138 / 1000 [100.00%] @ "5774000"
// RTL Simulation : 139 / 1000 [100.00%] @ "5816000"
// RTL Simulation : 140 / 1000 [100.00%] @ "5858000"
// RTL Simulation : 141 / 1000 [100.00%] @ "5900000"
// RTL Simulation : 142 / 1000 [100.00%] @ "5942000"
// RTL Simulation : 143 / 1000 [100.00%] @ "5984000"
// RTL Simulation : 144 / 1000 [100.00%] @ "6026000"
// RTL Simulation : 145 / 1000 [100.00%] @ "6068000"
// RTL Simulation : 146 / 1000 [100.00%] @ "6110000"
// RTL Simulation : 147 / 1000 [100.00%] @ "6152000"
// RTL Simulation : 148 / 1000 [100.00%] @ "6194000"
// RTL Simulation : 149 / 1000 [100.00%] @ "6236000"
// RTL Simulation : 150 / 1000 [100.00%] @ "6278000"
// RTL Simulation : 151 / 1000 [100.00%] @ "6320000"
// RTL Simulation : 152 / 1000 [100.00%] @ "6362000"
// RTL Simulation : 153 / 1000 [100.00%] @ "6404000"
// RTL Simulation : 154 / 1000 [100.00%] @ "6446000"
// RTL Simulation : 155 / 1000 [100.00%] @ "6488000"
// RTL Simulation : 156 / 1000 [100.00%] @ "6530000"
// RTL Simulation : 157 / 1000 [100.00%] @ "6572000"
// RTL Simulation : 158 / 1000 [100.00%] @ "6614000"
// RTL Simulation : 159 / 1000 [100.00%] @ "6656000"
// RTL Simulation : 160 / 1000 [100.00%] @ "6698000"
// RTL Simulation : 161 / 1000 [100.00%] @ "6740000"
// RTL Simulation : 162 / 1000 [100.00%] @ "6782000"
// RTL Simulation : 163 / 1000 [100.00%] @ "6824000"
// RTL Simulation : 164 / 1000 [100.00%] @ "6866000"
// RTL Simulation : 165 / 1000 [100.00%] @ "6908000"
// RTL Simulation : 166 / 1000 [100.00%] @ "6950000"
// RTL Simulation : 167 / 1000 [100.00%] @ "6992000"
// RTL Simulation : 168 / 1000 [100.00%] @ "7034000"
// RTL Simulation : 169 / 1000 [100.00%] @ "7076000"
// RTL Simulation : 170 / 1000 [100.00%] @ "7118000"
// RTL Simulation : 171 / 1000 [100.00%] @ "7160000"
// RTL Simulation : 172 / 1000 [100.00%] @ "7202000"
// RTL Simulation : 173 / 1000 [100.00%] @ "7244000"
// RTL Simulation : 174 / 1000 [100.00%] @ "7286000"
// RTL Simulation : 175 / 1000 [100.00%] @ "7328000"
// RTL Simulation : 176 / 1000 [100.00%] @ "7370000"
// RTL Simulation : 177 / 1000 [100.00%] @ "7412000"
// RTL Simulation : 178 / 1000 [100.00%] @ "7454000"
// RTL Simulation : 179 / 1000 [100.00%] @ "7496000"
// RTL Simulation : 180 / 1000 [100.00%] @ "7538000"
// RTL Simulation : 181 / 1000 [100.00%] @ "7580000"
// RTL Simulation : 182 / 1000 [100.00%] @ "7622000"
// RTL Simulation : 183 / 1000 [100.00%] @ "7664000"
// RTL Simulation : 184 / 1000 [100.00%] @ "7706000"
// RTL Simulation : 185 / 1000 [100.00%] @ "7748000"
// RTL Simulation : 186 / 1000 [100.00%] @ "7790000"
// RTL Simulation : 187 / 1000 [100.00%] @ "7832000"
// RTL Simulation : 188 / 1000 [100.00%] @ "7874000"
// RTL Simulation : 189 / 1000 [100.00%] @ "7916000"
// RTL Simulation : 190 / 1000 [100.00%] @ "7958000"
// RTL Simulation : 191 / 1000 [100.00%] @ "8000000"
// RTL Simulation : 192 / 1000 [100.00%] @ "8042000"
// RTL Simulation : 193 / 1000 [100.00%] @ "8084000"
// RTL Simulation : 194 / 1000 [100.00%] @ "8126000"
// RTL Simulation : 195 / 1000 [100.00%] @ "8168000"
// RTL Simulation : 196 / 1000 [100.00%] @ "8210000"
// RTL Simulation : 197 / 1000 [100.00%] @ "8252000"
// RTL Simulation : 198 / 1000 [100.00%] @ "8294000"
// RTL Simulation : 199 / 1000 [100.00%] @ "8336000"
// RTL Simulation : 200 / 1000 [100.00%] @ "8378000"
// RTL Simulation : 201 / 1000 [100.00%] @ "8420000"
// RTL Simulation : 202 / 1000 [100.00%] @ "8462000"
// RTL Simulation : 203 / 1000 [100.00%] @ "8504000"
// RTL Simulation : 204 / 1000 [100.00%] @ "8546000"
// RTL Simulation : 205 / 1000 [100.00%] @ "8588000"
// RTL Simulation : 206 / 1000 [100.00%] @ "8630000"
// RTL Simulation : 207 / 1000 [100.00%] @ "8672000"
// RTL Simulation : 208 / 1000 [100.00%] @ "8714000"
// RTL Simulation : 209 / 1000 [100.00%] @ "8756000"
// RTL Simulation : 210 / 1000 [100.00%] @ "8798000"
// RTL Simulation : 211 / 1000 [100.00%] @ "8840000"
// RTL Simulation : 212 / 1000 [100.00%] @ "8882000"
// RTL Simulation : 213 / 1000 [100.00%] @ "8924000"
// RTL Simulation : 214 / 1000 [100.00%] @ "8966000"
// RTL Simulation : 215 / 1000 [100.00%] @ "9008000"
// RTL Simulation : 216 / 1000 [100.00%] @ "9050000"
// RTL Simulation : 217 / 1000 [100.00%] @ "9092000"
// RTL Simulation : 218 / 1000 [100.00%] @ "9134000"
// RTL Simulation : 219 / 1000 [100.00%] @ "9176000"
// RTL Simulation : 220 / 1000 [100.00%] @ "9218000"
// RTL Simulation : 221 / 1000 [100.00%] @ "9260000"
// RTL Simulation : 222 / 1000 [100.00%] @ "9302000"
// RTL Simulation : 223 / 1000 [100.00%] @ "9344000"
// RTL Simulation : 224 / 1000 [100.00%] @ "9386000"
// RTL Simulation : 225 / 1000 [100.00%] @ "9428000"
// RTL Simulation : 226 / 1000 [100.00%] @ "9470000"
// RTL Simulation : 227 / 1000 [100.00%] @ "9512000"
// RTL Simulation : 228 / 1000 [100.00%] @ "9554000"
// RTL Simulation : 229 / 1000 [100.00%] @ "9596000"
// RTL Simulation : 230 / 1000 [100.00%] @ "9638000"
// RTL Simulation : 231 / 1000 [100.00%] @ "9680000"
// RTL Simulation : 232 / 1000 [100.00%] @ "9722000"
// RTL Simulation : 233 / 1000 [100.00%] @ "9764000"
// RTL Simulation : 234 / 1000 [100.00%] @ "9806000"
// RTL Simulation : 235 / 1000 [100.00%] @ "9848000"
// RTL Simulation : 236 / 1000 [100.00%] @ "9890000"
// RTL Simulation : 237 / 1000 [100.00%] @ "9932000"
// RTL Simulation : 238 / 1000 [100.00%] @ "9974000"
// RTL Simulation : 239 / 1000 [100.00%] @ "10016000"
// RTL Simulation : 240 / 1000 [100.00%] @ "10058000"
// RTL Simulation : 241 / 1000 [100.00%] @ "10100000"
// RTL Simulation : 242 / 1000 [100.00%] @ "10142000"
// RTL Simulation : 243 / 1000 [100.00%] @ "10184000"
// RTL Simulation : 244 / 1000 [100.00%] @ "10226000"
// RTL Simulation : 245 / 1000 [100.00%] @ "10268000"
// RTL Simulation : 246 / 1000 [100.00%] @ "10310000"
// RTL Simulation : 247 / 1000 [100.00%] @ "10352000"
// RTL Simulation : 248 / 1000 [100.00%] @ "10394000"
// RTL Simulation : 249 / 1000 [100.00%] @ "10436000"
// RTL Simulation : 250 / 1000 [100.00%] @ "10478000"
// RTL Simulation : 251 / 1000 [100.00%] @ "10520000"
// RTL Simulation : 252 / 1000 [100.00%] @ "10562000"
// RTL Simulation : 253 / 1000 [100.00%] @ "10604000"
// RTL Simulation : 254 / 1000 [100.00%] @ "10646000"
// RTL Simulation : 255 / 1000 [100.00%] @ "10688000"
// RTL Simulation : 256 / 1000 [100.00%] @ "10730000"
// RTL Simulation : 257 / 1000 [100.00%] @ "10772000"
// RTL Simulation : 258 / 1000 [100.00%] @ "10814000"
// RTL Simulation : 259 / 1000 [100.00%] @ "10856000"
// RTL Simulation : 260 / 1000 [100.00%] @ "10898000"
// RTL Simulation : 261 / 1000 [100.00%] @ "10940000"
// RTL Simulation : 262 / 1000 [100.00%] @ "10982000"
// RTL Simulation : 263 / 1000 [100.00%] @ "11024000"
// RTL Simulation : 264 / 1000 [100.00%] @ "11066000"
// RTL Simulation : 265 / 1000 [100.00%] @ "11108000"
// RTL Simulation : 266 / 1000 [100.00%] @ "11150000"
// RTL Simulation : 267 / 1000 [100.00%] @ "11192000"
// RTL Simulation : 268 / 1000 [100.00%] @ "11234000"
// RTL Simulation : 269 / 1000 [100.00%] @ "11276000"
// RTL Simulation : 270 / 1000 [100.00%] @ "11318000"
// RTL Simulation : 271 / 1000 [100.00%] @ "11360000"
// RTL Simulation : 272 / 1000 [100.00%] @ "11402000"
// RTL Simulation : 273 / 1000 [100.00%] @ "11444000"
// RTL Simulation : 274 / 1000 [100.00%] @ "11486000"
// RTL Simulation : 275 / 1000 [100.00%] @ "11528000"
// RTL Simulation : 276 / 1000 [100.00%] @ "11570000"
// RTL Simulation : 277 / 1000 [100.00%] @ "11612000"
// RTL Simulation : 278 / 1000 [100.00%] @ "11654000"
// RTL Simulation : 279 / 1000 [100.00%] @ "11696000"
// RTL Simulation : 280 / 1000 [100.00%] @ "11738000"
// RTL Simulation : 281 / 1000 [100.00%] @ "11780000"
// RTL Simulation : 282 / 1000 [100.00%] @ "11822000"
// RTL Simulation : 283 / 1000 [100.00%] @ "11864000"
// RTL Simulation : 284 / 1000 [100.00%] @ "11906000"
// RTL Simulation : 285 / 1000 [100.00%] @ "11948000"
// RTL Simulation : 286 / 1000 [100.00%] @ "11990000"
// RTL Simulation : 287 / 1000 [100.00%] @ "12032000"
// RTL Simulation : 288 / 1000 [100.00%] @ "12074000"
// RTL Simulation : 289 / 1000 [100.00%] @ "12116000"
// RTL Simulation : 290 / 1000 [100.00%] @ "12158000"
// RTL Simulation : 291 / 1000 [100.00%] @ "12200000"
// RTL Simulation : 292 / 1000 [100.00%] @ "12242000"
// RTL Simulation : 293 / 1000 [100.00%] @ "12284000"
// RTL Simulation : 294 / 1000 [100.00%] @ "12326000"
// RTL Simulation : 295 / 1000 [100.00%] @ "12368000"
// RTL Simulation : 296 / 1000 [100.00%] @ "12410000"
// RTL Simulation : 297 / 1000 [100.00%] @ "12452000"
// RTL Simulation : 298 / 1000 [100.00%] @ "12494000"
// RTL Simulation : 299 / 1000 [100.00%] @ "12536000"
// RTL Simulation : 300 / 1000 [100.00%] @ "12578000"
// RTL Simulation : 301 / 1000 [100.00%] @ "12620000"
// RTL Simulation : 302 / 1000 [100.00%] @ "12662000"
// RTL Simulation : 303 / 1000 [100.00%] @ "12704000"
// RTL Simulation : 304 / 1000 [100.00%] @ "12746000"
// RTL Simulation : 305 / 1000 [100.00%] @ "12788000"
// RTL Simulation : 306 / 1000 [100.00%] @ "12830000"
// RTL Simulation : 307 / 1000 [100.00%] @ "12872000"
// RTL Simulation : 308 / 1000 [100.00%] @ "12914000"
// RTL Simulation : 309 / 1000 [100.00%] @ "12956000"
// RTL Simulation : 310 / 1000 [100.00%] @ "12998000"
// RTL Simulation : 311 / 1000 [100.00%] @ "13040000"
// RTL Simulation : 312 / 1000 [100.00%] @ "13082000"
// RTL Simulation : 313 / 1000 [100.00%] @ "13124000"
// RTL Simulation : 314 / 1000 [100.00%] @ "13166000"
// RTL Simulation : 315 / 1000 [100.00%] @ "13208000"
// RTL Simulation : 316 / 1000 [100.00%] @ "13250000"
// RTL Simulation : 317 / 1000 [100.00%] @ "13292000"
// RTL Simulation : 318 / 1000 [100.00%] @ "13334000"
// RTL Simulation : 319 / 1000 [100.00%] @ "13376000"
// RTL Simulation : 320 / 1000 [100.00%] @ "13418000"
// RTL Simulation : 321 / 1000 [100.00%] @ "13460000"
// RTL Simulation : 322 / 1000 [100.00%] @ "13502000"
// RTL Simulation : 323 / 1000 [100.00%] @ "13544000"
// RTL Simulation : 324 / 1000 [100.00%] @ "13586000"
// RTL Simulation : 325 / 1000 [100.00%] @ "13628000"
// RTL Simulation : 326 / 1000 [100.00%] @ "13670000"
// RTL Simulation : 327 / 1000 [100.00%] @ "13712000"
// RTL Simulation : 328 / 1000 [100.00%] @ "13754000"
// RTL Simulation : 329 / 1000 [100.00%] @ "13796000"
// RTL Simulation : 330 / 1000 [100.00%] @ "13838000"
// RTL Simulation : 331 / 1000 [100.00%] @ "13880000"
// RTL Simulation : 332 / 1000 [100.00%] @ "13922000"
// RTL Simulation : 333 / 1000 [100.00%] @ "13964000"
// RTL Simulation : 334 / 1000 [100.00%] @ "14006000"
// RTL Simulation : 335 / 1000 [100.00%] @ "14048000"
// RTL Simulation : 336 / 1000 [100.00%] @ "14090000"
// RTL Simulation : 337 / 1000 [100.00%] @ "14132000"
// RTL Simulation : 338 / 1000 [100.00%] @ "14174000"
// RTL Simulation : 339 / 1000 [100.00%] @ "14216000"
// RTL Simulation : 340 / 1000 [100.00%] @ "14258000"
// RTL Simulation : 341 / 1000 [100.00%] @ "14300000"
// RTL Simulation : 342 / 1000 [100.00%] @ "14342000"
// RTL Simulation : 343 / 1000 [100.00%] @ "14384000"
// RTL Simulation : 344 / 1000 [100.00%] @ "14426000"
// RTL Simulation : 345 / 1000 [100.00%] @ "14468000"
// RTL Simulation : 346 / 1000 [100.00%] @ "14510000"
// RTL Simulation : 347 / 1000 [100.00%] @ "14552000"
// RTL Simulation : 348 / 1000 [100.00%] @ "14594000"
// RTL Simulation : 349 / 1000 [100.00%] @ "14636000"
// RTL Simulation : 350 / 1000 [100.00%] @ "14678000"
// RTL Simulation : 351 / 1000 [100.00%] @ "14720000"
// RTL Simulation : 352 / 1000 [100.00%] @ "14762000"
// RTL Simulation : 353 / 1000 [100.00%] @ "14804000"
// RTL Simulation : 354 / 1000 [100.00%] @ "14846000"
// RTL Simulation : 355 / 1000 [100.00%] @ "14888000"
// RTL Simulation : 356 / 1000 [100.00%] @ "14930000"
// RTL Simulation : 357 / 1000 [100.00%] @ "14972000"
// RTL Simulation : 358 / 1000 [100.00%] @ "15014000"
// RTL Simulation : 359 / 1000 [100.00%] @ "15056000"
// RTL Simulation : 360 / 1000 [100.00%] @ "15098000"
// RTL Simulation : 361 / 1000 [100.00%] @ "15140000"
// RTL Simulation : 362 / 1000 [100.00%] @ "15182000"
// RTL Simulation : 363 / 1000 [100.00%] @ "15224000"
// RTL Simulation : 364 / 1000 [100.00%] @ "15266000"
// RTL Simulation : 365 / 1000 [100.00%] @ "15308000"
// RTL Simulation : 366 / 1000 [100.00%] @ "15350000"
// RTL Simulation : 367 / 1000 [100.00%] @ "15392000"
// RTL Simulation : 368 / 1000 [100.00%] @ "15434000"
// RTL Simulation : 369 / 1000 [100.00%] @ "15476000"
// RTL Simulation : 370 / 1000 [100.00%] @ "15518000"
// RTL Simulation : 371 / 1000 [100.00%] @ "15560000"
// RTL Simulation : 372 / 1000 [100.00%] @ "15602000"
// RTL Simulation : 373 / 1000 [100.00%] @ "15644000"
// RTL Simulation : 374 / 1000 [100.00%] @ "15686000"
// RTL Simulation : 375 / 1000 [100.00%] @ "15728000"
// RTL Simulation : 376 / 1000 [100.00%] @ "15770000"
// RTL Simulation : 377 / 1000 [100.00%] @ "15812000"
// RTL Simulation : 378 / 1000 [100.00%] @ "15854000"
// RTL Simulation : 379 / 1000 [100.00%] @ "15896000"
// RTL Simulation : 380 / 1000 [100.00%] @ "15938000"
// RTL Simulation : 381 / 1000 [100.00%] @ "15980000"
// RTL Simulation : 382 / 1000 [100.00%] @ "16022000"
// RTL Simulation : 383 / 1000 [100.00%] @ "16064000"
// RTL Simulation : 384 / 1000 [100.00%] @ "16106000"
// RTL Simulation : 385 / 1000 [100.00%] @ "16148000"
// RTL Simulation : 386 / 1000 [100.00%] @ "16190000"
// RTL Simulation : 387 / 1000 [100.00%] @ "16232000"
// RTL Simulation : 388 / 1000 [100.00%] @ "16274000"
// RTL Simulation : 389 / 1000 [100.00%] @ "16316000"
// RTL Simulation : 390 / 1000 [100.00%] @ "16358000"
// RTL Simulation : 391 / 1000 [100.00%] @ "16400000"
// RTL Simulation : 392 / 1000 [100.00%] @ "16442000"
// RTL Simulation : 393 / 1000 [100.00%] @ "16484000"
// RTL Simulation : 394 / 1000 [100.00%] @ "16526000"
// RTL Simulation : 395 / 1000 [100.00%] @ "16568000"
// RTL Simulation : 396 / 1000 [100.00%] @ "16610000"
// RTL Simulation : 397 / 1000 [100.00%] @ "16652000"
// RTL Simulation : 398 / 1000 [100.00%] @ "16694000"
// RTL Simulation : 399 / 1000 [100.00%] @ "16736000"
// RTL Simulation : 400 / 1000 [100.00%] @ "16778000"
// RTL Simulation : 401 / 1000 [100.00%] @ "16820000"
// RTL Simulation : 402 / 1000 [100.00%] @ "16862000"
// RTL Simulation : 403 / 1000 [100.00%] @ "16904000"
// RTL Simulation : 404 / 1000 [100.00%] @ "16946000"
// RTL Simulation : 405 / 1000 [100.00%] @ "16988000"
// RTL Simulation : 406 / 1000 [100.00%] @ "16997000"
// RTL Simulation : 407 / 1000 [100.00%] @ "17006000"
// RTL Simulation : 408 / 1000 [100.00%] @ "17048000"
// RTL Simulation : 409 / 1000 [100.00%] @ "17090000"
// RTL Simulation : 410 / 1000 [100.00%] @ "17132000"
// RTL Simulation : 411 / 1000 [100.00%] @ "17174000"
// RTL Simulation : 412 / 1000 [100.00%] @ "17216000"
// RTL Simulation : 413 / 1000 [100.00%] @ "17258000"
// RTL Simulation : 414 / 1000 [100.00%] @ "17300000"
// RTL Simulation : 415 / 1000 [100.00%] @ "17342000"
// RTL Simulation : 416 / 1000 [100.00%] @ "17384000"
// RTL Simulation : 417 / 1000 [100.00%] @ "17426000"
// RTL Simulation : 418 / 1000 [100.00%] @ "17468000"
// RTL Simulation : 419 / 1000 [100.00%] @ "17510000"
// RTL Simulation : 420 / 1000 [100.00%] @ "17552000"
// RTL Simulation : 421 / 1000 [100.00%] @ "17594000"
// RTL Simulation : 422 / 1000 [100.00%] @ "17636000"
// RTL Simulation : 423 / 1000 [100.00%] @ "17678000"
// RTL Simulation : 424 / 1000 [100.00%] @ "17720000"
// RTL Simulation : 425 / 1000 [100.00%] @ "17762000"
// RTL Simulation : 426 / 1000 [100.00%] @ "17804000"
// RTL Simulation : 427 / 1000 [100.00%] @ "17846000"
// RTL Simulation : 428 / 1000 [100.00%] @ "17888000"
// RTL Simulation : 429 / 1000 [100.00%] @ "17930000"
// RTL Simulation : 430 / 1000 [100.00%] @ "17972000"
// RTL Simulation : 431 / 1000 [100.00%] @ "18014000"
// RTL Simulation : 432 / 1000 [100.00%] @ "18056000"
// RTL Simulation : 433 / 1000 [100.00%] @ "18098000"
// RTL Simulation : 434 / 1000 [100.00%] @ "18140000"
// RTL Simulation : 435 / 1000 [100.00%] @ "18182000"
// RTL Simulation : 436 / 1000 [100.00%] @ "18224000"
// RTL Simulation : 437 / 1000 [100.00%] @ "18266000"
// RTL Simulation : 438 / 1000 [100.00%] @ "18308000"
// RTL Simulation : 439 / 1000 [100.00%] @ "18350000"
// RTL Simulation : 440 / 1000 [100.00%] @ "18392000"
// RTL Simulation : 441 / 1000 [100.00%] @ "18434000"
// RTL Simulation : 442 / 1000 [100.00%] @ "18476000"
// RTL Simulation : 443 / 1000 [100.00%] @ "18518000"
// RTL Simulation : 444 / 1000 [100.00%] @ "18560000"
// RTL Simulation : 445 / 1000 [100.00%] @ "18602000"
// RTL Simulation : 446 / 1000 [100.00%] @ "18644000"
// RTL Simulation : 447 / 1000 [100.00%] @ "18686000"
// RTL Simulation : 448 / 1000 [100.00%] @ "18728000"
// RTL Simulation : 449 / 1000 [100.00%] @ "18770000"
// RTL Simulation : 450 / 1000 [100.00%] @ "18812000"
// RTL Simulation : 451 / 1000 [100.00%] @ "18854000"
// RTL Simulation : 452 / 1000 [100.00%] @ "18896000"
// RTL Simulation : 453 / 1000 [100.00%] @ "18938000"
// RTL Simulation : 454 / 1000 [100.00%] @ "18947000"
// RTL Simulation : 455 / 1000 [100.00%] @ "18956000"
// RTL Simulation : 456 / 1000 [100.00%] @ "18998000"
// RTL Simulation : 457 / 1000 [100.00%] @ "19040000"
// RTL Simulation : 458 / 1000 [100.00%] @ "19082000"
// RTL Simulation : 459 / 1000 [100.00%] @ "19124000"
// RTL Simulation : 460 / 1000 [100.00%] @ "19166000"
// RTL Simulation : 461 / 1000 [100.00%] @ "19208000"
// RTL Simulation : 462 / 1000 [100.00%] @ "19250000"
// RTL Simulation : 463 / 1000 [100.00%] @ "19292000"
// RTL Simulation : 464 / 1000 [100.00%] @ "19334000"
// RTL Simulation : 465 / 1000 [100.00%] @ "19376000"
// RTL Simulation : 466 / 1000 [100.00%] @ "19418000"
// RTL Simulation : 467 / 1000 [100.00%] @ "19460000"
// RTL Simulation : 468 / 1000 [100.00%] @ "19502000"
// RTL Simulation : 469 / 1000 [100.00%] @ "19544000"
// RTL Simulation : 470 / 1000 [100.00%] @ "19586000"
// RTL Simulation : 471 / 1000 [100.00%] @ "19628000"
// RTL Simulation : 472 / 1000 [100.00%] @ "19670000"
// RTL Simulation : 473 / 1000 [100.00%] @ "19712000"
// RTL Simulation : 474 / 1000 [100.00%] @ "19754000"
// RTL Simulation : 475 / 1000 [100.00%] @ "19796000"
// RTL Simulation : 476 / 1000 [100.00%] @ "19838000"
// RTL Simulation : 477 / 1000 [100.00%] @ "19880000"
// RTL Simulation : 478 / 1000 [100.00%] @ "19922000"
// RTL Simulation : 479 / 1000 [100.00%] @ "19964000"
// RTL Simulation : 480 / 1000 [100.00%] @ "20006000"
// RTL Simulation : 481 / 1000 [100.00%] @ "20048000"
// RTL Simulation : 482 / 1000 [100.00%] @ "20090000"
// RTL Simulation : 483 / 1000 [100.00%] @ "20132000"
// RTL Simulation : 484 / 1000 [100.00%] @ "20174000"
// RTL Simulation : 485 / 1000 [100.00%] @ "20216000"
// RTL Simulation : 486 / 1000 [100.00%] @ "20258000"
// RTL Simulation : 487 / 1000 [100.00%] @ "20300000"
// RTL Simulation : 488 / 1000 [100.00%] @ "20342000"
// RTL Simulation : 489 / 1000 [100.00%] @ "20384000"
// RTL Simulation : 490 / 1000 [100.00%] @ "20426000"
// RTL Simulation : 491 / 1000 [100.00%] @ "20468000"
// RTL Simulation : 492 / 1000 [100.00%] @ "20510000"
// RTL Simulation : 493 / 1000 [100.00%] @ "20552000"
// RTL Simulation : 494 / 1000 [100.00%] @ "20594000"
// RTL Simulation : 495 / 1000 [100.00%] @ "20636000"
// RTL Simulation : 496 / 1000 [100.00%] @ "20678000"
// RTL Simulation : 497 / 1000 [100.00%] @ "20720000"
// RTL Simulation : 498 / 1000 [100.00%] @ "20762000"
// RTL Simulation : 499 / 1000 [100.00%] @ "20804000"
// RTL Simulation : 500 / 1000 [100.00%] @ "20846000"
// RTL Simulation : 501 / 1000 [100.00%] @ "20888000"
// RTL Simulation : 502 / 1000 [100.00%] @ "20930000"
// RTL Simulation : 503 / 1000 [100.00%] @ "20972000"
// RTL Simulation : 504 / 1000 [100.00%] @ "21014000"
// RTL Simulation : 505 / 1000 [100.00%] @ "21056000"
// RTL Simulation : 506 / 1000 [100.00%] @ "21098000"
// RTL Simulation : 507 / 1000 [100.00%] @ "21140000"
// RTL Simulation : 508 / 1000 [100.00%] @ "21182000"
// RTL Simulation : 509 / 1000 [100.00%] @ "21191000"
// RTL Simulation : 510 / 1000 [100.00%] @ "21200000"
// RTL Simulation : 511 / 1000 [100.00%] @ "21242000"
// RTL Simulation : 512 / 1000 [100.00%] @ "21284000"
// RTL Simulation : 513 / 1000 [100.00%] @ "21326000"
// RTL Simulation : 514 / 1000 [100.00%] @ "21368000"
// RTL Simulation : 515 / 1000 [100.00%] @ "21410000"
// RTL Simulation : 516 / 1000 [100.00%] @ "21452000"
// RTL Simulation : 517 / 1000 [100.00%] @ "21494000"
// RTL Simulation : 518 / 1000 [100.00%] @ "21536000"
// RTL Simulation : 519 / 1000 [100.00%] @ "21578000"
// RTL Simulation : 520 / 1000 [100.00%] @ "21620000"
// RTL Simulation : 521 / 1000 [100.00%] @ "21662000"
// RTL Simulation : 522 / 1000 [100.00%] @ "21704000"
// RTL Simulation : 523 / 1000 [100.00%] @ "21746000"
// RTL Simulation : 524 / 1000 [100.00%] @ "21788000"
// RTL Simulation : 525 / 1000 [100.00%] @ "21830000"
// RTL Simulation : 526 / 1000 [100.00%] @ "21872000"
// RTL Simulation : 527 / 1000 [100.00%] @ "21914000"
// RTL Simulation : 528 / 1000 [100.00%] @ "21956000"
// RTL Simulation : 529 / 1000 [100.00%] @ "21998000"
// RTL Simulation : 530 / 1000 [100.00%] @ "22040000"
// RTL Simulation : 531 / 1000 [100.00%] @ "22082000"
// RTL Simulation : 532 / 1000 [100.00%] @ "22124000"
// RTL Simulation : 533 / 1000 [100.00%] @ "22166000"
// RTL Simulation : 534 / 1000 [100.00%] @ "22208000"
// RTL Simulation : 535 / 1000 [100.00%] @ "22250000"
// RTL Simulation : 536 / 1000 [100.00%] @ "22292000"
// RTL Simulation : 537 / 1000 [100.00%] @ "22334000"
// RTL Simulation : 538 / 1000 [100.00%] @ "22376000"
// RTL Simulation : 539 / 1000 [100.00%] @ "22418000"
// RTL Simulation : 540 / 1000 [100.00%] @ "22460000"
// RTL Simulation : 541 / 1000 [100.00%] @ "22502000"
// RTL Simulation : 542 / 1000 [100.00%] @ "22544000"
// RTL Simulation : 543 / 1000 [100.00%] @ "22586000"
// RTL Simulation : 544 / 1000 [100.00%] @ "22628000"
// RTL Simulation : 545 / 1000 [100.00%] @ "22670000"
// RTL Simulation : 546 / 1000 [100.00%] @ "22712000"
// RTL Simulation : 547 / 1000 [100.00%] @ "22754000"
// RTL Simulation : 548 / 1000 [100.00%] @ "22796000"
// RTL Simulation : 549 / 1000 [100.00%] @ "22838000"
// RTL Simulation : 550 / 1000 [100.00%] @ "22880000"
// RTL Simulation : 551 / 1000 [100.00%] @ "22922000"
// RTL Simulation : 552 / 1000 [100.00%] @ "22964000"
// RTL Simulation : 553 / 1000 [100.00%] @ "23006000"
// RTL Simulation : 554 / 1000 [100.00%] @ "23048000"
// RTL Simulation : 555 / 1000 [100.00%] @ "23090000"
// RTL Simulation : 556 / 1000 [100.00%] @ "23132000"
// RTL Simulation : 557 / 1000 [100.00%] @ "23174000"
// RTL Simulation : 558 / 1000 [100.00%] @ "23216000"
// RTL Simulation : 559 / 1000 [100.00%] @ "23258000"
// RTL Simulation : 560 / 1000 [100.00%] @ "23300000"
// RTL Simulation : 561 / 1000 [100.00%] @ "23342000"
// RTL Simulation : 562 / 1000 [100.00%] @ "23384000"
// RTL Simulation : 563 / 1000 [100.00%] @ "23426000"
// RTL Simulation : 564 / 1000 [100.00%] @ "23468000"
// RTL Simulation : 565 / 1000 [100.00%] @ "23510000"
// RTL Simulation : 566 / 1000 [100.00%] @ "23552000"
// RTL Simulation : 567 / 1000 [100.00%] @ "23594000"
// RTL Simulation : 568 / 1000 [100.00%] @ "23636000"
// RTL Simulation : 569 / 1000 [100.00%] @ "23678000"
// RTL Simulation : 570 / 1000 [100.00%] @ "23720000"
// RTL Simulation : 571 / 1000 [100.00%] @ "23762000"
// RTL Simulation : 572 / 1000 [100.00%] @ "23804000"
// RTL Simulation : 573 / 1000 [100.00%] @ "23846000"
// RTL Simulation : 574 / 1000 [100.00%] @ "23888000"
// RTL Simulation : 575 / 1000 [100.00%] @ "23930000"
// RTL Simulation : 576 / 1000 [100.00%] @ "23972000"
// RTL Simulation : 577 / 1000 [100.00%] @ "24014000"
// RTL Simulation : 578 / 1000 [100.00%] @ "24056000"
// RTL Simulation : 579 / 1000 [100.00%] @ "24098000"
// RTL Simulation : 580 / 1000 [100.00%] @ "24107000"
// RTL Simulation : 581 / 1000 [100.00%] @ "24149000"
// RTL Simulation : 582 / 1000 [100.00%] @ "24191000"
// RTL Simulation : 583 / 1000 [100.00%] @ "24233000"
// RTL Simulation : 584 / 1000 [100.00%] @ "24275000"
// RTL Simulation : 585 / 1000 [100.00%] @ "24317000"
// RTL Simulation : 586 / 1000 [100.00%] @ "24359000"
// RTL Simulation : 587 / 1000 [100.00%] @ "24401000"
// RTL Simulation : 588 / 1000 [100.00%] @ "24443000"
// RTL Simulation : 589 / 1000 [100.00%] @ "24485000"
// RTL Simulation : 590 / 1000 [100.00%] @ "24527000"
// RTL Simulation : 591 / 1000 [100.00%] @ "24569000"
// RTL Simulation : 592 / 1000 [100.00%] @ "24611000"
// RTL Simulation : 593 / 1000 [100.00%] @ "24653000"
// RTL Simulation : 594 / 1000 [100.00%] @ "24695000"
// RTL Simulation : 595 / 1000 [100.00%] @ "24737000"
// RTL Simulation : 596 / 1000 [100.00%] @ "24779000"
// RTL Simulation : 597 / 1000 [100.00%] @ "24821000"
// RTL Simulation : 598 / 1000 [100.00%] @ "24863000"
// RTL Simulation : 599 / 1000 [100.00%] @ "24905000"
// RTL Simulation : 600 / 1000 [100.00%] @ "24947000"
// RTL Simulation : 601 / 1000 [100.00%] @ "24989000"
// RTL Simulation : 602 / 1000 [100.00%] @ "25031000"
// RTL Simulation : 603 / 1000 [100.00%] @ "25073000"
// RTL Simulation : 604 / 1000 [100.00%] @ "25115000"
// RTL Simulation : 605 / 1000 [100.00%] @ "25157000"
// RTL Simulation : 606 / 1000 [100.00%] @ "25199000"
// RTL Simulation : 607 / 1000 [100.00%] @ "25241000"
// RTL Simulation : 608 / 1000 [100.00%] @ "25283000"
// RTL Simulation : 609 / 1000 [100.00%] @ "25325000"
// RTL Simulation : 610 / 1000 [100.00%] @ "25367000"
// RTL Simulation : 611 / 1000 [100.00%] @ "25409000"
// RTL Simulation : 612 / 1000 [100.00%] @ "25451000"
// RTL Simulation : 613 / 1000 [100.00%] @ "25493000"
// RTL Simulation : 614 / 1000 [100.00%] @ "25535000"
// RTL Simulation : 615 / 1000 [100.00%] @ "25577000"
// RTL Simulation : 616 / 1000 [100.00%] @ "25619000"
// RTL Simulation : 617 / 1000 [100.00%] @ "25661000"
// RTL Simulation : 618 / 1000 [100.00%] @ "25703000"
// RTL Simulation : 619 / 1000 [100.00%] @ "25745000"
// RTL Simulation : 620 / 1000 [100.00%] @ "25787000"
// RTL Simulation : 621 / 1000 [100.00%] @ "25829000"
// RTL Simulation : 622 / 1000 [100.00%] @ "25871000"
// RTL Simulation : 623 / 1000 [100.00%] @ "25913000"
// RTL Simulation : 624 / 1000 [100.00%] @ "25955000"
// RTL Simulation : 625 / 1000 [100.00%] @ "25997000"
// RTL Simulation : 626 / 1000 [100.00%] @ "26039000"
// RTL Simulation : 627 / 1000 [100.00%] @ "26081000"
// RTL Simulation : 628 / 1000 [100.00%] @ "26123000"
// RTL Simulation : 629 / 1000 [100.00%] @ "26165000"
// RTL Simulation : 630 / 1000 [100.00%] @ "26207000"
// RTL Simulation : 631 / 1000 [100.00%] @ "26249000"
// RTL Simulation : 632 / 1000 [100.00%] @ "26291000"
// RTL Simulation : 633 / 1000 [100.00%] @ "26333000"
// RTL Simulation : 634 / 1000 [100.00%] @ "26375000"
// RTL Simulation : 635 / 1000 [100.00%] @ "26417000"
// RTL Simulation : 636 / 1000 [100.00%] @ "26459000"
// RTL Simulation : 637 / 1000 [100.00%] @ "26501000"
// RTL Simulation : 638 / 1000 [100.00%] @ "26543000"
// RTL Simulation : 639 / 1000 [100.00%] @ "26585000"
// RTL Simulation : 640 / 1000 [100.00%] @ "26627000"
// RTL Simulation : 641 / 1000 [100.00%] @ "26669000"
// RTL Simulation : 642 / 1000 [100.00%] @ "26711000"
// RTL Simulation : 643 / 1000 [100.00%] @ "26753000"
// RTL Simulation : 644 / 1000 [100.00%] @ "26795000"
// RTL Simulation : 645 / 1000 [100.00%] @ "26837000"
// RTL Simulation : 646 / 1000 [100.00%] @ "26879000"
// RTL Simulation : 647 / 1000 [100.00%] @ "26921000"
// RTL Simulation : 648 / 1000 [100.00%] @ "26963000"
// RTL Simulation : 649 / 1000 [100.00%] @ "27005000"
// RTL Simulation : 650 / 1000 [100.00%] @ "27047000"
// RTL Simulation : 651 / 1000 [100.00%] @ "27089000"
// RTL Simulation : 652 / 1000 [100.00%] @ "27131000"
// RTL Simulation : 653 / 1000 [100.00%] @ "27173000"
// RTL Simulation : 654 / 1000 [100.00%] @ "27215000"
// RTL Simulation : 655 / 1000 [100.00%] @ "27257000"
// RTL Simulation : 656 / 1000 [100.00%] @ "27299000"
// RTL Simulation : 657 / 1000 [100.00%] @ "27341000"
// RTL Simulation : 658 / 1000 [100.00%] @ "27383000"
// RTL Simulation : 659 / 1000 [100.00%] @ "27425000"
// RTL Simulation : 660 / 1000 [100.00%] @ "27434000"
// RTL Simulation : 661 / 1000 [100.00%] @ "27443000"
// RTL Simulation : 662 / 1000 [100.00%] @ "27485000"
// RTL Simulation : 663 / 1000 [100.00%] @ "27527000"
// RTL Simulation : 664 / 1000 [100.00%] @ "27569000"
// RTL Simulation : 665 / 1000 [100.00%] @ "27611000"
// RTL Simulation : 666 / 1000 [100.00%] @ "27653000"
// RTL Simulation : 667 / 1000 [100.00%] @ "27695000"
// RTL Simulation : 668 / 1000 [100.00%] @ "27737000"
// RTL Simulation : 669 / 1000 [100.00%] @ "27779000"
// RTL Simulation : 670 / 1000 [100.00%] @ "27821000"
// RTL Simulation : 671 / 1000 [100.00%] @ "27863000"
// RTL Simulation : 672 / 1000 [100.00%] @ "27905000"
// RTL Simulation : 673 / 1000 [100.00%] @ "27947000"
// RTL Simulation : 674 / 1000 [100.00%] @ "27989000"
// RTL Simulation : 675 / 1000 [100.00%] @ "28031000"
// RTL Simulation : 676 / 1000 [100.00%] @ "28073000"
// RTL Simulation : 677 / 1000 [100.00%] @ "28115000"
// RTL Simulation : 678 / 1000 [100.00%] @ "28157000"
// RTL Simulation : 679 / 1000 [100.00%] @ "28199000"
// RTL Simulation : 680 / 1000 [100.00%] @ "28241000"
// RTL Simulation : 681 / 1000 [100.00%] @ "28283000"
// RTL Simulation : 682 / 1000 [100.00%] @ "28325000"
// RTL Simulation : 683 / 1000 [100.00%] @ "28367000"
// RTL Simulation : 684 / 1000 [100.00%] @ "28409000"
// RTL Simulation : 685 / 1000 [100.00%] @ "28451000"
// RTL Simulation : 686 / 1000 [100.00%] @ "28493000"
// RTL Simulation : 687 / 1000 [100.00%] @ "28535000"
// RTL Simulation : 688 / 1000 [100.00%] @ "28577000"
// RTL Simulation : 689 / 1000 [100.00%] @ "28586000"
// RTL Simulation : 690 / 1000 [100.00%] @ "28595000"
// RTL Simulation : 691 / 1000 [100.00%] @ "28637000"
// RTL Simulation : 692 / 1000 [100.00%] @ "28679000"
// RTL Simulation : 693 / 1000 [100.00%] @ "28721000"
// RTL Simulation : 694 / 1000 [100.00%] @ "28763000"
// RTL Simulation : 695 / 1000 [100.00%] @ "28805000"
// RTL Simulation : 696 / 1000 [100.00%] @ "28847000"
// RTL Simulation : 697 / 1000 [100.00%] @ "28889000"
// RTL Simulation : 698 / 1000 [100.00%] @ "28931000"
// RTL Simulation : 699 / 1000 [100.00%] @ "28973000"
// RTL Simulation : 700 / 1000 [100.00%] @ "29015000"
// RTL Simulation : 701 / 1000 [100.00%] @ "29057000"
// RTL Simulation : 702 / 1000 [100.00%] @ "29099000"
// RTL Simulation : 703 / 1000 [100.00%] @ "29141000"
// RTL Simulation : 704 / 1000 [100.00%] @ "29183000"
// RTL Simulation : 705 / 1000 [100.00%] @ "29225000"
// RTL Simulation : 706 / 1000 [100.00%] @ "29267000"
// RTL Simulation : 707 / 1000 [100.00%] @ "29309000"
// RTL Simulation : 708 / 1000 [100.00%] @ "29351000"
// RTL Simulation : 709 / 1000 [100.00%] @ "29393000"
// RTL Simulation : 710 / 1000 [100.00%] @ "29435000"
// RTL Simulation : 711 / 1000 [100.00%] @ "29477000"
// RTL Simulation : 712 / 1000 [100.00%] @ "29519000"
// RTL Simulation : 713 / 1000 [100.00%] @ "29561000"
// RTL Simulation : 714 / 1000 [100.00%] @ "29603000"
// RTL Simulation : 715 / 1000 [100.00%] @ "29645000"
// RTL Simulation : 716 / 1000 [100.00%] @ "29687000"
// RTL Simulation : 717 / 1000 [100.00%] @ "29729000"
// RTL Simulation : 718 / 1000 [100.00%] @ "29771000"
// RTL Simulation : 719 / 1000 [100.00%] @ "29813000"
// RTL Simulation : 720 / 1000 [100.00%] @ "29855000"
// RTL Simulation : 721 / 1000 [100.00%] @ "29897000"
// RTL Simulation : 722 / 1000 [100.00%] @ "29939000"
// RTL Simulation : 723 / 1000 [100.00%] @ "29981000"
// RTL Simulation : 724 / 1000 [100.00%] @ "30023000"
// RTL Simulation : 725 / 1000 [100.00%] @ "30065000"
// RTL Simulation : 726 / 1000 [100.00%] @ "30107000"
// RTL Simulation : 727 / 1000 [100.00%] @ "30149000"
// RTL Simulation : 728 / 1000 [100.00%] @ "30191000"
// RTL Simulation : 729 / 1000 [100.00%] @ "30233000"
// RTL Simulation : 730 / 1000 [100.00%] @ "30275000"
// RTL Simulation : 731 / 1000 [100.00%] @ "30317000"
// RTL Simulation : 732 / 1000 [100.00%] @ "30359000"
// RTL Simulation : 733 / 1000 [100.00%] @ "30401000"
// RTL Simulation : 734 / 1000 [100.00%] @ "30443000"
// RTL Simulation : 735 / 1000 [100.00%] @ "30485000"
// RTL Simulation : 736 / 1000 [100.00%] @ "30527000"
// RTL Simulation : 737 / 1000 [100.00%] @ "30569000"
// RTL Simulation : 738 / 1000 [100.00%] @ "30611000"
// RTL Simulation : 739 / 1000 [100.00%] @ "30653000"
// RTL Simulation : 740 / 1000 [100.00%] @ "30695000"
// RTL Simulation : 741 / 1000 [100.00%] @ "30737000"
// RTL Simulation : 742 / 1000 [100.00%] @ "30779000"
// RTL Simulation : 743 / 1000 [100.00%] @ "30821000"
// RTL Simulation : 744 / 1000 [100.00%] @ "30863000"
// RTL Simulation : 745 / 1000 [100.00%] @ "30905000"
// RTL Simulation : 746 / 1000 [100.00%] @ "30947000"
// RTL Simulation : 747 / 1000 [100.00%] @ "30989000"
// RTL Simulation : 748 / 1000 [100.00%] @ "31031000"
// RTL Simulation : 749 / 1000 [100.00%] @ "31073000"
// RTL Simulation : 750 / 1000 [100.00%] @ "31115000"
// RTL Simulation : 751 / 1000 [100.00%] @ "31157000"
// RTL Simulation : 752 / 1000 [100.00%] @ "31199000"
// RTL Simulation : 753 / 1000 [100.00%] @ "31241000"
// RTL Simulation : 754 / 1000 [100.00%] @ "31283000"
// RTL Simulation : 755 / 1000 [100.00%] @ "31325000"
// RTL Simulation : 756 / 1000 [100.00%] @ "31367000"
// RTL Simulation : 757 / 1000 [100.00%] @ "31409000"
// RTL Simulation : 758 / 1000 [100.00%] @ "31451000"
// RTL Simulation : 759 / 1000 [100.00%] @ "31493000"
// RTL Simulation : 760 / 1000 [100.00%] @ "31535000"
// RTL Simulation : 761 / 1000 [100.00%] @ "31577000"
// RTL Simulation : 762 / 1000 [100.00%] @ "31619000"
// RTL Simulation : 763 / 1000 [100.00%] @ "31661000"
// RTL Simulation : 764 / 1000 [100.00%] @ "31703000"
// RTL Simulation : 765 / 1000 [100.00%] @ "31745000"
// RTL Simulation : 766 / 1000 [100.00%] @ "31787000"
// RTL Simulation : 767 / 1000 [100.00%] @ "31829000"
// RTL Simulation : 768 / 1000 [100.00%] @ "31871000"
// RTL Simulation : 769 / 1000 [100.00%] @ "31913000"
// RTL Simulation : 770 / 1000 [100.00%] @ "31955000"
// RTL Simulation : 771 / 1000 [100.00%] @ "31997000"
// RTL Simulation : 772 / 1000 [100.00%] @ "32039000"
// RTL Simulation : 773 / 1000 [100.00%] @ "32081000"
// RTL Simulation : 774 / 1000 [100.00%] @ "32123000"
// RTL Simulation : 775 / 1000 [100.00%] @ "32165000"
// RTL Simulation : 776 / 1000 [100.00%] @ "32207000"
// RTL Simulation : 777 / 1000 [100.00%] @ "32249000"
// RTL Simulation : 778 / 1000 [100.00%] @ "32291000"
// RTL Simulation : 779 / 1000 [100.00%] @ "32333000"
// RTL Simulation : 780 / 1000 [100.00%] @ "32375000"
// RTL Simulation : 781 / 1000 [100.00%] @ "32417000"
// RTL Simulation : 782 / 1000 [100.00%] @ "32459000"
// RTL Simulation : 783 / 1000 [100.00%] @ "32501000"
// RTL Simulation : 784 / 1000 [100.00%] @ "32543000"
// RTL Simulation : 785 / 1000 [100.00%] @ "32585000"
// RTL Simulation : 786 / 1000 [100.00%] @ "32627000"
// RTL Simulation : 787 / 1000 [100.00%] @ "32669000"
// RTL Simulation : 788 / 1000 [100.00%] @ "32711000"
// RTL Simulation : 789 / 1000 [100.00%] @ "32753000"
// RTL Simulation : 790 / 1000 [100.00%] @ "32795000"
// RTL Simulation : 791 / 1000 [100.00%] @ "32837000"
// RTL Simulation : 792 / 1000 [100.00%] @ "32879000"
// RTL Simulation : 793 / 1000 [100.00%] @ "32921000"
// RTL Simulation : 794 / 1000 [100.00%] @ "32963000"
// RTL Simulation : 795 / 1000 [100.00%] @ "33005000"
// RTL Simulation : 796 / 1000 [100.00%] @ "33047000"
// RTL Simulation : 797 / 1000 [100.00%] @ "33089000"
// RTL Simulation : 798 / 1000 [100.00%] @ "33131000"
// RTL Simulation : 799 / 1000 [100.00%] @ "33173000"
// RTL Simulation : 800 / 1000 [100.00%] @ "33215000"
// RTL Simulation : 801 / 1000 [100.00%] @ "33257000"
// RTL Simulation : 802 / 1000 [100.00%] @ "33299000"
// RTL Simulation : 803 / 1000 [100.00%] @ "33341000"
// RTL Simulation : 804 / 1000 [100.00%] @ "33383000"
// RTL Simulation : 805 / 1000 [100.00%] @ "33425000"
// RTL Simulation : 806 / 1000 [100.00%] @ "33467000"
// RTL Simulation : 807 / 1000 [100.00%] @ "33509000"
// RTL Simulation : 808 / 1000 [100.00%] @ "33551000"
// RTL Simulation : 809 / 1000 [100.00%] @ "33593000"
// RTL Simulation : 810 / 1000 [100.00%] @ "33635000"
// RTL Simulation : 811 / 1000 [100.00%] @ "33677000"
// RTL Simulation : 812 / 1000 [100.00%] @ "33719000"
// RTL Simulation : 813 / 1000 [100.00%] @ "33761000"
// RTL Simulation : 814 / 1000 [100.00%] @ "33803000"
// RTL Simulation : 815 / 1000 [100.00%] @ "33845000"
// RTL Simulation : 816 / 1000 [100.00%] @ "33887000"
// RTL Simulation : 817 / 1000 [100.00%] @ "33929000"
// RTL Simulation : 818 / 1000 [100.00%] @ "33971000"
// RTL Simulation : 819 / 1000 [100.00%] @ "34013000"
// RTL Simulation : 820 / 1000 [100.00%] @ "34055000"
// RTL Simulation : 821 / 1000 [100.00%] @ "34097000"
// RTL Simulation : 822 / 1000 [100.00%] @ "34139000"
// RTL Simulation : 823 / 1000 [100.00%] @ "34181000"
// RTL Simulation : 824 / 1000 [100.00%] @ "34223000"
// RTL Simulation : 825 / 1000 [100.00%] @ "34265000"
// RTL Simulation : 826 / 1000 [100.00%] @ "34307000"
// RTL Simulation : 827 / 1000 [100.00%] @ "34349000"
// RTL Simulation : 828 / 1000 [100.00%] @ "34391000"
// RTL Simulation : 829 / 1000 [100.00%] @ "34433000"
// RTL Simulation : 830 / 1000 [100.00%] @ "34475000"
// RTL Simulation : 831 / 1000 [100.00%] @ "34517000"
// RTL Simulation : 832 / 1000 [100.00%] @ "34559000"
// RTL Simulation : 833 / 1000 [100.00%] @ "34601000"
// RTL Simulation : 834 / 1000 [100.00%] @ "34643000"
// RTL Simulation : 835 / 1000 [100.00%] @ "34685000"
// RTL Simulation : 836 / 1000 [100.00%] @ "34727000"
// RTL Simulation : 837 / 1000 [100.00%] @ "34769000"
// RTL Simulation : 838 / 1000 [100.00%] @ "34811000"
// RTL Simulation : 839 / 1000 [100.00%] @ "34853000"
// RTL Simulation : 840 / 1000 [100.00%] @ "34895000"
// RTL Simulation : 841 / 1000 [100.00%] @ "34937000"
// RTL Simulation : 842 / 1000 [100.00%] @ "34979000"
// RTL Simulation : 843 / 1000 [100.00%] @ "35021000"
// RTL Simulation : 844 / 1000 [100.00%] @ "35063000"
// RTL Simulation : 845 / 1000 [100.00%] @ "35105000"
// RTL Simulation : 846 / 1000 [100.00%] @ "35147000"
// RTL Simulation : 847 / 1000 [100.00%] @ "35189000"
// RTL Simulation : 848 / 1000 [100.00%] @ "35231000"
// RTL Simulation : 849 / 1000 [100.00%] @ "35273000"
// RTL Simulation : 850 / 1000 [100.00%] @ "35315000"
// RTL Simulation : 851 / 1000 [100.00%] @ "35357000"
// RTL Simulation : 852 / 1000 [100.00%] @ "35399000"
// RTL Simulation : 853 / 1000 [100.00%] @ "35441000"
// RTL Simulation : 854 / 1000 [100.00%] @ "35483000"
// RTL Simulation : 855 / 1000 [100.00%] @ "35525000"
// RTL Simulation : 856 / 1000 [100.00%] @ "35567000"
// RTL Simulation : 857 / 1000 [100.00%] @ "35609000"
// RTL Simulation : 858 / 1000 [100.00%] @ "35651000"
// RTL Simulation : 859 / 1000 [100.00%] @ "35693000"
// RTL Simulation : 860 / 1000 [100.00%] @ "35735000"
// RTL Simulation : 861 / 1000 [100.00%] @ "35777000"
// RTL Simulation : 862 / 1000 [100.00%] @ "35819000"
// RTL Simulation : 863 / 1000 [100.00%] @ "35861000"
// RTL Simulation : 864 / 1000 [100.00%] @ "35903000"
// RTL Simulation : 865 / 1000 [100.00%] @ "35945000"
// RTL Simulation : 866 / 1000 [100.00%] @ "35987000"
// RTL Simulation : 867 / 1000 [100.00%] @ "35996000"
// RTL Simulation : 868 / 1000 [100.00%] @ "36005000"
// RTL Simulation : 869 / 1000 [100.00%] @ "36047000"
// RTL Simulation : 870 / 1000 [100.00%] @ "36089000"
// RTL Simulation : 871 / 1000 [100.00%] @ "36131000"
// RTL Simulation : 872 / 1000 [100.00%] @ "36173000"
// RTL Simulation : 873 / 1000 [100.00%] @ "36215000"
// RTL Simulation : 874 / 1000 [100.00%] @ "36257000"
// RTL Simulation : 875 / 1000 [100.00%] @ "36299000"
// RTL Simulation : 876 / 1000 [100.00%] @ "36341000"
// RTL Simulation : 877 / 1000 [100.00%] @ "36383000"
// RTL Simulation : 878 / 1000 [100.00%] @ "36425000"
// RTL Simulation : 879 / 1000 [100.00%] @ "36467000"
// RTL Simulation : 880 / 1000 [100.00%] @ "36509000"
// RTL Simulation : 881 / 1000 [100.00%] @ "36551000"
// RTL Simulation : 882 / 1000 [100.00%] @ "36593000"
// RTL Simulation : 883 / 1000 [100.00%] @ "36635000"
// RTL Simulation : 884 / 1000 [100.00%] @ "36677000"
// RTL Simulation : 885 / 1000 [100.00%] @ "36719000"
// RTL Simulation : 886 / 1000 [100.00%] @ "36761000"
// RTL Simulation : 887 / 1000 [100.00%] @ "36803000"
// RTL Simulation : 888 / 1000 [100.00%] @ "36845000"
// RTL Simulation : 889 / 1000 [100.00%] @ "36887000"
// RTL Simulation : 890 / 1000 [100.00%] @ "36929000"
// RTL Simulation : 891 / 1000 [100.00%] @ "36971000"
// RTL Simulation : 892 / 1000 [100.00%] @ "37013000"
// RTL Simulation : 893 / 1000 [100.00%] @ "37055000"
// RTL Simulation : 894 / 1000 [100.00%] @ "37097000"
// RTL Simulation : 895 / 1000 [100.00%] @ "37139000"
// RTL Simulation : 896 / 1000 [100.00%] @ "37181000"
// RTL Simulation : 897 / 1000 [100.00%] @ "37223000"
// RTL Simulation : 898 / 1000 [100.00%] @ "37265000"
// RTL Simulation : 899 / 1000 [100.00%] @ "37307000"
// RTL Simulation : 900 / 1000 [100.00%] @ "37349000"
// RTL Simulation : 901 / 1000 [100.00%] @ "37391000"
// RTL Simulation : 902 / 1000 [100.00%] @ "37433000"
// RTL Simulation : 903 / 1000 [100.00%] @ "37475000"
// RTL Simulation : 904 / 1000 [100.00%] @ "37517000"
// RTL Simulation : 905 / 1000 [100.00%] @ "37559000"
// RTL Simulation : 906 / 1000 [100.00%] @ "37601000"
// RTL Simulation : 907 / 1000 [100.00%] @ "37643000"
// RTL Simulation : 908 / 1000 [100.00%] @ "37685000"
// RTL Simulation : 909 / 1000 [100.00%] @ "37727000"
// RTL Simulation : 910 / 1000 [100.00%] @ "37769000"
// RTL Simulation : 911 / 1000 [100.00%] @ "37811000"
// RTL Simulation : 912 / 1000 [100.00%] @ "37853000"
// RTL Simulation : 913 / 1000 [100.00%] @ "37895000"
// RTL Simulation : 914 / 1000 [100.00%] @ "37937000"
// RTL Simulation : 915 / 1000 [100.00%] @ "37979000"
// RTL Simulation : 916 / 1000 [100.00%] @ "38021000"
// RTL Simulation : 917 / 1000 [100.00%] @ "38063000"
// RTL Simulation : 918 / 1000 [100.00%] @ "38105000"
// RTL Simulation : 919 / 1000 [100.00%] @ "38147000"
// RTL Simulation : 920 / 1000 [100.00%] @ "38189000"
// RTL Simulation : 921 / 1000 [100.00%] @ "38231000"
// RTL Simulation : 922 / 1000 [100.00%] @ "38273000"
// RTL Simulation : 923 / 1000 [100.00%] @ "38315000"
// RTL Simulation : 924 / 1000 [100.00%] @ "38357000"
// RTL Simulation : 925 / 1000 [100.00%] @ "38399000"
// RTL Simulation : 926 / 1000 [100.00%] @ "38441000"
// RTL Simulation : 927 / 1000 [100.00%] @ "38483000"
// RTL Simulation : 928 / 1000 [100.00%] @ "38525000"
// RTL Simulation : 929 / 1000 [100.00%] @ "38567000"
// RTL Simulation : 930 / 1000 [100.00%] @ "38609000"
// RTL Simulation : 931 / 1000 [100.00%] @ "38651000"
// RTL Simulation : 932 / 1000 [100.00%] @ "38693000"
// RTL Simulation : 933 / 1000 [100.00%] @ "38735000"
// RTL Simulation : 934 / 1000 [100.00%] @ "38777000"
// RTL Simulation : 935 / 1000 [100.00%] @ "38819000"
// RTL Simulation : 936 / 1000 [100.00%] @ "38861000"
// RTL Simulation : 937 / 1000 [100.00%] @ "38903000"
// RTL Simulation : 938 / 1000 [100.00%] @ "38945000"
// RTL Simulation : 939 / 1000 [100.00%] @ "38987000"
// RTL Simulation : 940 / 1000 [100.00%] @ "39029000"
// RTL Simulation : 941 / 1000 [100.00%] @ "39071000"
// RTL Simulation : 942 / 1000 [100.00%] @ "39113000"
// RTL Simulation : 943 / 1000 [100.00%] @ "39155000"
// RTL Simulation : 944 / 1000 [100.00%] @ "39197000"
// RTL Simulation : 945 / 1000 [100.00%] @ "39239000"
// RTL Simulation : 946 / 1000 [100.00%] @ "39281000"
// RTL Simulation : 947 / 1000 [100.00%] @ "39323000"
// RTL Simulation : 948 / 1000 [100.00%] @ "39365000"
// RTL Simulation : 949 / 1000 [100.00%] @ "39407000"
// RTL Simulation : 950 / 1000 [100.00%] @ "39449000"
// RTL Simulation : 951 / 1000 [100.00%] @ "39491000"
// RTL Simulation : 952 / 1000 [100.00%] @ "39533000"
// RTL Simulation : 953 / 1000 [100.00%] @ "39575000"
// RTL Simulation : 954 / 1000 [100.00%] @ "39617000"
// RTL Simulation : 955 / 1000 [100.00%] @ "39659000"
// RTL Simulation : 956 / 1000 [100.00%] @ "39701000"
// RTL Simulation : 957 / 1000 [100.00%] @ "39743000"
// RTL Simulation : 958 / 1000 [100.00%] @ "39785000"
// RTL Simulation : 959 / 1000 [100.00%] @ "39827000"
// RTL Simulation : 960 / 1000 [100.00%] @ "39869000"
// RTL Simulation : 961 / 1000 [100.00%] @ "39911000"
// RTL Simulation : 962 / 1000 [100.00%] @ "39953000"
// RTL Simulation : 963 / 1000 [100.00%] @ "39995000"
// RTL Simulation : 964 / 1000 [100.00%] @ "40037000"
// RTL Simulation : 965 / 1000 [100.00%] @ "40079000"
// RTL Simulation : 966 / 1000 [100.00%] @ "40121000"
// RTL Simulation : 967 / 1000 [100.00%] @ "40163000"
// RTL Simulation : 968 / 1000 [100.00%] @ "40205000"
// RTL Simulation : 969 / 1000 [100.00%] @ "40247000"
// RTL Simulation : 970 / 1000 [100.00%] @ "40289000"
// RTL Simulation : 971 / 1000 [100.00%] @ "40331000"
// RTL Simulation : 972 / 1000 [100.00%] @ "40373000"
// RTL Simulation : 973 / 1000 [100.00%] @ "40415000"
// RTL Simulation : 974 / 1000 [100.00%] @ "40457000"
// RTL Simulation : 975 / 1000 [100.00%] @ "40499000"
// RTL Simulation : 976 / 1000 [100.00%] @ "40541000"
// RTL Simulation : 977 / 1000 [100.00%] @ "40583000"
// RTL Simulation : 978 / 1000 [100.00%] @ "40625000"
// RTL Simulation : 979 / 1000 [100.00%] @ "40667000"
// RTL Simulation : 980 / 1000 [100.00%] @ "40709000"
// RTL Simulation : 981 / 1000 [100.00%] @ "40751000"
// RTL Simulation : 982 / 1000 [100.00%] @ "40793000"
// RTL Simulation : 983 / 1000 [100.00%] @ "40835000"
// RTL Simulation : 984 / 1000 [100.00%] @ "40877000"
// RTL Simulation : 985 / 1000 [100.00%] @ "40919000"
// RTL Simulation : 986 / 1000 [100.00%] @ "40961000"
// RTL Simulation : 987 / 1000 [100.00%] @ "41003000"
// RTL Simulation : 988 / 1000 [100.00%] @ "41045000"
// RTL Simulation : 989 / 1000 [100.00%] @ "41087000"
// RTL Simulation : 990 / 1000 [100.00%] @ "41129000"
// RTL Simulation : 991 / 1000 [100.00%] @ "41171000"
// RTL Simulation : 992 / 1000 [100.00%] @ "41213000"
// RTL Simulation : 993 / 1000 [100.00%] @ "41255000"
// RTL Simulation : 994 / 1000 [100.00%] @ "41297000"
// RTL Simulation : 995 / 1000 [100.00%] @ "41339000"
// RTL Simulation : 996 / 1000 [100.00%] @ "41381000"
// RTL Simulation : 997 / 1000 [100.00%] @ "41423000"
// RTL Simulation : 998 / 1000 [100.00%] @ "41465000"
// RTL Simulation : 999 / 1000 [100.00%] @ "41507000"
// RTL Simulation : 1000 / 1000 [100.00%] @ "41549000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 41566500 ps : File "/media/danieleb/DATA/2022.1/tutorials/HLS-TRAINING-2022/files/examples/7_atan2_cordic/hls_atan2_prj/solution2_cordic_bitaccurate/sim/verilog/top_atan2.autotb.v" Line 341
## quit
INFO: [Common 17-206] Exiting xsim at Mon Sep 26 11:32:48 2022...
INFO: [COSIM 212-316] Starting C post checking ...
total    error = 1.918945
relative error = 0.001919
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 16.83 seconds. CPU system time: 4.7 seconds. Elapsed time: 21.98 seconds; current allocated memory: 8.812 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 187.98 seconds. Total CPU system time: 29.6 seconds. Total elapsed time: 207.44 seconds; peak allocated memory: 1.777 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Sep 26 11:32:49 2022...
