

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Thu Jun 13 19:44:25 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.392 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |        2|  4296605672|  8.000 ns|  17.186 sec|    2|  4296605672|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+-----------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max   | min |  max  |                      Type                     |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+-----------------------------------------------+
        |grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532  |tpgBackground_Pipeline_VITIS_LOOP_565_2  |       23|    65558|  92.000 ns|  0.262 ms|    1|  65536|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   |  Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_563_1  |        0|  4296605670|  27 ~ 65562|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     486|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        9|    13|    4601|    5024|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     379|    -|
|Register         |        -|     -|     796|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        9|    13|    5397|    5889|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        3|     1|       2|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532  |tpgBackground_Pipeline_VITIS_LOOP_565_2  |        9|  13|  4601|  5024|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |        9|  13|  4601|  5024|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |add2_i_fu_1017_p2                               |         +|   0|  0|  21|          14|           4|
    |add5_i_fu_749_p2                                |         +|   0|  0|  21|          14|           4|
    |add_i410_fu_1221_p2                             |         +|   0|  0|  17|          10|          10|
    |add_i_fu_1002_p2                                |         +|   0|  0|  21|          14|           3|
    |add_ln563_fu_1107_p2                            |         +|   0|  0|  23|          16|           1|
    |add_ln750_fu_1144_p2                            |         +|   0|  0|  17|          10|          10|
    |barWidthMinSamples_fu_1032_p2                   |         +|   0|  0|  17|          10|           2|
    |sub10_i_fu_1056_p2                              |         +|   0|  0|  24|          17|           2|
    |sub35_i_fu_1050_p2                              |         +|   0|  0|  24|          17|           2|
    |sub_i_i_i_fu_1044_p2                            |         +|   0|  0|  18|          11|           2|
    |cmp11_i_fu_1131_p2                              |      icmp|   0|  0|  24|          17|          17|
    |cmp121_i_fu_787_p2                              |      icmp|   0|  0|  15|           8|           1|
    |cmp12_i_fu_1215_p2                              |      icmp|   0|  0|  23|          16|           1|
    |cmp136_i_fu_1094_p2                             |      icmp|   0|  0|  15|           8|           1|
    |cmp2_i_fu_930_p2                                |      icmp|   0|  0|  15|           8|           1|
    |cmp54_i_fu_781_p2                               |      icmp|   0|  0|  15|           8|           1|
    |cmp8_fu_735_p2                                  |      icmp|   0|  0|  15|           8|           1|
    |cmp_i371_fu_1188_p2                             |      icmp|   0|  0|  23|          16|           1|
    |icmp_fu_765_p2                                  |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln563_fu_1102_p2                           |      icmp|   0|  0|  23|          16|          16|
    |ult_fu_1126_p2                                  |      icmp|   0|  0|  23|          16|          16|
    |ap_block_state1                                 |        or|   0|  0|   2|           1|           1|
    |conv2_i_i10_i267_fu_935_p3                      |    select|   0|  0|   9|           1|           2|
    |conv2_i_i10_i270_fu_951_p3                      |    select|   0|  0|  10|           1|           1|
    |conv2_i_i10_i285_cast_cast_cast_cast_fu_967_p3  |    select|   0|  0|   5|           1|           1|
    |conv2_i_i_i271_cast_cast_fu_959_p3              |    select|   0|  0|   7|           1|           1|
    |conv2_i_i_i286_fu_975_p3                        |    select|   0|  0|   9|           1|           2|
    |conv2_i_i_i299_fu_983_p3                        |    select|   0|  0|  10|           1|           1|
    |conv2_i_i_i313_fu_991_p3                        |    select|   0|  0|  10|           1|           2|
    |conv2_i_i_i_cast_cast_fu_943_p3                 |    select|   0|  0|   4|           1|           1|
    |outpix_10_fu_1066_p3                            |    select|   0|  0|  10|           1|          10|
    |rev_fu_1182_p2                                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0| 486|         272|         121|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ZplateHorContDelta_val_blk_n  |   9|          2|    1|          2|
    |ZplateHorContStart_val_blk_n  |   9|          2|    1|          2|
    |ZplateVerContDelta_val_blk_n  |   9|          2|    1|          2|
    |ZplateVerContStart_val_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm                     |  37|          7|    1|          7|
    |ap_done                       |   9|          2|    1|          2|
    |colorFormat_val20_c_blk_n     |   9|          2|    1|          2|
    |colorFormat_val_blk_n         |   9|          2|    1|          2|
    |dpDynamicRange_val_blk_n      |   9|          2|    1|          2|
    |dpYUVCoef_val_blk_n           |   9|          2|    1|          2|
    |enableInput_val_blk_n         |   9|          2|    1|          2|
    |hBarSel_0_loc_0_fu_338        |   9|          2|    8|         16|
    |hBarSel_3_0_loc_0_fu_322      |   9|          2|    8|         16|
    |hBarSel_4_0_loc_0_fu_350      |   9|          2|    8|         16|
    |hBarSel_5_0_loc_0_fu_306      |   9|          2|    8|         16|
    |hdata_flag_0_reg_508          |   9|          2|    1|          2|
    |hdata_loc_0_fu_330            |   9|          2|   16|         32|
    |height_val4_c_blk_n           |   9|          2|    1|          2|
    |height_val_blk_n              |   9|          2|    1|          2|
    |motionSpeed_val_blk_n         |   9|          2|    1|          2|
    |ovrlayYUV_write               |   9|          2|    1|          2|
    |passthruEndX_val_blk_n        |   9|          2|    1|          2|
    |passthruEndY_val_blk_n        |   9|          2|    1|          2|
    |passthruStartX_val_blk_n      |   9|          2|    1|          2|
    |passthruStartY_val_blk_n      |   9|          2|    1|          2|
    |patternId_val_blk_n           |   9|          2|    1|          2|
    |rampVal_2_flag_0_reg_520      |   9|          2|    1|          2|
    |rampVal_2_loc_0_fu_314        |   9|          2|   16|         32|
    |rampVal_3_flag_0_reg_496      |   9|          2|    1|          2|
    |rampVal_3_loc_0_fu_358        |   9|          2|   16|         32|
    |rampVal_loc_0_fu_354          |   9|          2|   16|         32|
    |srcYUV_read                   |   9|          2|    1|          2|
    |vBarSel_2_loc_0_fu_326        |   9|          2|    8|         16|
    |vBarSel_3_loc_0_fu_310        |   9|          2|    8|         16|
    |vBarSel_loc_0_fu_342          |   9|          2|    8|         16|
    |width_val7_c_blk_n            |   9|          2|    1|          2|
    |width_val_blk_n               |   9|          2|    1|          2|
    |y_fu_290                      |   9|          2|   16|         32|
    |zonePlateVAddr_loc_0_fu_346   |   9|          2|   16|         32|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 379|         83|  178|        361|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ZplateHorContDelta_val_read_reg_1394                             |  16|   0|   16|          0|
    |ZplateHorContStart_val_read_reg_1399                             |  16|   0|   16|          0|
    |ZplateVerContDelta_val_read_reg_1384                             |  16|   0|   16|          0|
    |ZplateVerContStart_val_read_reg_1389                             |  16|   0|   16|          0|
    |add_i410_reg_1645                                                |  10|   0|   10|          0|
    |ap_CS_fsm                                                        |   6|   0|    6|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |barWidthMinSamples_reg_1535                                      |  10|   0|   10|          0|
    |barWidth_reg_1529                                                |  11|   0|   11|          0|
    |cmp11_i_reg_1615                                                 |   1|   0|    1|          0|
    |cmp121_i_reg_1479                                                |   1|   0|    1|          0|
    |cmp12_i_reg_1640                                                 |   1|   0|    1|          0|
    |cmp136_i_reg_1577                                                |   1|   0|    1|          0|
    |cmp2_i_reg_1484                                                  |   1|   0|    1|          0|
    |cmp54_i_reg_1474                                                 |   1|   0|    1|          0|
    |cmp8_reg_1453                                                    |   1|   0|    1|          0|
    |cmp_i371_reg_1625                                                |   1|   0|    1|          0|
    |colorFormatLocal_reg_1404                                        |   8|   0|    8|          0|
    |colorSel_reg_1630                                                |   2|   0|    2|          0|
    |conv2_i_i10_i267_reg_1489                                        |   7|   0|   10|          3|
    |conv2_i_i10_i270_reg_1499                                        |   4|   0|   10|          6|
    |conv2_i_i10_i285_cast_cast_cast_cast_reg_1509                    |   2|   0|    5|          3|
    |conv2_i_i_i271_cast_cast_reg_1504                                |   3|   0|    7|          4|
    |conv2_i_i_i286_reg_1514                                          |   5|   0|   10|          5|
    |conv2_i_i_i299_reg_1519                                          |   1|   0|   10|          9|
    |conv2_i_i_i313_reg_1524                                          |   9|   0|   10|          1|
    |conv2_i_i_i_cast_cast_reg_1494                                   |   1|   0|    3|          2|
    |empty_102_reg_1458                                               |  14|   0|   14|          0|
    |empty_104_reg_1567                                               |   8|   0|    8|          0|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start_reg  |   1|   0|    1|          0|
    |hBarSel_0                                                        |   3|   0|    3|          0|
    |hBarSel_0_loc_0_fu_338                                           |   8|   0|    8|          0|
    |hBarSel_3_0                                                      |   3|   0|    3|          0|
    |hBarSel_3_0_loc_0_fu_322                                         |   8|   0|    8|          0|
    |hBarSel_4_0                                                      |   8|   0|    8|          0|
    |hBarSel_4_0_loc_0_fu_350                                         |   8|   0|    8|          0|
    |hBarSel_5_0                                                      |   3|   0|    3|          0|
    |hBarSel_5_0_loc_0_fu_306                                         |   8|   0|    8|          0|
    |hdata                                                            |  16|   0|   16|          0|
    |hdata_flag_0_reg_508                                             |   1|   0|    1|          0|
    |hdata_loc_0_fu_330                                               |  16|   0|   16|          0|
    |hdata_new_0_fu_334                                               |  16|   0|   16|          0|
    |icmp_reg_1464                                                    |   1|   0|    1|          0|
    |loopHeight_reg_1447                                              |  16|   0|   16|          0|
    |loopWidth_reg_1441                                               |  16|   0|   16|          0|
    |motionSpeed_val_read_reg_1411                                    |   8|   0|    8|          0|
    |outpix_10_reg_1562                                               |  10|   0|   10|          0|
    |outpix_1_fu_298                                                  |  10|   0|   10|          0|
    |outpix_1_load_reg_1600                                           |  10|   0|   10|          0|
    |outpix_2_fu_302                                                  |  10|   0|   10|          0|
    |outpix_2_load_reg_1605                                           |  10|   0|   10|          0|
    |outpix_fu_294                                                    |  10|   0|   10|          0|
    |outpix_load_reg_1595                                             |  10|   0|   10|          0|
    |p_0_0_010244_lcssa251_fu_278                                     |  10|   0|   10|          0|
    |p_0_0_0248_lcssa257_fu_286                                       |  10|   0|   10|          0|
    |p_0_0_09246_lcssa254_fu_282                                      |  10|   0|   10|          0|
    |passthruEndX_val_read_reg_1426                                   |  16|   0|   16|          0|
    |passthruEndY_val_read_reg_1421                                   |  16|   0|   16|          0|
    |passthruStartX_val_read_reg_1436                                 |  16|   0|   16|          0|
    |passthruStartY_val_read_reg_1431                                 |  16|   0|   16|          0|
    |patternId_val_read_reg_1416                                      |   8|   0|    8|          0|
    |rampStart                                                        |  10|   0|   10|          0|
    |rampStart_load_reg_1555                                          |  10|   0|   10|          0|
    |rampVal                                                          |  10|   0|   10|          0|
    |rampVal_1                                                        |  16|   0|   16|          0|
    |rampVal_2                                                        |  16|   0|   16|          0|
    |rampVal_2_flag_0_reg_520                                         |   1|   0|    1|          0|
    |rampVal_2_loc_0_fu_314                                           |  16|   0|   16|          0|
    |rampVal_2_new_0_fu_318                                           |  16|   0|   16|          0|
    |rampVal_3_flag_0_reg_496                                         |   1|   0|    1|          0|
    |rampVal_3_loc_0_fu_358                                           |  16|   0|   16|          0|
    |rampVal_3_new_0_fu_362                                           |  16|   0|   16|          0|
    |rampVal_loc_0_fu_354                                             |  16|   0|   16|          0|
    |rev_reg_1620                                                     |   1|   0|    1|          0|
    |shl_i_reg_1572                                                   |   8|   0|   16|          8|
    |sub10_i_reg_1550                                                 |  17|   0|   17|          0|
    |sub35_i_reg_1545                                                 |  17|   0|   17|          0|
    |sub_i_i_i_reg_1540                                               |  11|   0|   11|          0|
    |tmp_1_reg_1469                                                   |  10|   0|   10|          0|
    |tmp_32_reg_1635                                                  |   1|   0|    1|          0|
    |ult_reg_1610                                                     |   1|   0|    1|          0|
    |vBarSel                                                          |   3|   0|    3|          0|
    |vBarSel_1                                                        |   1|   0|    1|          0|
    |vBarSel_2                                                        |   8|   0|    8|          0|
    |vBarSel_2_loc_0_fu_326                                           |   8|   0|    8|          0|
    |vBarSel_3_loc_0_fu_310                                           |   8|   0|    8|          0|
    |vBarSel_loc_0_fu_342                                             |   8|   0|    8|          0|
    |y_1_reg_1582                                                     |  16|   0|   16|          0|
    |y_fu_290                                                         |  16|   0|   16|          0|
    |zonePlateVAddr                                                   |  16|   0|   16|          0|
    |zonePlateVAddr_loc_0_fu_346                                      |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 796|   0|  837|         41|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|srcYUV_dout                            |   in|   30|     ap_fifo|                  srcYUV|       pointer|
|srcYUV_num_data_valid                  |   in|    5|     ap_fifo|                  srcYUV|       pointer|
|srcYUV_fifo_cap                        |   in|    5|     ap_fifo|                  srcYUV|       pointer|
|srcYUV_empty_n                         |   in|    1|     ap_fifo|                  srcYUV|       pointer|
|srcYUV_read                            |  out|    1|     ap_fifo|                  srcYUV|       pointer|
|height_val_dout                        |   in|   16|     ap_fifo|              height_val|       pointer|
|height_val_num_data_valid              |   in|    3|     ap_fifo|              height_val|       pointer|
|height_val_fifo_cap                    |   in|    3|     ap_fifo|              height_val|       pointer|
|height_val_empty_n                     |   in|    1|     ap_fifo|              height_val|       pointer|
|height_val_read                        |  out|    1|     ap_fifo|              height_val|       pointer|
|width_val_dout                         |   in|   16|     ap_fifo|               width_val|       pointer|
|width_val_num_data_valid               |   in|    3|     ap_fifo|               width_val|       pointer|
|width_val_fifo_cap                     |   in|    3|     ap_fifo|               width_val|       pointer|
|width_val_empty_n                      |   in|    1|     ap_fifo|               width_val|       pointer|
|width_val_read                         |  out|    1|     ap_fifo|               width_val|       pointer|
|passthruStartX_val_dout                |   in|   16|     ap_fifo|      passthruStartX_val|       pointer|
|passthruStartX_val_num_data_valid      |   in|    3|     ap_fifo|      passthruStartX_val|       pointer|
|passthruStartX_val_fifo_cap            |   in|    3|     ap_fifo|      passthruStartX_val|       pointer|
|passthruStartX_val_empty_n             |   in|    1|     ap_fifo|      passthruStartX_val|       pointer|
|passthruStartX_val_read                |  out|    1|     ap_fifo|      passthruStartX_val|       pointer|
|passthruStartY_val_dout                |   in|   16|     ap_fifo|      passthruStartY_val|       pointer|
|passthruStartY_val_num_data_valid      |   in|    3|     ap_fifo|      passthruStartY_val|       pointer|
|passthruStartY_val_fifo_cap            |   in|    3|     ap_fifo|      passthruStartY_val|       pointer|
|passthruStartY_val_empty_n             |   in|    1|     ap_fifo|      passthruStartY_val|       pointer|
|passthruStartY_val_read                |  out|    1|     ap_fifo|      passthruStartY_val|       pointer|
|passthruEndX_val_dout                  |   in|   16|     ap_fifo|        passthruEndX_val|       pointer|
|passthruEndX_val_num_data_valid        |   in|    3|     ap_fifo|        passthruEndX_val|       pointer|
|passthruEndX_val_fifo_cap              |   in|    3|     ap_fifo|        passthruEndX_val|       pointer|
|passthruEndX_val_empty_n               |   in|    1|     ap_fifo|        passthruEndX_val|       pointer|
|passthruEndX_val_read                  |  out|    1|     ap_fifo|        passthruEndX_val|       pointer|
|passthruEndY_val_dout                  |   in|   16|     ap_fifo|        passthruEndY_val|       pointer|
|passthruEndY_val_num_data_valid        |   in|    3|     ap_fifo|        passthruEndY_val|       pointer|
|passthruEndY_val_fifo_cap              |   in|    3|     ap_fifo|        passthruEndY_val|       pointer|
|passthruEndY_val_empty_n               |   in|    1|     ap_fifo|        passthruEndY_val|       pointer|
|passthruEndY_val_read                  |  out|    1|     ap_fifo|        passthruEndY_val|       pointer|
|enableInput_val_dout                   |   in|    8|     ap_fifo|         enableInput_val|       pointer|
|enableInput_val_num_data_valid         |   in|    3|     ap_fifo|         enableInput_val|       pointer|
|enableInput_val_fifo_cap               |   in|    3|     ap_fifo|         enableInput_val|       pointer|
|enableInput_val_empty_n                |   in|    1|     ap_fifo|         enableInput_val|       pointer|
|enableInput_val_read                   |  out|    1|     ap_fifo|         enableInput_val|       pointer|
|patternId_val_dout                     |   in|    8|     ap_fifo|           patternId_val|       pointer|
|patternId_val_num_data_valid           |   in|    3|     ap_fifo|           patternId_val|       pointer|
|patternId_val_fifo_cap                 |   in|    3|     ap_fifo|           patternId_val|       pointer|
|patternId_val_empty_n                  |   in|    1|     ap_fifo|           patternId_val|       pointer|
|patternId_val_read                     |  out|    1|     ap_fifo|           patternId_val|       pointer|
|ZplateHorContStart_val_dout            |   in|   16|     ap_fifo|  ZplateHorContStart_val|       pointer|
|ZplateHorContStart_val_num_data_valid  |   in|    3|     ap_fifo|  ZplateHorContStart_val|       pointer|
|ZplateHorContStart_val_fifo_cap        |   in|    3|     ap_fifo|  ZplateHorContStart_val|       pointer|
|ZplateHorContStart_val_empty_n         |   in|    1|     ap_fifo|  ZplateHorContStart_val|       pointer|
|ZplateHorContStart_val_read            |  out|    1|     ap_fifo|  ZplateHorContStart_val|       pointer|
|ZplateHorContDelta_val_dout            |   in|   16|     ap_fifo|  ZplateHorContDelta_val|       pointer|
|ZplateHorContDelta_val_num_data_valid  |   in|    3|     ap_fifo|  ZplateHorContDelta_val|       pointer|
|ZplateHorContDelta_val_fifo_cap        |   in|    3|     ap_fifo|  ZplateHorContDelta_val|       pointer|
|ZplateHorContDelta_val_empty_n         |   in|    1|     ap_fifo|  ZplateHorContDelta_val|       pointer|
|ZplateHorContDelta_val_read            |  out|    1|     ap_fifo|  ZplateHorContDelta_val|       pointer|
|ZplateVerContStart_val_dout            |   in|   16|     ap_fifo|  ZplateVerContStart_val|       pointer|
|ZplateVerContStart_val_num_data_valid  |   in|    3|     ap_fifo|  ZplateVerContStart_val|       pointer|
|ZplateVerContStart_val_fifo_cap        |   in|    3|     ap_fifo|  ZplateVerContStart_val|       pointer|
|ZplateVerContStart_val_empty_n         |   in|    1|     ap_fifo|  ZplateVerContStart_val|       pointer|
|ZplateVerContStart_val_read            |  out|    1|     ap_fifo|  ZplateVerContStart_val|       pointer|
|ZplateVerContDelta_val_dout            |   in|   16|     ap_fifo|  ZplateVerContDelta_val|       pointer|
|ZplateVerContDelta_val_num_data_valid  |   in|    3|     ap_fifo|  ZplateVerContDelta_val|       pointer|
|ZplateVerContDelta_val_fifo_cap        |   in|    3|     ap_fifo|  ZplateVerContDelta_val|       pointer|
|ZplateVerContDelta_val_empty_n         |   in|    1|     ap_fifo|  ZplateVerContDelta_val|       pointer|
|ZplateVerContDelta_val_read            |  out|    1|     ap_fifo|  ZplateVerContDelta_val|       pointer|
|dpDynamicRange_val_dout                |   in|    8|     ap_fifo|      dpDynamicRange_val|       pointer|
|dpDynamicRange_val_num_data_valid      |   in|    3|     ap_fifo|      dpDynamicRange_val|       pointer|
|dpDynamicRange_val_fifo_cap            |   in|    3|     ap_fifo|      dpDynamicRange_val|       pointer|
|dpDynamicRange_val_empty_n             |   in|    1|     ap_fifo|      dpDynamicRange_val|       pointer|
|dpDynamicRange_val_read                |  out|    1|     ap_fifo|      dpDynamicRange_val|       pointer|
|dpYUVCoef_val_dout                     |   in|    8|     ap_fifo|           dpYUVCoef_val|       pointer|
|dpYUVCoef_val_num_data_valid           |   in|    3|     ap_fifo|           dpYUVCoef_val|       pointer|
|dpYUVCoef_val_fifo_cap                 |   in|    3|     ap_fifo|           dpYUVCoef_val|       pointer|
|dpYUVCoef_val_empty_n                  |   in|    1|     ap_fifo|           dpYUVCoef_val|       pointer|
|dpYUVCoef_val_read                     |  out|    1|     ap_fifo|           dpYUVCoef_val|       pointer|
|motionSpeed_val_dout                   |   in|    8|     ap_fifo|         motionSpeed_val|       pointer|
|motionSpeed_val_num_data_valid         |   in|    3|     ap_fifo|         motionSpeed_val|       pointer|
|motionSpeed_val_fifo_cap               |   in|    3|     ap_fifo|         motionSpeed_val|       pointer|
|motionSpeed_val_empty_n                |   in|    1|     ap_fifo|         motionSpeed_val|       pointer|
|motionSpeed_val_read                   |  out|    1|     ap_fifo|         motionSpeed_val|       pointer|
|colorFormat_val_dout                   |   in|    8|     ap_fifo|         colorFormat_val|       pointer|
|colorFormat_val_num_data_valid         |   in|    3|     ap_fifo|         colorFormat_val|       pointer|
|colorFormat_val_fifo_cap               |   in|    3|     ap_fifo|         colorFormat_val|       pointer|
|colorFormat_val_empty_n                |   in|    1|     ap_fifo|         colorFormat_val|       pointer|
|colorFormat_val_read                   |  out|    1|     ap_fifo|         colorFormat_val|       pointer|
|ovrlayYUV_din                          |  out|   30|     ap_fifo|               ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid               |   in|    5|     ap_fifo|               ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap                     |   in|    5|     ap_fifo|               ovrlayYUV|       pointer|
|ovrlayYUV_full_n                       |   in|    1|     ap_fifo|               ovrlayYUV|       pointer|
|ovrlayYUV_write                        |  out|    1|     ap_fifo|               ovrlayYUV|       pointer|
|height_val4_c_din                      |  out|   11|     ap_fifo|           height_val4_c|       pointer|
|height_val4_c_num_data_valid           |   in|    3|     ap_fifo|           height_val4_c|       pointer|
|height_val4_c_fifo_cap                 |   in|    3|     ap_fifo|           height_val4_c|       pointer|
|height_val4_c_full_n                   |   in|    1|     ap_fifo|           height_val4_c|       pointer|
|height_val4_c_write                    |  out|    1|     ap_fifo|           height_val4_c|       pointer|
|width_val7_c_din                       |  out|   11|     ap_fifo|            width_val7_c|       pointer|
|width_val7_c_num_data_valid            |   in|    3|     ap_fifo|            width_val7_c|       pointer|
|width_val7_c_fifo_cap                  |   in|    3|     ap_fifo|            width_val7_c|       pointer|
|width_val7_c_full_n                    |   in|    1|     ap_fifo|            width_val7_c|       pointer|
|width_val7_c_write                     |  out|    1|     ap_fifo|            width_val7_c|       pointer|
|colorFormat_val20_c_din                |  out|    8|     ap_fifo|     colorFormat_val20_c|       pointer|
|colorFormat_val20_c_num_data_valid     |   in|    3|     ap_fifo|     colorFormat_val20_c|       pointer|
|colorFormat_val20_c_fifo_cap           |   in|    3|     ap_fifo|     colorFormat_val20_c|       pointer|
|colorFormat_val20_c_full_n             |   in|    1|     ap_fifo|     colorFormat_val20_c|       pointer|
|colorFormat_val20_c_write              |  out|    1|     ap_fifo|     colorFormat_val20_c|       pointer|
|s                                      |   in|   32|     ap_none|                       s|       pointer|
+---------------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_010244_lcssa251 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_010244_lcssa251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_09246_lcssa254 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_0_09246_lcssa254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_0248_lcssa257 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_0248_lcssa257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 10 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outpix = alloca i32 1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 11 'alloca' 'outpix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%outpix_1 = alloca i32 1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 12 'alloca' 'outpix_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%outpix_2 = alloca i32 1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 13 'alloca' 'outpix_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%hBarSel_5_0_loc_0 = alloca i32 1"   --->   Operation 14 'alloca' 'hBarSel_5_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%vBarSel_3_loc_0 = alloca i32 1"   --->   Operation 15 'alloca' 'vBarSel_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rampVal_2_loc_0 = alloca i32 1"   --->   Operation 16 'alloca' 'rampVal_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rampVal_2_new_0 = alloca i32 1"   --->   Operation 17 'alloca' 'rampVal_2_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%hBarSel_3_0_loc_0 = alloca i32 1"   --->   Operation 18 'alloca' 'hBarSel_3_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%vBarSel_2_loc_0 = alloca i32 1"   --->   Operation 19 'alloca' 'vBarSel_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hdata_loc_0 = alloca i32 1"   --->   Operation 20 'alloca' 'hdata_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%hdata_new_0 = alloca i32 1"   --->   Operation 21 'alloca' 'hdata_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%hBarSel_0_loc_0 = alloca i32 1"   --->   Operation 22 'alloca' 'hBarSel_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%vBarSel_loc_0 = alloca i32 1"   --->   Operation 23 'alloca' 'vBarSel_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zonePlateVAddr_loc_0 = alloca i32 1"   --->   Operation 24 'alloca' 'zonePlateVAddr_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%hBarSel_4_0_loc_0 = alloca i32 1"   --->   Operation 25 'alloca' 'hBarSel_4_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rampVal_loc_0 = alloca i32 1"   --->   Operation 26 'alloca' 'rampVal_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rampVal_3_loc_0 = alloca i32 1"   --->   Operation 27 'alloca' 'rampVal_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rampVal_3_new_0 = alloca i32 1"   --->   Operation 28 'alloca' 'rampVal_3_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rampVal_2_flag_1_loc = alloca i64 1"   --->   Operation 29 'alloca' 'rampVal_2_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%hdata_flag_1_loc = alloca i64 1"   --->   Operation 30 'alloca' 'hdata_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rampVal_3_flag_1_loc = alloca i64 1"   --->   Operation 31 'alloca' 'rampVal_3_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.46ns)   --->   "%dpYUVCoef_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %dpYUVCoef_val"   --->   Operation 32 'read' 'dpYUVCoef_val_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 33 [1/1] (1.46ns)   --->   "%dpDynamicRange_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %dpDynamicRange_val"   --->   Operation 33 'read' 'dpDynamicRange_val_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 34 [1/1] (1.46ns)   --->   "%ZplateVerContDelta_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %ZplateVerContDelta_val"   --->   Operation 34 'read' 'ZplateVerContDelta_val_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 35 [1/1] (1.46ns)   --->   "%ZplateVerContStart_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %ZplateVerContStart_val"   --->   Operation 35 'read' 'ZplateVerContStart_val_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 36 [1/1] (1.46ns)   --->   "%ZplateHorContDelta_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %ZplateHorContDelta_val"   --->   Operation 36 'read' 'ZplateHorContDelta_val_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 37 [1/1] (1.46ns)   --->   "%ZplateHorContStart_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %ZplateHorContStart_val"   --->   Operation 37 'read' 'ZplateHorContStart_val_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 38 [1/1] (1.46ns)   --->   "%colorFormatLocal = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %colorFormat_val"   --->   Operation 38 'read' 'colorFormatLocal' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (1.46ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %colorFormat_val20_c, i8 %colorFormatLocal"   --->   Operation 39 'write' 'write_ln0' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (1.46ns)   --->   "%motionSpeed_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %motionSpeed_val"   --->   Operation 40 'read' 'motionSpeed_val_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 41 [1/1] (1.46ns)   --->   "%patternId_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %patternId_val"   --->   Operation 41 'read' 'patternId_val_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 42 [1/1] (1.46ns)   --->   "%enableInput_val_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %enableInput_val"   --->   Operation 42 'read' 'enableInput_val_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (1.46ns)   --->   "%passthruEndY_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %passthruEndY_val"   --->   Operation 43 'read' 'passthruEndY_val_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 44 [1/1] (1.46ns)   --->   "%passthruEndX_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %passthruEndX_val"   --->   Operation 44 'read' 'passthruEndX_val_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 45 [1/1] (1.46ns)   --->   "%passthruStartY_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %passthruStartY_val"   --->   Operation 45 'read' 'passthruStartY_val_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 46 [1/1] (1.46ns)   --->   "%passthruStartX_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %passthruStartX_val"   --->   Operation 46 'read' 'passthruStartX_val_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 47 [1/1] (1.46ns)   --->   "%loopWidth = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %width_val"   --->   Operation 47 'read' 'loopWidth' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty = trunc i16 %loopWidth"   --->   Operation 48 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.46ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %width_val7_c, i11 %empty"   --->   Operation 49 'write' 'write_ln0' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (1.46ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %height_val"   --->   Operation 50 'read' 'loopHeight' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_101 = trunc i16 %loopHeight"   --->   Operation 51 'trunc' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.46ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %height_val4_c, i11 %empty_101"   --->   Operation 52 'write' 'write_ln0' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.76ns)   --->   "%cmp8 = icmp_ne  i8 %enableInput_val_read, i8 0"   --->   Operation 53 'icmp' 'cmp8' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_102 = trunc i16 %loopWidth"   --->   Operation 54 'trunc' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty_103 = trunc i16 %loopHeight"   --->   Operation 55 'trunc' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.83ns)   --->   "%add5_i = add i14 %empty_103, i14 15"   --->   Operation 56 'add' 'add5_i' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %colorFormatLocal, i32 1, i32 7"   --->   Operation 57 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.77ns)   --->   "%icmp = icmp_ne  i7 %tmp, i7 0"   --->   Operation 58 'icmp' 'icmp' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add5_i, i32 4, i32 13"   --->   Operation 59 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.76ns)   --->   "%cmp54_i = icmp_eq  i8 %dpDynamicRange_val_read, i8 0"   --->   Operation 60 'icmp' 'cmp54_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.76ns)   --->   "%cmp121_i = icmp_eq  i8 %dpYUVCoef_val_read, i8 0"   --->   Operation 61 'icmp' 'cmp121_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%rampVal_1_load = load i16 %rampVal_1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1084->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 62 'load' 'rampVal_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%rampVal_load = load i10 %rampVal" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1101->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:593]   --->   Operation 63 'load' 'rampVal_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1257 = zext i10 %rampVal_load" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 64 'zext' 'zext_ln1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%hBarSel_4_0_load = load i8 %hBarSel_4_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 65 'load' 'hBarSel_4_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zonePlateVAddr_load = load i16 %zonePlateVAddr" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1341->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657]   --->   Operation 66 'load' 'zonePlateVAddr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%vBarSel_load = load i3 %vBarSel" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 67 'load' 'vBarSel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1412 = zext i3 %vBarSel_load" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 68 'zext' 'zext_ln1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%hBarSel_0_load = load i3 %hBarSel_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 69 'load' 'hBarSel_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1545 = zext i3 %hBarSel_0_load" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 70 'zext' 'zext_ln1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%hdata_load = load i16 %hdata" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 71 'load' 'hdata_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%vBarSel_2_load = load i8 %vBarSel_2" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 72 'load' 'vBarSel_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%hBarSel_3_0_load = load i3 %hBarSel_3_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1593->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 73 'load' 'hBarSel_3_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1687 = zext i3 %hBarSel_3_0_load" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1687->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 74 'zext' 'zext_ln1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%rampVal_2_load = load i16 %rampVal_2" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1687->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 75 'load' 'rampVal_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%vBarSel_1_load = load i1 %vBarSel_1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1758->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721]   --->   Operation 76 'load' 'vBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1775 = zext i1 %vBarSel_1_load" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1775->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721]   --->   Operation 77 'zext' 'zext_ln1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%hBarSel_5_0_load = load i3 %hBarSel_5_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1775->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721]   --->   Operation 78 'load' 'hBarSel_5_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln563 = zext i3 %hBarSel_5_0_load" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 79 'zext' 'zext_ln563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln1084 = store i16 %rampVal_1_load, i16 %rampVal_3_loc_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1084->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 80 'store' 'store_ln1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln1257 = store i16 %zext_ln1257, i16 %rampVal_loc_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 81 'store' 'store_ln1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln1257 = store i8 %hBarSel_4_0_load, i8 %hBarSel_4_0_loc_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 82 'store' 'store_ln1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln1341 = store i16 %zonePlateVAddr_load, i16 %zonePlateVAddr_loc_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1341->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657]   --->   Operation 83 'store' 'store_ln1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln1412 = store i8 %zext_ln1412, i8 %vBarSel_loc_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 84 'store' 'store_ln1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln1545 = store i8 %zext_ln1545, i8 %hBarSel_0_loc_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 85 'store' 'store_ln1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln1545 = store i16 %hdata_load, i16 %hdata_loc_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 86 'store' 'store_ln1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln1575 = store i8 %vBarSel_2_load, i8 %vBarSel_2_loc_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 87 'store' 'store_ln1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln1687 = store i8 %zext_ln1687, i8 %hBarSel_3_0_loc_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1687->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 88 'store' 'store_ln1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln1687 = store i16 %rampVal_2_load, i16 %rampVal_2_loc_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1687->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 89 'store' 'store_ln1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln1775 = store i8 %zext_ln1775, i8 %vBarSel_3_loc_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1775->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721]   --->   Operation 90 'store' 'store_ln1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln563 = store i8 %zext_ln563, i8 %hBarSel_5_0_loc_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 91 'store' 'store_ln563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln549 = store i16 0, i16 %y" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 92 'store' 'store_ln549' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dpYUVCoef_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dpDynamicRange_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateVerContDelta_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateVerContStart_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateHorContDelta_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ZplateHorContStart_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val20_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %motionSpeed_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %patternId_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %enableInput_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruEndY_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruEndX_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruStartY_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %passthruStartX_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %width_val7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %height_val4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ovrlayYUV, void @empty_0, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %srcYUV, void @empty_0, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.76ns)   --->   "%cmp2_i = icmp_eq  i8 %colorFormatLocal, i8 0"   --->   Operation 114 'icmp' 'cmp2_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.40ns)   --->   "%conv2_i_i10_i267 = select i1 %cmp2_i, i10 1023, i10 304"   --->   Operation 115 'select' 'conv2_i_i10_i267' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.20ns)   --->   "%conv2_i_i_i_cast_cast = select i1 %cmp2_i, i3 0, i3 4"   --->   Operation 116 'select' 'conv2_i_i_i_cast_cast' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.40ns)   --->   "%conv2_i_i10_i270 = select i1 %cmp2_i, i10 0, i10 596"   --->   Operation 117 'select' 'conv2_i_i10_i270' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.36ns)   --->   "%conv2_i_i_i271_cast_cast = select i1 %cmp2_i, i7 0, i7 84"   --->   Operation 118 'select' 'conv2_i_i_i271_cast_cast' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.41ns)   --->   "%conv2_i_i10_i285_cast_cast_cast_cast = select i1 %cmp2_i, i5 0, i5 20"   --->   Operation 119 'select' 'conv2_i_i10_i285_cast_cast_cast_cast' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.40ns)   --->   "%conv2_i_i_i286 = select i1 %cmp2_i, i10 1023, i10 428"   --->   Operation 120 'select' 'conv2_i_i_i286' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.40ns)   --->   "%conv2_i_i_i299 = select i1 %cmp2_i, i10 0, i10 512"   --->   Operation 121 'select' 'conv2_i_i_i299' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.40ns)   --->   "%conv2_i_i_i313 = select i1 %cmp2_i, i10 1023, i10 512"   --->   Operation 122 'select' 'conv2_i_i_i313' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%width_val_cast14 = zext i16 %loopWidth"   --->   Operation 123 'zext' 'width_val_cast14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.83ns)   --->   "%add_i = add i14 %empty_102, i14 7"   --->   Operation 124 'add' 'add_i' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%barWidth = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_i, i32 3, i32 13"   --->   Operation 125 'partselect' 'barWidth' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.83ns)   --->   "%add2_i = add i14 %empty_102, i14 15"   --->   Operation 126 'add' 'add2_i' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%p_cast = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add2_i, i32 4, i32 13"   --->   Operation 127 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.78ns)   --->   "%barWidthMinSamples = add i10 %p_cast, i10 1023"   --->   Operation 128 'add' 'barWidthMinSamples' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%height_val_cast15 = zext i16 %loopHeight"   --->   Operation 129 'zext' 'height_val_cast15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%barHeight_cast = zext i10 %tmp_1"   --->   Operation 130 'zext' 'barHeight_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.78ns)   --->   "%sub_i_i_i = add i11 %barHeight_cast, i11 2047"   --->   Operation 131 'add' 'sub_i_i_i' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.85ns)   --->   "%sub35_i = add i17 %width_val_cast14, i17 131071"   --->   Operation 132 'add' 'sub35_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.85ns)   --->   "%sub10_i = add i17 %height_val_cast15, i17 131071"   --->   Operation 133 'add' 'sub10_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%rampStart_load = load i10 %rampStart" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 134 'load' 'rampStart_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.40ns)   --->   "%outpix_10 = select i1 %cmp2_i, i10 %rampStart_load, i10 512" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 135 'select' 'outpix_10' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%s_load = load i32 %s"   --->   Operation 136 'load' 's_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%empty_104 = trunc i32 %s_load"   --->   Operation 137 'trunc' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%empty_105 = trunc i10 %rampStart_load" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 138 'trunc' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%shl_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_105, i8 0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 139 'bitconcatenate' 'shl_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.76ns)   --->   "%cmp136_i = icmp_ne  i8 %colorFormatLocal, i8 1"   --->   Operation 140 'icmp' 'cmp136_i' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.42ns)   --->   "%br_ln563 = br void %VITIS_LOOP_565_2" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 141 'br' 'br_ln563' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.28>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%rampVal_3_flag_0 = phi i1 0, void %entry, i1 %rampVal_3_flag_1_loc_load, void %VITIS_LOOP_565_2.split"   --->   Operation 142 'phi' 'rampVal_3_flag_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%hdata_flag_0 = phi i1 0, void %entry, i1 %hdata_flag_1_loc_load, void %VITIS_LOOP_565_2.split"   --->   Operation 143 'phi' 'hdata_flag_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%rampVal_2_flag_0 = phi i1 0, void %entry, i1 %rampVal_2_flag_1_loc_load, void %VITIS_LOOP_565_2.split"   --->   Operation 144 'phi' 'rampVal_2_flag_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%y_1 = load i16 %y"   --->   Operation 145 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.85ns)   --->   "%icmp_ln563 = icmp_eq  i16 %y_1, i16 %loopHeight" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 146 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.85ns)   --->   "%add_ln563 = add i16 %y_1, i16 1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 147 'add' 'add_ln563' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln563 = br i1 %icmp_ln563, void %VITIS_LOOP_565_2.split, void %for.end105.loopexit" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 148 'br' 'br_ln563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%outpix_load = load i10 %outpix"   --->   Operation 149 'load' 'outpix_load' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%outpix_1_load = load i10 %outpix_1"   --->   Operation 150 'load' 'outpix_1_load' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%outpix_2_load = load i10 %outpix_2"   --->   Operation 151 'load' 'outpix_2_load' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln563_1 = zext i16 %y_1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 152 'zext' 'zext_ln563_1' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.85ns)   --->   "%ult = icmp_ult  i16 %y_1, i16 %passthruEndY_val_read"   --->   Operation 153 'icmp' 'ult' <Predicate = (!icmp_ln563)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.86ns)   --->   "%cmp11_i = icmp_eq  i17 %sub10_i, i17 %zext_ln563_1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 154 'icmp' 'cmp11_i' <Predicate = (!icmp_ln563)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%empty_107 = wait i32 @_ssdm_op_Wait"   --->   Operation 155 'wait' 'empty_107' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.42ns)   --->   "%store_ln549 = store i16 %add_ln563, i16 %y" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 156 'store' 'store_ln549' <Predicate = (!icmp_ln563)> <Delay = 0.42>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln750 = zext i8 %motionSpeed_val_read" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 157 'zext' 'zext_ln750' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.78ns)   --->   "%add_ln750 = add i10 %rampStart_load, i10 %zext_ln750" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 158 'add' 'add_ln750' <Predicate = (icmp_ln563)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln750 = store i10 %add_ln750, i10 %rampStart" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 159 'store' 'store_ln750' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rampVal_2_flag_0, void %for.end105.loopexit.new12, void %mergeST11"   --->   Operation 160 'br' 'br_ln0' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%rampVal_2_new_0_load = load i16 %rampVal_2_new_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1675->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 161 'load' 'rampVal_2_new_0_load' <Predicate = (icmp_ln563 & rampVal_2_flag_0)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%store_ln1675 = store i16 %rampVal_2_new_0_load, i16 %rampVal_2" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1675->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 162 'store' 'store_ln1675' <Predicate = (icmp_ln563 & rampVal_2_flag_0)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end105.loopexit.new12"   --->   Operation 163 'br' 'br_ln0' <Predicate = (icmp_ln563 & rampVal_2_flag_0)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %hdata_flag_0, void %for.end105.loopexit.new10, void %mergeST9"   --->   Operation 164 'br' 'br_ln0' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%hdata_new_0_load = load i16 %hdata_new_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 165 'load' 'hdata_new_0_load' <Predicate = (icmp_ln563 & hdata_flag_0)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln1533 = store i16 %hdata_new_0_load, i16 %hdata" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 166 'store' 'store_ln1533' <Predicate = (icmp_ln563 & hdata_flag_0)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end105.loopexit.new10"   --->   Operation 167 'br' 'br_ln0' <Predicate = (icmp_ln563 & hdata_flag_0)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rampVal_3_flag_0, void %for.end105.loopexit.new, void %mergeST"   --->   Operation 168 'br' 'br_ln0' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%rampVal_3_new_0_load = load i16 %rampVal_3_new_0" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 169 'load' 'rampVal_3_new_0_load' <Predicate = (icmp_ln563 & rampVal_3_flag_0)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln1073 = store i16 %rampVal_3_new_0_load, i16 %rampVal_1" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073->E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 170 'store' 'store_ln1073' <Predicate = (icmp_ln563 & rampVal_3_flag_0)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end105.loopexit.new"   --->   Operation 171 'br' 'br_ln0' <Predicate = (icmp_ln563 & rampVal_3_flag_0)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%ret_ln751 = ret" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:751]   --->   Operation 172 'ret' 'ret_ln751' <Predicate = (icmp_ln563)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 173 [1/1] (0.28ns)   --->   "%rev = xor i1 %ult, i1 1"   --->   Operation 173 'xor' 'rev' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.85ns)   --->   "%cmp_i371 = icmp_eq  i16 %y_1, i16 0"   --->   Operation 174 'icmp' 'cmp_i371' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%empty_106 = trunc i16 %y_1"   --->   Operation 175 'trunc' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%colorSel = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %y_1, i32 6, i32 7"   --->   Operation 176 'partselect' 'colorSel' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %y_1, i32 5"   --->   Operation 177 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.85ns)   --->   "%cmp12_i = icmp_ne  i16 %y_1, i16 0"   --->   Operation 178 'icmp' 'cmp12_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.78ns)   --->   "%add_i410 = add i10 %rampStart_load, i10 %empty_106" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 179 'add' 'add_i410' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [2/2] (1.81ns)   --->   "%call_ln750 = call void @tpgBackground_Pipeline_VITIS_LOOP_565_2, i1 %rampVal_3_flag_0, i1 %hdata_flag_0, i1 %rampVal_2_flag_0, i10 %outpix_2_load, i10 %outpix_1_load, i10 %outpix_load, i16 %loopWidth, i30 %ovrlayYUV, i10 %conv2_i_i_i313, i10 %conv2_i_i_i299, i10 %conv2_i_i_i286, i7 %conv2_i_i_i271_cast_cast, i3 %conv2_i_i_i_cast_cast, i10 %outpix_10, i5 %conv2_i_i10_i285_cast_cast_cast_cast, i10 %conv2_i_i10_i270, i10 %conv2_i_i10_i267, i10 %rampStart_load, i1 %cmp8, i8 %patternId_val_read, i16 %ZplateHorContStart_val_read, i30 %srcYUV, i1 %cmp2_i, i10 %rampStart_load, i16 %y_1, i8 %colorFormatLocal, i8 %empty_104, i11 %barWidth, i11 %barWidth, i16 %shl_i, i16 %ZplateHorContDelta_val_read, i16 %ZplateVerContStart_val_read, i1 %cmp12_i, i16 %ZplateVerContDelta_val_read, i11 %sub_i_i_i, i10 %barWidthMinSamples, i1 %cmp11_i, i1 %cmp_i371, i17 %sub35_i, i10 %add_i410, i1 %icmp, i1 %tmp_32, i2 %colorSel, i1 %cmp54_i, i1 %cmp136_i, i1 %cmp121_i, i16 %passthruEndX_val_read, i16 %passthruStartX_val_read, i16 %passthruStartY_val_read, i1 %rev, i1 %rampVal_3_flag_1_loc, i16 %rampVal_3_new_0, i16 %rampVal_3_loc_0, i16 %rampVal_loc_0, i8 %hBarSel_4_0_loc_0, i16 %zonePlateVAddr_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_0_loc_0, i1 %hdata_flag_1_loc, i16 %hdata_new_0, i16 %hdata_loc_0, i8 %vBarSel_2_loc_0, i8 %hBarSel_3_0_loc_0, i1 %rampVal_2_flag_1_loc, i16 %rampVal_2_new_0, i16 %rampVal_2_loc_0, i8 %vBarSel_3_loc_0, i8 %hBarSel_5_0_loc_0, i10 %outpix_2, i10 %outpix_1, i10 %outpix, i10 %p_0_0_0248_lcssa257, i10 %p_0_0_09246_lcssa254, i10 %p_0_0_010244_lcssa251, i10 %rampVal, i10 %redYuv, i10 %grnYuv, i10 %bluYuv, i10 %blkYuv, i10 %whiYuv, i2 %tpgBarSelRgb_r, i10 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i10 %tpgBarSelYuv_u, i10 %tpgBarSelYuv_v, i8 %hBarSel_4_0, i11 %xBar_0, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i3 %tpgTartanBarArray, i3 %hBarSel_0, i10 %xCount_0, i10 %yCount, i3 %vBarSel, i10 %xCount_4_0, i1 %vHatch, i10 %yCount_2, i10 %whiYuv_1, i10 %blkYuv_1, i8 %tpgSinTableArray_9bit_0, i8 %tpgSinTableArray_9bit_1, i9 %tpgSinTableArray_9bit_2, i2 %tpgCheckerBoardArray, i3 %hBarSel_3_0, i10 %xCount_3_0, i10 %yCount_3, i8 %vBarSel_2, i28 %rSerie, i28 %gSerie, i28 %bSerie, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i3 %DPtpgBarArray, i3 %hBarSel_5_0, i10 %xCount_5_0, i6 %yCount_1, i1 %vBarSel_1, i8 %DPtpgBarSelRgb_CEA_r, i8 %DPtpgBarSelRgb_CEA_g, i8 %DPtpgBarSelRgb_CEA_b, i10 %DPtpgBarSelYuv_601_y, i10 %DPtpgBarSelYuv_601_v, i10 %DPtpgBarSelYuv_601_u, i10 %DPtpgBarSelYuv_709_y, i10 %DPtpgBarSelYuv_709_v, i10 %DPtpgBarSelYuv_709_u" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 180 'call' 'call_ln750' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 181 [1/2] (0.00ns)   --->   "%call_ln750 = call void @tpgBackground_Pipeline_VITIS_LOOP_565_2, i1 %rampVal_3_flag_0, i1 %hdata_flag_0, i1 %rampVal_2_flag_0, i10 %outpix_2_load, i10 %outpix_1_load, i10 %outpix_load, i16 %loopWidth, i30 %ovrlayYUV, i10 %conv2_i_i_i313, i10 %conv2_i_i_i299, i10 %conv2_i_i_i286, i7 %conv2_i_i_i271_cast_cast, i3 %conv2_i_i_i_cast_cast, i10 %outpix_10, i5 %conv2_i_i10_i285_cast_cast_cast_cast, i10 %conv2_i_i10_i270, i10 %conv2_i_i10_i267, i10 %rampStart_load, i1 %cmp8, i8 %patternId_val_read, i16 %ZplateHorContStart_val_read, i30 %srcYUV, i1 %cmp2_i, i10 %rampStart_load, i16 %y_1, i8 %colorFormatLocal, i8 %empty_104, i11 %barWidth, i11 %barWidth, i16 %shl_i, i16 %ZplateHorContDelta_val_read, i16 %ZplateVerContStart_val_read, i1 %cmp12_i, i16 %ZplateVerContDelta_val_read, i11 %sub_i_i_i, i10 %barWidthMinSamples, i1 %cmp11_i, i1 %cmp_i371, i17 %sub35_i, i10 %add_i410, i1 %icmp, i1 %tmp_32, i2 %colorSel, i1 %cmp54_i, i1 %cmp136_i, i1 %cmp121_i, i16 %passthruEndX_val_read, i16 %passthruStartX_val_read, i16 %passthruStartY_val_read, i1 %rev, i1 %rampVal_3_flag_1_loc, i16 %rampVal_3_new_0, i16 %rampVal_3_loc_0, i16 %rampVal_loc_0, i8 %hBarSel_4_0_loc_0, i16 %zonePlateVAddr_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_0_loc_0, i1 %hdata_flag_1_loc, i16 %hdata_new_0, i16 %hdata_loc_0, i8 %vBarSel_2_loc_0, i8 %hBarSel_3_0_loc_0, i1 %rampVal_2_flag_1_loc, i16 %rampVal_2_new_0, i16 %rampVal_2_loc_0, i8 %vBarSel_3_loc_0, i8 %hBarSel_5_0_loc_0, i10 %outpix_2, i10 %outpix_1, i10 %outpix, i10 %p_0_0_0248_lcssa257, i10 %p_0_0_09246_lcssa254, i10 %p_0_0_010244_lcssa251, i10 %rampVal, i10 %redYuv, i10 %grnYuv, i10 %bluYuv, i10 %blkYuv, i10 %whiYuv, i2 %tpgBarSelRgb_r, i10 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i10 %tpgBarSelYuv_u, i10 %tpgBarSelYuv_v, i8 %hBarSel_4_0, i11 %xBar_0, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i3 %tpgTartanBarArray, i3 %hBarSel_0, i10 %xCount_0, i10 %yCount, i3 %vBarSel, i10 %xCount_4_0, i1 %vHatch, i10 %yCount_2, i10 %whiYuv_1, i10 %blkYuv_1, i8 %tpgSinTableArray_9bit_0, i8 %tpgSinTableArray_9bit_1, i9 %tpgSinTableArray_9bit_2, i2 %tpgCheckerBoardArray, i3 %hBarSel_3_0, i10 %xCount_3_0, i10 %yCount_3, i8 %vBarSel_2, i28 %rSerie, i28 %gSerie, i28 %bSerie, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i3 %DPtpgBarArray, i3 %hBarSel_5_0, i10 %xCount_5_0, i6 %yCount_1, i1 %vBarSel_1, i8 %DPtpgBarSelRgb_CEA_r, i8 %DPtpgBarSelRgb_CEA_g, i8 %DPtpgBarSelRgb_CEA_b, i10 %DPtpgBarSelYuv_601_y, i10 %DPtpgBarSelYuv_601_v, i10 %DPtpgBarSelYuv_601_u, i10 %DPtpgBarSelYuv_709_y, i10 %DPtpgBarSelYuv_709_v, i10 %DPtpgBarSelYuv_709_u" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 181 'call' 'call_ln750' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%speclooptripcount_ln552 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 182 'speclooptripcount' 'speclooptripcount_ln552' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln563 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 183 'specloopname' 'specloopname_ln563' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%rampVal_3_flag_1_loc_load = load i1 %rampVal_3_flag_1_loc"   --->   Operation 184 'load' 'rampVal_3_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%hdata_flag_1_loc_load = load i1 %hdata_flag_1_loc"   --->   Operation 185 'load' 'hdata_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%rampVal_2_flag_1_loc_load = load i1 %rampVal_2_flag_1_loc"   --->   Operation 186 'load' 'rampVal_2_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln563 = br void %VITIS_LOOP_565_2" [E:/KRIA/project_2/project_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 187 'br' 'br_ln563' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ srcYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruStartX_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruStartY_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruEndX_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ passthruEndY_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ enableInput_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ patternId_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ZplateHorContStart_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ZplateHorContDelta_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ZplateVerContStart_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ZplateVerContDelta_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dpDynamicRange_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dpYUVCoef_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ motionSpeed_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ovrlayYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val4_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val7_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val20_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rampStart]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rampVal_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rampVal]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_4_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ zonePlateVAddr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hdata]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_3_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rampVal_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_5_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ redYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ grnYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bluYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ blkYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ whiYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xBar_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ tpgBarSelRgb_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ zonePlateVDelta]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ tpgTartanBarArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ xCount_4_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ vHatch]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ whiYuv_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ blkYuv_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgCheckerBoardArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_3_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rSerie]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ gSerie]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bSerie]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ DPtpgBarSelRgb_VESA_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_VESA_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_VESA_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_5_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ DPtpgBarSelRgb_CEA_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_CEA_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_CEA_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0_0_010244_lcssa251                (alloca           ) [ 0011111]
p_0_0_09246_lcssa254                 (alloca           ) [ 0011111]
p_0_0_0248_lcssa257                  (alloca           ) [ 0011111]
y                                    (alloca           ) [ 0111111]
outpix                               (alloca           ) [ 0011111]
outpix_1                             (alloca           ) [ 0011111]
outpix_2                             (alloca           ) [ 0011111]
hBarSel_5_0_loc_0                    (alloca           ) [ 0111111]
vBarSel_3_loc_0                      (alloca           ) [ 0111111]
rampVal_2_loc_0                      (alloca           ) [ 0111111]
rampVal_2_new_0                      (alloca           ) [ 0011111]
hBarSel_3_0_loc_0                    (alloca           ) [ 0111111]
vBarSel_2_loc_0                      (alloca           ) [ 0111111]
hdata_loc_0                          (alloca           ) [ 0111111]
hdata_new_0                          (alloca           ) [ 0011111]
hBarSel_0_loc_0                      (alloca           ) [ 0111111]
vBarSel_loc_0                        (alloca           ) [ 0111111]
zonePlateVAddr_loc_0                 (alloca           ) [ 0111111]
hBarSel_4_0_loc_0                    (alloca           ) [ 0111111]
rampVal_loc_0                        (alloca           ) [ 0111111]
rampVal_3_loc_0                      (alloca           ) [ 0111111]
rampVal_3_new_0                      (alloca           ) [ 0011111]
rampVal_2_flag_1_loc                 (alloca           ) [ 0011111]
hdata_flag_1_loc                     (alloca           ) [ 0011111]
rampVal_3_flag_1_loc                 (alloca           ) [ 0011111]
dpYUVCoef_val_read                   (read             ) [ 0000000]
dpDynamicRange_val_read              (read             ) [ 0000000]
ZplateVerContDelta_val_read          (read             ) [ 0011111]
ZplateVerContStart_val_read          (read             ) [ 0011111]
ZplateHorContDelta_val_read          (read             ) [ 0011111]
ZplateHorContStart_val_read          (read             ) [ 0011111]
colorFormatLocal                     (read             ) [ 0011111]
write_ln0                            (write            ) [ 0000000]
motionSpeed_val_read                 (read             ) [ 0011111]
patternId_val_read                   (read             ) [ 0011111]
enableInput_val_read                 (read             ) [ 0000000]
passthruEndY_val_read                (read             ) [ 0011111]
passthruEndX_val_read                (read             ) [ 0011111]
passthruStartY_val_read              (read             ) [ 0011111]
passthruStartX_val_read              (read             ) [ 0011111]
loopWidth                            (read             ) [ 0011111]
empty                                (trunc            ) [ 0000000]
write_ln0                            (write            ) [ 0000000]
loopHeight                           (read             ) [ 0011111]
empty_101                            (trunc            ) [ 0000000]
write_ln0                            (write            ) [ 0000000]
cmp8                                 (icmp             ) [ 0011111]
empty_102                            (trunc            ) [ 0010000]
empty_103                            (trunc            ) [ 0000000]
add5_i                               (add              ) [ 0000000]
tmp                                  (partselect       ) [ 0000000]
icmp                                 (icmp             ) [ 0011111]
tmp_1                                (partselect       ) [ 0010000]
cmp54_i                              (icmp             ) [ 0011111]
cmp121_i                             (icmp             ) [ 0011111]
rampVal_1_load                       (load             ) [ 0000000]
rampVal_load                         (load             ) [ 0000000]
zext_ln1257                          (zext             ) [ 0000000]
hBarSel_4_0_load                     (load             ) [ 0000000]
zonePlateVAddr_load                  (load             ) [ 0000000]
vBarSel_load                         (load             ) [ 0000000]
zext_ln1412                          (zext             ) [ 0000000]
hBarSel_0_load                       (load             ) [ 0000000]
zext_ln1545                          (zext             ) [ 0000000]
hdata_load                           (load             ) [ 0000000]
vBarSel_2_load                       (load             ) [ 0000000]
hBarSel_3_0_load                     (load             ) [ 0000000]
zext_ln1687                          (zext             ) [ 0000000]
rampVal_2_load                       (load             ) [ 0000000]
vBarSel_1_load                       (load             ) [ 0000000]
zext_ln1775                          (zext             ) [ 0000000]
hBarSel_5_0_load                     (load             ) [ 0000000]
zext_ln563                           (zext             ) [ 0000000]
store_ln1084                         (store            ) [ 0000000]
store_ln1257                         (store            ) [ 0000000]
store_ln1257                         (store            ) [ 0000000]
store_ln1341                         (store            ) [ 0000000]
store_ln1412                         (store            ) [ 0000000]
store_ln1545                         (store            ) [ 0000000]
store_ln1545                         (store            ) [ 0000000]
store_ln1575                         (store            ) [ 0000000]
store_ln1687                         (store            ) [ 0000000]
store_ln1687                         (store            ) [ 0000000]
store_ln1775                         (store            ) [ 0000000]
store_ln563                          (store            ) [ 0000000]
store_ln549                          (store            ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
specinterface_ln0                    (specinterface    ) [ 0000000]
cmp2_i                               (icmp             ) [ 0001111]
conv2_i_i10_i267                     (select           ) [ 0001111]
conv2_i_i_i_cast_cast                (select           ) [ 0001111]
conv2_i_i10_i270                     (select           ) [ 0001111]
conv2_i_i_i271_cast_cast             (select           ) [ 0001111]
conv2_i_i10_i285_cast_cast_cast_cast (select           ) [ 0001111]
conv2_i_i_i286                       (select           ) [ 0001111]
conv2_i_i_i299                       (select           ) [ 0001111]
conv2_i_i_i313                       (select           ) [ 0001111]
width_val_cast14                     (zext             ) [ 0000000]
add_i                                (add              ) [ 0000000]
barWidth                             (partselect       ) [ 0001111]
add2_i                               (add              ) [ 0000000]
p_cast                               (partselect       ) [ 0000000]
barWidthMinSamples                   (add              ) [ 0001111]
height_val_cast15                    (zext             ) [ 0000000]
barHeight_cast                       (zext             ) [ 0000000]
sub_i_i_i                            (add              ) [ 0001111]
sub35_i                              (add              ) [ 0001111]
sub10_i                              (add              ) [ 0001111]
rampStart_load                       (load             ) [ 0001111]
outpix_10                            (select           ) [ 0001111]
s_load                               (load             ) [ 0000000]
empty_104                            (trunc            ) [ 0001111]
empty_105                            (trunc            ) [ 0000000]
shl_i                                (bitconcatenate   ) [ 0001111]
cmp136_i                             (icmp             ) [ 0001111]
br_ln563                             (br               ) [ 0011111]
rampVal_3_flag_0                     (phi              ) [ 0001110]
hdata_flag_0                         (phi              ) [ 0001110]
rampVal_2_flag_0                     (phi              ) [ 0001110]
y_1                                  (load             ) [ 0000110]
icmp_ln563                           (icmp             ) [ 0001111]
add_ln563                            (add              ) [ 0000000]
br_ln563                             (br               ) [ 0000000]
outpix_load                          (load             ) [ 0000110]
outpix_1_load                        (load             ) [ 0000110]
outpix_2_load                        (load             ) [ 0000110]
zext_ln563_1                         (zext             ) [ 0000000]
ult                                  (icmp             ) [ 0000100]
cmp11_i                              (icmp             ) [ 0000110]
empty_107                            (wait             ) [ 0000000]
store_ln549                          (store            ) [ 0000000]
zext_ln750                           (zext             ) [ 0000000]
add_ln750                            (add              ) [ 0000000]
store_ln750                          (store            ) [ 0000000]
br_ln0                               (br               ) [ 0000000]
rampVal_2_new_0_load                 (load             ) [ 0000000]
store_ln1675                         (store            ) [ 0000000]
br_ln0                               (br               ) [ 0000000]
br_ln0                               (br               ) [ 0000000]
hdata_new_0_load                     (load             ) [ 0000000]
store_ln1533                         (store            ) [ 0000000]
br_ln0                               (br               ) [ 0000000]
br_ln0                               (br               ) [ 0000000]
rampVal_3_new_0_load                 (load             ) [ 0000000]
store_ln1073                         (store            ) [ 0000000]
br_ln0                               (br               ) [ 0000000]
ret_ln751                            (ret              ) [ 0000000]
rev                                  (xor              ) [ 0000010]
cmp_i371                             (icmp             ) [ 0000010]
empty_106                            (trunc            ) [ 0000000]
colorSel                             (partselect       ) [ 0000010]
tmp_32                               (bitselect        ) [ 0000010]
cmp12_i                              (icmp             ) [ 0000010]
add_i410                             (add              ) [ 0000010]
call_ln750                           (call             ) [ 0000000]
speclooptripcount_ln552              (speclooptripcount) [ 0000000]
specloopname_ln563                   (specloopname     ) [ 0000000]
rampVal_3_flag_1_loc_load            (load             ) [ 0011111]
hdata_flag_1_loc_load                (load             ) [ 0011111]
rampVal_2_flag_1_loc_load            (load             ) [ 0011111]
br_ln563                             (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="srcYUV">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcYUV"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="passthruStartX_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruStartX_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="passthruStartY_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruStartY_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="passthruEndX_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruEndX_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="passthruEndY_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="passthruEndY_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="enableInput_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enableInput_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="patternId_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patternId_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ZplateHorContStart_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContStart_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ZplateHorContDelta_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContDelta_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ZplateVerContStart_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContStart_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ZplateVerContDelta_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContDelta_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dpDynamicRange_val">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpDynamicRange_val"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dpYUVCoef_val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpYUVCoef_val"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="motionSpeed_val">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed_val"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="colorFormat_val">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ovrlayYUV">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayYUV"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="height_val4_c">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val4_c"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="width_val7_c">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val7_c"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="colorFormat_val20_c">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val20_c"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="rampStart">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampStart"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="s">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="rampVal_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="rampVal">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="hBarSel_4_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_4_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="zonePlateVAddr">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zonePlateVAddr"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="vBarSel">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="hBarSel_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="hdata">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hdata"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="vBarSel_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="hBarSel_3_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_3_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="rampVal_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="vBarSel_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="hBarSel_5_0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_5_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="redYuv">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="redYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="grnYuv">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grnYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="bluYuv">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bluYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="blkYuv">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blkYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="whiYuv">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="tpgBarSelRgb_r">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="tpgBarSelYuv_y">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="tpgBarSelRgb_g">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="tpgBarSelYuv_u">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="tpgBarSelYuv_v">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="xBar_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xBar_0"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="tpgBarSelRgb_b">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="tpgSinTableArray">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="zonePlateVDelta">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zonePlateVDelta"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="tpgTartanBarArray">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgTartanBarArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="xCount_0">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_0"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="yCount">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="xCount_4_0">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_4_0"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="vHatch">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vHatch"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="yCount_2">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="whiYuv_1">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="blkYuv_1">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blkYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="tpgSinTableArray_9bit_0">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_0"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="tpgSinTableArray_9bit_1">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_1"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="tpgSinTableArray_9bit_2">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_2"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="tpgCheckerBoardArray">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgCheckerBoardArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="xCount_3_0">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_3_0"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="yCount_3">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="rSerie">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rSerie"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="gSerie">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gSerie"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="bSerie">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bSerie"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="DPtpgBarSelRgb_VESA_r">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="DPtpgBarSelRgb_VESA_g">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="DPtpgBarSelRgb_VESA_b">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="DPtpgBarArray">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="xCount_5_0">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_5_0"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="yCount_1">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_1"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="DPtpgBarSelRgb_CEA_r">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="DPtpgBarSelRgb_CEA_g">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="DPtpgBarSelRgb_CEA_b">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="DPtpgBarSelYuv_601_y">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="DPtpgBarSelYuv_601_v">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="DPtpgBarSelYuv_601_u">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="DPtpgBarSelYuv_709_y">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="DPtpgBarSelYuv_709_v">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="DPtpgBarSelYuv_709_u">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBackground_Pipeline_VITIS_LOOP_565_2"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="278" class="1004" name="p_0_0_010244_lcssa251_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_010244_lcssa251/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_0_0_09246_lcssa254_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_09246_lcssa254/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_0_0_0248_lcssa257_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0248_lcssa257/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="y_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="outpix_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="outpix_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="outpix_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix_2/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="hBarSel_5_0_loc_0_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_5_0_loc_0/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="vBarSel_3_loc_0_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_3_loc_0/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="rampVal_2_loc_0_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_2_loc_0/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="rampVal_2_new_0_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_2_new_0/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="hBarSel_3_0_loc_0_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_3_0_loc_0/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="vBarSel_2_loc_0_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_2_loc_0/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="hdata_loc_0_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hdata_loc_0/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="hdata_new_0_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hdata_new_0/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="hBarSel_0_loc_0_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_0_loc_0/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="vBarSel_loc_0_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_loc_0/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zonePlateVAddr_loc_0_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="zonePlateVAddr_loc_0/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="hBarSel_4_0_loc_0_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_4_0_loc_0/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="rampVal_loc_0_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_loc_0/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="rampVal_3_loc_0_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_3_loc_0/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="rampVal_3_new_0_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_3_new_0/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="rampVal_2_flag_1_loc_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_2_flag_1_loc/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="hdata_flag_1_loc_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hdata_flag_1_loc/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="rampVal_3_flag_1_loc_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_3_flag_1_loc/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="dpYUVCoef_val_read_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dpYUVCoef_val_read/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="dpDynamicRange_val_read_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dpDynamicRange_val_read/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="ZplateVerContDelta_val_read_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateVerContDelta_val_read/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="ZplateVerContStart_val_read_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateVerContStart_val_read/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="ZplateHorContDelta_val_read_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateHorContDelta_val_read/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="ZplateHorContStart_val_read_read_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateHorContStart_val_read/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="colorFormatLocal_read_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormatLocal/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="write_ln0_write_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="0" index="2" bw="8" slack="0"/>
<pin id="424" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="motionSpeed_val_read_read_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="motionSpeed_val_read/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="patternId_val_read_read_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="0"/>
<pin id="437" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="patternId_val_read/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="enableInput_val_read_read_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enableInput_val_read/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="passthruEndY_val_read_read_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruEndY_val_read/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="passthruEndX_val_read_read_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="0"/>
<pin id="455" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruEndX_val_read/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="passthruStartY_val_read_read_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruStartY_val_read/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="passthruStartX_val_read_read_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="0" index="1" bw="16" slack="0"/>
<pin id="467" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="passthruStartX_val_read/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="loopWidth_read_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="0" index="1" bw="16" slack="0"/>
<pin id="473" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="write_ln0_write_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="0" slack="0"/>
<pin id="478" dir="0" index="1" bw="11" slack="0"/>
<pin id="479" dir="0" index="2" bw="11" slack="0"/>
<pin id="480" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="loopHeight_read_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="0" index="1" bw="16" slack="0"/>
<pin id="486" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopHeight/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="write_ln0_write_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="0" slack="0"/>
<pin id="491" dir="0" index="1" bw="11" slack="0"/>
<pin id="492" dir="0" index="2" bw="11" slack="0"/>
<pin id="493" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="rampVal_3_flag_0_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_3_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="rampVal_3_flag_0_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rampVal_3_flag_0/3 "/>
</bind>
</comp>

<comp id="508" class="1005" name="hdata_flag_0_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="hdata_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="hdata_flag_0_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hdata_flag_0/3 "/>
</bind>
</comp>

<comp id="520" class="1005" name="rampVal_2_flag_0_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_2_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="524" class="1004" name="rampVal_2_flag_0_phi_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="528" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rampVal_2_flag_0/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="0" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="1"/>
<pin id="535" dir="0" index="2" bw="1" slack="1"/>
<pin id="536" dir="0" index="3" bw="1" slack="1"/>
<pin id="537" dir="0" index="4" bw="10" slack="2"/>
<pin id="538" dir="0" index="5" bw="10" slack="2"/>
<pin id="539" dir="0" index="6" bw="10" slack="2"/>
<pin id="540" dir="0" index="7" bw="16" slack="3"/>
<pin id="541" dir="0" index="8" bw="30" slack="0"/>
<pin id="542" dir="0" index="9" bw="10" slack="2"/>
<pin id="543" dir="0" index="10" bw="10" slack="2"/>
<pin id="544" dir="0" index="11" bw="10" slack="2"/>
<pin id="545" dir="0" index="12" bw="7" slack="2"/>
<pin id="546" dir="0" index="13" bw="3" slack="2"/>
<pin id="547" dir="0" index="14" bw="10" slack="2"/>
<pin id="548" dir="0" index="15" bw="5" slack="2"/>
<pin id="549" dir="0" index="16" bw="10" slack="2"/>
<pin id="550" dir="0" index="17" bw="10" slack="2"/>
<pin id="551" dir="0" index="18" bw="10" slack="2"/>
<pin id="552" dir="0" index="19" bw="1" slack="3"/>
<pin id="553" dir="0" index="20" bw="8" slack="3"/>
<pin id="554" dir="0" index="21" bw="16" slack="3"/>
<pin id="555" dir="0" index="22" bw="30" slack="0"/>
<pin id="556" dir="0" index="23" bw="1" slack="2"/>
<pin id="557" dir="0" index="24" bw="10" slack="2"/>
<pin id="558" dir="0" index="25" bw="16" slack="1"/>
<pin id="559" dir="0" index="26" bw="8" slack="3"/>
<pin id="560" dir="0" index="27" bw="8" slack="2"/>
<pin id="561" dir="0" index="28" bw="11" slack="2"/>
<pin id="562" dir="0" index="29" bw="11" slack="2"/>
<pin id="563" dir="0" index="30" bw="16" slack="2"/>
<pin id="564" dir="0" index="31" bw="16" slack="3"/>
<pin id="565" dir="0" index="32" bw="16" slack="3"/>
<pin id="566" dir="0" index="33" bw="1" slack="0"/>
<pin id="567" dir="0" index="34" bw="16" slack="3"/>
<pin id="568" dir="0" index="35" bw="11" slack="2"/>
<pin id="569" dir="0" index="36" bw="10" slack="2"/>
<pin id="570" dir="0" index="37" bw="1" slack="1"/>
<pin id="571" dir="0" index="38" bw="1" slack="0"/>
<pin id="572" dir="0" index="39" bw="17" slack="2"/>
<pin id="573" dir="0" index="40" bw="10" slack="0"/>
<pin id="574" dir="0" index="41" bw="1" slack="3"/>
<pin id="575" dir="0" index="42" bw="1" slack="0"/>
<pin id="576" dir="0" index="43" bw="2" slack="0"/>
<pin id="577" dir="0" index="44" bw="1" slack="3"/>
<pin id="578" dir="0" index="45" bw="1" slack="2"/>
<pin id="579" dir="0" index="46" bw="1" slack="3"/>
<pin id="580" dir="0" index="47" bw="16" slack="3"/>
<pin id="581" dir="0" index="48" bw="16" slack="3"/>
<pin id="582" dir="0" index="49" bw="16" slack="3"/>
<pin id="583" dir="0" index="50" bw="1" slack="0"/>
<pin id="584" dir="0" index="51" bw="1" slack="3"/>
<pin id="585" dir="0" index="52" bw="16" slack="3"/>
<pin id="586" dir="0" index="53" bw="16" slack="3"/>
<pin id="587" dir="0" index="54" bw="16" slack="3"/>
<pin id="588" dir="0" index="55" bw="8" slack="3"/>
<pin id="589" dir="0" index="56" bw="16" slack="3"/>
<pin id="590" dir="0" index="57" bw="8" slack="3"/>
<pin id="591" dir="0" index="58" bw="8" slack="3"/>
<pin id="592" dir="0" index="59" bw="1" slack="3"/>
<pin id="593" dir="0" index="60" bw="16" slack="3"/>
<pin id="594" dir="0" index="61" bw="16" slack="3"/>
<pin id="595" dir="0" index="62" bw="8" slack="3"/>
<pin id="596" dir="0" index="63" bw="8" slack="3"/>
<pin id="597" dir="0" index="64" bw="1" slack="3"/>
<pin id="598" dir="0" index="65" bw="16" slack="3"/>
<pin id="599" dir="0" index="66" bw="16" slack="3"/>
<pin id="600" dir="0" index="67" bw="8" slack="3"/>
<pin id="601" dir="0" index="68" bw="8" slack="3"/>
<pin id="602" dir="0" index="69" bw="10" slack="3"/>
<pin id="603" dir="0" index="70" bw="10" slack="3"/>
<pin id="604" dir="0" index="71" bw="10" slack="3"/>
<pin id="605" dir="0" index="72" bw="10" slack="3"/>
<pin id="606" dir="0" index="73" bw="10" slack="3"/>
<pin id="607" dir="0" index="74" bw="10" slack="3"/>
<pin id="608" dir="0" index="75" bw="10" slack="0"/>
<pin id="609" dir="0" index="76" bw="10" slack="0"/>
<pin id="610" dir="0" index="77" bw="10" slack="0"/>
<pin id="611" dir="0" index="78" bw="10" slack="0"/>
<pin id="612" dir="0" index="79" bw="10" slack="0"/>
<pin id="613" dir="0" index="80" bw="10" slack="0"/>
<pin id="614" dir="0" index="81" bw="2" slack="0"/>
<pin id="615" dir="0" index="82" bw="10" slack="0"/>
<pin id="616" dir="0" index="83" bw="2" slack="0"/>
<pin id="617" dir="0" index="84" bw="10" slack="0"/>
<pin id="618" dir="0" index="85" bw="10" slack="0"/>
<pin id="619" dir="0" index="86" bw="8" slack="0"/>
<pin id="620" dir="0" index="87" bw="11" slack="0"/>
<pin id="621" dir="0" index="88" bw="2" slack="0"/>
<pin id="622" dir="0" index="89" bw="20" slack="0"/>
<pin id="623" dir="0" index="90" bw="16" slack="0"/>
<pin id="624" dir="0" index="91" bw="16" slack="0"/>
<pin id="625" dir="0" index="92" bw="3" slack="0"/>
<pin id="626" dir="0" index="93" bw="3" slack="0"/>
<pin id="627" dir="0" index="94" bw="10" slack="0"/>
<pin id="628" dir="0" index="95" bw="10" slack="0"/>
<pin id="629" dir="0" index="96" bw="3" slack="0"/>
<pin id="630" dir="0" index="97" bw="10" slack="0"/>
<pin id="631" dir="0" index="98" bw="1" slack="0"/>
<pin id="632" dir="0" index="99" bw="10" slack="0"/>
<pin id="633" dir="0" index="100" bw="10" slack="0"/>
<pin id="634" dir="0" index="101" bw="10" slack="0"/>
<pin id="635" dir="0" index="102" bw="8" slack="0"/>
<pin id="636" dir="0" index="103" bw="8" slack="0"/>
<pin id="637" dir="0" index="104" bw="9" slack="0"/>
<pin id="638" dir="0" index="105" bw="2" slack="0"/>
<pin id="639" dir="0" index="106" bw="3" slack="0"/>
<pin id="640" dir="0" index="107" bw="10" slack="0"/>
<pin id="641" dir="0" index="108" bw="10" slack="0"/>
<pin id="642" dir="0" index="109" bw="8" slack="0"/>
<pin id="643" dir="0" index="110" bw="28" slack="0"/>
<pin id="644" dir="0" index="111" bw="28" slack="0"/>
<pin id="645" dir="0" index="112" bw="28" slack="0"/>
<pin id="646" dir="0" index="113" bw="2" slack="0"/>
<pin id="647" dir="0" index="114" bw="2" slack="0"/>
<pin id="648" dir="0" index="115" bw="2" slack="0"/>
<pin id="649" dir="0" index="116" bw="3" slack="0"/>
<pin id="650" dir="0" index="117" bw="3" slack="0"/>
<pin id="651" dir="0" index="118" bw="10" slack="0"/>
<pin id="652" dir="0" index="119" bw="6" slack="0"/>
<pin id="653" dir="0" index="120" bw="1" slack="0"/>
<pin id="654" dir="0" index="121" bw="8" slack="0"/>
<pin id="655" dir="0" index="122" bw="8" slack="0"/>
<pin id="656" dir="0" index="123" bw="8" slack="0"/>
<pin id="657" dir="0" index="124" bw="10" slack="0"/>
<pin id="658" dir="0" index="125" bw="10" slack="0"/>
<pin id="659" dir="0" index="126" bw="10" slack="0"/>
<pin id="660" dir="0" index="127" bw="10" slack="0"/>
<pin id="661" dir="0" index="128" bw="10" slack="0"/>
<pin id="662" dir="0" index="129" bw="10" slack="0"/>
<pin id="663" dir="1" index="130" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln750/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="empty_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="16" slack="0"/>
<pin id="727" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="empty_101_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="0"/>
<pin id="732" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_101/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="cmp8_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp8/1 "/>
</bind>
</comp>

<comp id="741" class="1004" name="empty_102_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="0"/>
<pin id="743" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_102/1 "/>
</bind>
</comp>

<comp id="745" class="1004" name="empty_103_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="0"/>
<pin id="747" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_103/1 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add5_i_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="14" slack="0"/>
<pin id="751" dir="0" index="1" bw="5" slack="0"/>
<pin id="752" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add5_i/1 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="7" slack="0"/>
<pin id="757" dir="0" index="1" bw="8" slack="0"/>
<pin id="758" dir="0" index="2" bw="1" slack="0"/>
<pin id="759" dir="0" index="3" bw="4" slack="0"/>
<pin id="760" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="765" class="1004" name="icmp_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="7" slack="0"/>
<pin id="767" dir="0" index="1" bw="7" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_1_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="10" slack="0"/>
<pin id="773" dir="0" index="1" bw="14" slack="0"/>
<pin id="774" dir="0" index="2" bw="4" slack="0"/>
<pin id="775" dir="0" index="3" bw="5" slack="0"/>
<pin id="776" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="781" class="1004" name="cmp54_i_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="0"/>
<pin id="783" dir="0" index="1" bw="8" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp54_i/1 "/>
</bind>
</comp>

<comp id="787" class="1004" name="cmp121_i_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="0" index="1" bw="8" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp121_i/1 "/>
</bind>
</comp>

<comp id="793" class="1004" name="rampVal_1_load_load_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="0"/>
<pin id="795" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_1_load/1 "/>
</bind>
</comp>

<comp id="797" class="1004" name="rampVal_load_load_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="10" slack="0"/>
<pin id="799" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_load/1 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln1257_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="10" slack="0"/>
<pin id="803" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1257/1 "/>
</bind>
</comp>

<comp id="805" class="1004" name="hBarSel_4_0_load_load_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_4_0_load/1 "/>
</bind>
</comp>

<comp id="809" class="1004" name="zonePlateVAddr_load_load_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="0"/>
<pin id="811" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="zonePlateVAddr_load/1 "/>
</bind>
</comp>

<comp id="813" class="1004" name="vBarSel_load_load_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="3" slack="0"/>
<pin id="815" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_load/1 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln1412_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="3" slack="0"/>
<pin id="819" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1412/1 "/>
</bind>
</comp>

<comp id="821" class="1004" name="hBarSel_0_load_load_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="3" slack="0"/>
<pin id="823" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_0_load/1 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln1545_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="3" slack="0"/>
<pin id="827" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1545/1 "/>
</bind>
</comp>

<comp id="829" class="1004" name="hdata_load_load_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="0"/>
<pin id="831" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hdata_load/1 "/>
</bind>
</comp>

<comp id="833" class="1004" name="vBarSel_2_load_load_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_2_load/1 "/>
</bind>
</comp>

<comp id="837" class="1004" name="hBarSel_3_0_load_load_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="3" slack="0"/>
<pin id="839" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_3_0_load/1 "/>
</bind>
</comp>

<comp id="841" class="1004" name="zext_ln1687_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="3" slack="0"/>
<pin id="843" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1687/1 "/>
</bind>
</comp>

<comp id="845" class="1004" name="rampVal_2_load_load_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="0"/>
<pin id="847" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_2_load/1 "/>
</bind>
</comp>

<comp id="849" class="1004" name="vBarSel_1_load_load_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_1_load/1 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln1775_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1775/1 "/>
</bind>
</comp>

<comp id="857" class="1004" name="hBarSel_5_0_load_load_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="3" slack="0"/>
<pin id="859" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_5_0_load/1 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln563_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="3" slack="0"/>
<pin id="863" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln563/1 "/>
</bind>
</comp>

<comp id="865" class="1004" name="store_ln1084_store_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="16" slack="0"/>
<pin id="867" dir="0" index="1" bw="16" slack="0"/>
<pin id="868" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1084/1 "/>
</bind>
</comp>

<comp id="870" class="1004" name="store_ln1257_store_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="10" slack="0"/>
<pin id="872" dir="0" index="1" bw="16" slack="0"/>
<pin id="873" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1257/1 "/>
</bind>
</comp>

<comp id="875" class="1004" name="store_ln1257_store_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="0"/>
<pin id="877" dir="0" index="1" bw="8" slack="0"/>
<pin id="878" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1257/1 "/>
</bind>
</comp>

<comp id="880" class="1004" name="store_ln1341_store_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="0"/>
<pin id="882" dir="0" index="1" bw="16" slack="0"/>
<pin id="883" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1341/1 "/>
</bind>
</comp>

<comp id="885" class="1004" name="store_ln1412_store_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="3" slack="0"/>
<pin id="887" dir="0" index="1" bw="8" slack="0"/>
<pin id="888" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1412/1 "/>
</bind>
</comp>

<comp id="890" class="1004" name="store_ln1545_store_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="3" slack="0"/>
<pin id="892" dir="0" index="1" bw="8" slack="0"/>
<pin id="893" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1545/1 "/>
</bind>
</comp>

<comp id="895" class="1004" name="store_ln1545_store_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="0"/>
<pin id="897" dir="0" index="1" bw="16" slack="0"/>
<pin id="898" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1545/1 "/>
</bind>
</comp>

<comp id="900" class="1004" name="store_ln1575_store_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="0" index="1" bw="8" slack="0"/>
<pin id="903" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1575/1 "/>
</bind>
</comp>

<comp id="905" class="1004" name="store_ln1687_store_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="3" slack="0"/>
<pin id="907" dir="0" index="1" bw="8" slack="0"/>
<pin id="908" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1687/1 "/>
</bind>
</comp>

<comp id="910" class="1004" name="store_ln1687_store_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="0"/>
<pin id="912" dir="0" index="1" bw="16" slack="0"/>
<pin id="913" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1687/1 "/>
</bind>
</comp>

<comp id="915" class="1004" name="store_ln1775_store_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="8" slack="0"/>
<pin id="918" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1775/1 "/>
</bind>
</comp>

<comp id="920" class="1004" name="store_ln563_store_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="3" slack="0"/>
<pin id="922" dir="0" index="1" bw="8" slack="0"/>
<pin id="923" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln563/1 "/>
</bind>
</comp>

<comp id="925" class="1004" name="store_ln549_store_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="16" slack="0"/>
<pin id="928" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/1 "/>
</bind>
</comp>

<comp id="930" class="1004" name="cmp2_i_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="1"/>
<pin id="932" dir="0" index="1" bw="8" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp2_i/2 "/>
</bind>
</comp>

<comp id="935" class="1004" name="conv2_i_i10_i267_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="10" slack="0"/>
<pin id="938" dir="0" index="2" bw="10" slack="0"/>
<pin id="939" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i10_i267/2 "/>
</bind>
</comp>

<comp id="943" class="1004" name="conv2_i_i_i_cast_cast_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="3" slack="0"/>
<pin id="946" dir="0" index="2" bw="3" slack="0"/>
<pin id="947" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i_i_cast_cast/2 "/>
</bind>
</comp>

<comp id="951" class="1004" name="conv2_i_i10_i270_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="10" slack="0"/>
<pin id="954" dir="0" index="2" bw="10" slack="0"/>
<pin id="955" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i10_i270/2 "/>
</bind>
</comp>

<comp id="959" class="1004" name="conv2_i_i_i271_cast_cast_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="7" slack="0"/>
<pin id="962" dir="0" index="2" bw="7" slack="0"/>
<pin id="963" dir="1" index="3" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i_i271_cast_cast/2 "/>
</bind>
</comp>

<comp id="967" class="1004" name="conv2_i_i10_i285_cast_cast_cast_cast_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="5" slack="0"/>
<pin id="970" dir="0" index="2" bw="5" slack="0"/>
<pin id="971" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i10_i285_cast_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="975" class="1004" name="conv2_i_i_i286_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="10" slack="0"/>
<pin id="978" dir="0" index="2" bw="10" slack="0"/>
<pin id="979" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i_i286/2 "/>
</bind>
</comp>

<comp id="983" class="1004" name="conv2_i_i_i299_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="0"/>
<pin id="985" dir="0" index="1" bw="10" slack="0"/>
<pin id="986" dir="0" index="2" bw="10" slack="0"/>
<pin id="987" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i_i299/2 "/>
</bind>
</comp>

<comp id="991" class="1004" name="conv2_i_i_i313_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="0" index="1" bw="10" slack="0"/>
<pin id="994" dir="0" index="2" bw="10" slack="0"/>
<pin id="995" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i_i313/2 "/>
</bind>
</comp>

<comp id="999" class="1004" name="width_val_cast14_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="16" slack="1"/>
<pin id="1001" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="width_val_cast14/2 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="add_i_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="14" slack="1"/>
<pin id="1004" dir="0" index="1" bw="4" slack="0"/>
<pin id="1005" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i/2 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="barWidth_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="11" slack="0"/>
<pin id="1009" dir="0" index="1" bw="14" slack="0"/>
<pin id="1010" dir="0" index="2" bw="3" slack="0"/>
<pin id="1011" dir="0" index="3" bw="5" slack="0"/>
<pin id="1012" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="barWidth/2 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="add2_i_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="14" slack="1"/>
<pin id="1019" dir="0" index="1" bw="5" slack="0"/>
<pin id="1020" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add2_i/2 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="p_cast_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="10" slack="0"/>
<pin id="1024" dir="0" index="1" bw="14" slack="0"/>
<pin id="1025" dir="0" index="2" bw="4" slack="0"/>
<pin id="1026" dir="0" index="3" bw="5" slack="0"/>
<pin id="1027" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="barWidthMinSamples_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="10" slack="0"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="barWidthMinSamples/2 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="height_val_cast15_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="16" slack="1"/>
<pin id="1040" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="height_val_cast15/2 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="barHeight_cast_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="10" slack="1"/>
<pin id="1043" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="barHeight_cast/2 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="sub_i_i_i_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="10" slack="0"/>
<pin id="1046" dir="0" index="1" bw="1" slack="0"/>
<pin id="1047" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i_i/2 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="sub35_i_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="16" slack="0"/>
<pin id="1052" dir="0" index="1" bw="1" slack="0"/>
<pin id="1053" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub35_i/2 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="sub10_i_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="16" slack="0"/>
<pin id="1058" dir="0" index="1" bw="1" slack="0"/>
<pin id="1059" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub10_i/2 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="rampStart_load_load_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="10" slack="0"/>
<pin id="1064" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampStart_load/2 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="outpix_10_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="10" slack="0"/>
<pin id="1069" dir="0" index="2" bw="10" slack="0"/>
<pin id="1070" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outpix_10/2 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="s_load_load_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="0"/>
<pin id="1076" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/2 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="empty_104_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="0"/>
<pin id="1080" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_104/2 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="empty_105_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="10" slack="0"/>
<pin id="1084" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_105/2 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="shl_i_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="16" slack="0"/>
<pin id="1088" dir="0" index="1" bw="8" slack="0"/>
<pin id="1089" dir="0" index="2" bw="1" slack="0"/>
<pin id="1090" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_i/2 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="cmp136_i_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="1"/>
<pin id="1096" dir="0" index="1" bw="8" slack="0"/>
<pin id="1097" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp136_i/2 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="y_1_load_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="16" slack="2"/>
<pin id="1101" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="icmp_ln563_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="16" slack="0"/>
<pin id="1104" dir="0" index="1" bw="16" slack="2"/>
<pin id="1105" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln563/3 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="add_ln563_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="16" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln563/3 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="outpix_load_load_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="10" slack="2"/>
<pin id="1115" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_load/3 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="outpix_1_load_load_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="10" slack="2"/>
<pin id="1118" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_1_load/3 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="outpix_2_load_load_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="10" slack="2"/>
<pin id="1121" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_2_load/3 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="zext_ln563_1_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="16" slack="0"/>
<pin id="1124" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln563_1/3 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="ult_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="16" slack="0"/>
<pin id="1128" dir="0" index="1" bw="16" slack="2"/>
<pin id="1129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/3 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="cmp11_i_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="17" slack="1"/>
<pin id="1133" dir="0" index="1" bw="17" slack="0"/>
<pin id="1134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp11_i/3 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="store_ln549_store_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="16" slack="0"/>
<pin id="1138" dir="0" index="1" bw="16" slack="2"/>
<pin id="1139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/3 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="zext_ln750_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="2"/>
<pin id="1143" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln750/3 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="add_ln750_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="1146" dir="0" index="1" bw="8" slack="0"/>
<pin id="1147" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln750/3 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="store_ln750_store_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="10" slack="0"/>
<pin id="1151" dir="0" index="1" bw="10" slack="0"/>
<pin id="1152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln750/3 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="rampVal_2_new_0_load_load_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="16" slack="2"/>
<pin id="1157" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_2_new_0_load/3 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="store_ln1675_store_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="16" slack="0"/>
<pin id="1160" dir="0" index="1" bw="16" slack="0"/>
<pin id="1161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1675/3 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="hdata_new_0_load_load_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="16" slack="2"/>
<pin id="1166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hdata_new_0_load/3 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="store_ln1533_store_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="16" slack="0"/>
<pin id="1169" dir="0" index="1" bw="16" slack="0"/>
<pin id="1170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1533/3 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="rampVal_3_new_0_load_load_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="16" slack="2"/>
<pin id="1175" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_3_new_0_load/3 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="store_ln1073_store_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="16" slack="0"/>
<pin id="1178" dir="0" index="1" bw="16" slack="0"/>
<pin id="1179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1073/3 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="rev_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="1"/>
<pin id="1184" dir="0" index="1" bw="1" slack="0"/>
<pin id="1185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/4 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="cmp_i371_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="16" slack="1"/>
<pin id="1190" dir="0" index="1" bw="16" slack="0"/>
<pin id="1191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i371/4 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="empty_106_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="16" slack="1"/>
<pin id="1196" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_106/4 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="colorSel_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="2" slack="0"/>
<pin id="1199" dir="0" index="1" bw="16" slack="1"/>
<pin id="1200" dir="0" index="2" bw="4" slack="0"/>
<pin id="1201" dir="0" index="3" bw="4" slack="0"/>
<pin id="1202" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="colorSel/4 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="tmp_32_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="16" slack="1"/>
<pin id="1210" dir="0" index="2" bw="4" slack="0"/>
<pin id="1211" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/4 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="cmp12_i_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="16" slack="1"/>
<pin id="1217" dir="0" index="1" bw="16" slack="0"/>
<pin id="1218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp12_i/4 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="add_i410_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="10" slack="2"/>
<pin id="1223" dir="0" index="1" bw="10" slack="0"/>
<pin id="1224" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i410/4 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="rampVal_3_flag_1_loc_load_load_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="5"/>
<pin id="1229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_3_flag_1_loc_load/6 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="hdata_flag_1_loc_load_load_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="5"/>
<pin id="1232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hdata_flag_1_loc_load/6 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="rampVal_2_flag_1_loc_load_load_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="5"/>
<pin id="1235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_2_flag_1_loc_load/6 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="p_0_0_010244_lcssa251_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="10" slack="3"/>
<pin id="1238" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_010244_lcssa251 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="p_0_0_09246_lcssa254_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="10" slack="3"/>
<pin id="1243" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_09246_lcssa254 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="p_0_0_0248_lcssa257_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="10" slack="3"/>
<pin id="1248" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_0248_lcssa257 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="y_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="16" slack="0"/>
<pin id="1253" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1258" class="1005" name="outpix_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="10" slack="2"/>
<pin id="1260" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="outpix "/>
</bind>
</comp>

<comp id="1264" class="1005" name="outpix_1_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="10" slack="2"/>
<pin id="1266" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="outpix_1 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="outpix_2_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="10" slack="2"/>
<pin id="1272" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="outpix_2 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="hBarSel_5_0_loc_0_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="8" slack="0"/>
<pin id="1278" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_5_0_loc_0 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="vBarSel_3_loc_0_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="0"/>
<pin id="1284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_3_loc_0 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="rampVal_2_loc_0_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="16" slack="0"/>
<pin id="1290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rampVal_2_loc_0 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="rampVal_2_new_0_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="16" slack="2"/>
<pin id="1296" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="rampVal_2_new_0 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="hBarSel_3_0_loc_0_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="8" slack="0"/>
<pin id="1302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_3_0_loc_0 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="vBarSel_2_loc_0_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="8" slack="0"/>
<pin id="1308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_2_loc_0 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="hdata_loc_0_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="16" slack="0"/>
<pin id="1314" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="hdata_loc_0 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="hdata_new_0_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="16" slack="2"/>
<pin id="1320" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="hdata_new_0 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="hBarSel_0_loc_0_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="8" slack="0"/>
<pin id="1326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_0_loc_0 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="vBarSel_loc_0_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="8" slack="0"/>
<pin id="1332" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_loc_0 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="zonePlateVAddr_loc_0_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="16" slack="0"/>
<pin id="1338" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="zonePlateVAddr_loc_0 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="hBarSel_4_0_loc_0_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="8" slack="0"/>
<pin id="1344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_4_0_loc_0 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="rampVal_loc_0_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="16" slack="0"/>
<pin id="1350" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rampVal_loc_0 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="rampVal_3_loc_0_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="16" slack="0"/>
<pin id="1356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rampVal_3_loc_0 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="rampVal_3_new_0_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="16" slack="2"/>
<pin id="1362" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="rampVal_3_new_0 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="rampVal_2_flag_1_loc_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="1" slack="3"/>
<pin id="1368" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="rampVal_2_flag_1_loc "/>
</bind>
</comp>

<comp id="1372" class="1005" name="hdata_flag_1_loc_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="1" slack="3"/>
<pin id="1374" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="hdata_flag_1_loc "/>
</bind>
</comp>

<comp id="1378" class="1005" name="rampVal_3_flag_1_loc_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="1" slack="3"/>
<pin id="1380" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="rampVal_3_flag_1_loc "/>
</bind>
</comp>

<comp id="1384" class="1005" name="ZplateVerContDelta_val_read_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="16" slack="3"/>
<pin id="1386" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="ZplateVerContDelta_val_read "/>
</bind>
</comp>

<comp id="1389" class="1005" name="ZplateVerContStart_val_read_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="16" slack="3"/>
<pin id="1391" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="ZplateVerContStart_val_read "/>
</bind>
</comp>

<comp id="1394" class="1005" name="ZplateHorContDelta_val_read_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="16" slack="3"/>
<pin id="1396" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="ZplateHorContDelta_val_read "/>
</bind>
</comp>

<comp id="1399" class="1005" name="ZplateHorContStart_val_read_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="16" slack="3"/>
<pin id="1401" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="ZplateHorContStart_val_read "/>
</bind>
</comp>

<comp id="1404" class="1005" name="colorFormatLocal_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="8" slack="1"/>
<pin id="1406" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="colorFormatLocal "/>
</bind>
</comp>

<comp id="1411" class="1005" name="motionSpeed_val_read_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="8" slack="2"/>
<pin id="1413" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="motionSpeed_val_read "/>
</bind>
</comp>

<comp id="1416" class="1005" name="patternId_val_read_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="8" slack="3"/>
<pin id="1418" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="patternId_val_read "/>
</bind>
</comp>

<comp id="1421" class="1005" name="passthruEndY_val_read_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="16" slack="2"/>
<pin id="1423" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="passthruEndY_val_read "/>
</bind>
</comp>

<comp id="1426" class="1005" name="passthruEndX_val_read_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="16" slack="3"/>
<pin id="1428" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="passthruEndX_val_read "/>
</bind>
</comp>

<comp id="1431" class="1005" name="passthruStartY_val_read_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="16" slack="3"/>
<pin id="1433" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="passthruStartY_val_read "/>
</bind>
</comp>

<comp id="1436" class="1005" name="passthruStartX_val_read_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="16" slack="3"/>
<pin id="1438" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="passthruStartX_val_read "/>
</bind>
</comp>

<comp id="1441" class="1005" name="loopWidth_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="16" slack="1"/>
<pin id="1443" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="1447" class="1005" name="loopHeight_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="16" slack="1"/>
<pin id="1449" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="1453" class="1005" name="cmp8_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="3"/>
<pin id="1455" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp8 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="empty_102_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="14" slack="1"/>
<pin id="1460" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="empty_102 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="icmp_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="1" slack="3"/>
<pin id="1466" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1469" class="1005" name="tmp_1_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="10" slack="1"/>
<pin id="1471" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="cmp54_i_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="1" slack="3"/>
<pin id="1476" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp54_i "/>
</bind>
</comp>

<comp id="1479" class="1005" name="cmp121_i_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="3"/>
<pin id="1481" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp121_i "/>
</bind>
</comp>

<comp id="1484" class="1005" name="cmp2_i_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="2"/>
<pin id="1486" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp2_i "/>
</bind>
</comp>

<comp id="1489" class="1005" name="conv2_i_i10_i267_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="10" slack="2"/>
<pin id="1491" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="conv2_i_i10_i267 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="conv2_i_i_i_cast_cast_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="3" slack="2"/>
<pin id="1496" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="conv2_i_i_i_cast_cast "/>
</bind>
</comp>

<comp id="1499" class="1005" name="conv2_i_i10_i270_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="10" slack="2"/>
<pin id="1501" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="conv2_i_i10_i270 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="conv2_i_i_i271_cast_cast_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="7" slack="2"/>
<pin id="1506" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="conv2_i_i_i271_cast_cast "/>
</bind>
</comp>

<comp id="1509" class="1005" name="conv2_i_i10_i285_cast_cast_cast_cast_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="5" slack="2"/>
<pin id="1511" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="conv2_i_i10_i285_cast_cast_cast_cast "/>
</bind>
</comp>

<comp id="1514" class="1005" name="conv2_i_i_i286_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="10" slack="2"/>
<pin id="1516" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="conv2_i_i_i286 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="conv2_i_i_i299_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="10" slack="2"/>
<pin id="1521" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="conv2_i_i_i299 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="conv2_i_i_i313_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="10" slack="2"/>
<pin id="1526" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="conv2_i_i_i313 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="barWidth_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="11" slack="2"/>
<pin id="1531" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="barWidth "/>
</bind>
</comp>

<comp id="1535" class="1005" name="barWidthMinSamples_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="10" slack="2"/>
<pin id="1537" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="barWidthMinSamples "/>
</bind>
</comp>

<comp id="1540" class="1005" name="sub_i_i_i_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="11" slack="2"/>
<pin id="1542" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sub_i_i_i "/>
</bind>
</comp>

<comp id="1545" class="1005" name="sub35_i_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="17" slack="2"/>
<pin id="1547" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="sub35_i "/>
</bind>
</comp>

<comp id="1550" class="1005" name="sub10_i_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="17" slack="1"/>
<pin id="1552" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub10_i "/>
</bind>
</comp>

<comp id="1555" class="1005" name="rampStart_load_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="10" slack="2"/>
<pin id="1557" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="rampStart_load "/>
</bind>
</comp>

<comp id="1562" class="1005" name="outpix_10_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="10" slack="2"/>
<pin id="1564" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="outpix_10 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="empty_104_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="8" slack="2"/>
<pin id="1569" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_104 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="shl_i_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="16" slack="2"/>
<pin id="1574" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="shl_i "/>
</bind>
</comp>

<comp id="1577" class="1005" name="cmp136_i_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="1" slack="2"/>
<pin id="1579" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp136_i "/>
</bind>
</comp>

<comp id="1582" class="1005" name="y_1_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="16" slack="1"/>
<pin id="1584" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="outpix_load_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="10" slack="2"/>
<pin id="1597" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="outpix_load "/>
</bind>
</comp>

<comp id="1600" class="1005" name="outpix_1_load_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="10" slack="2"/>
<pin id="1602" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="outpix_1_load "/>
</bind>
</comp>

<comp id="1605" class="1005" name="outpix_2_load_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="10" slack="2"/>
<pin id="1607" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="outpix_2_load "/>
</bind>
</comp>

<comp id="1610" class="1005" name="ult_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="1" slack="1"/>
<pin id="1612" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ult "/>
</bind>
</comp>

<comp id="1615" class="1005" name="cmp11_i_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="1" slack="1"/>
<pin id="1617" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp11_i "/>
</bind>
</comp>

<comp id="1620" class="1005" name="rev_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="1" slack="1"/>
<pin id="1622" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="1625" class="1005" name="cmp_i371_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="1" slack="1"/>
<pin id="1627" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i371 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="colorSel_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="2" slack="1"/>
<pin id="1632" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="colorSel "/>
</bind>
</comp>

<comp id="1635" class="1005" name="tmp_32_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="1" slack="1"/>
<pin id="1637" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="cmp12_i_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="1" slack="1"/>
<pin id="1642" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp12_i "/>
</bind>
</comp>

<comp id="1645" class="1005" name="add_i410_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="10" slack="1"/>
<pin id="1647" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_i410 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="281"><net_src comp="162" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="162" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="162" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="162" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="162" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="162" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="162" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="162" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="162" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="162" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="162" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="162" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="162" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="162" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="162" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="162" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="162" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="162" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="162" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="162" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="162" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="162" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="164" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="164" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="164" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="166" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="28" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="166" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="26" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="168" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="24" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="168" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="22" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="168" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="20" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="168" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="18" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="166" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="32" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="170" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="40" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="414" pin="2"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="166" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="30" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="166" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="16" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="166" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="14" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="168" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="12" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="168" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="10" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="168" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="8" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="168" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="6" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="168" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="4" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="172" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="38" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="168" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="2" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="172" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="36" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="248" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="500" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="511"><net_src comp="248" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="512" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="523"><net_src comp="248" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="524" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="664"><net_src comp="264" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="665"><net_src comp="496" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="666"><net_src comp="508" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="667"><net_src comp="520" pin="1"/><net_sink comp="532" pin=3"/></net>

<net id="668"><net_src comp="34" pin="0"/><net_sink comp="532" pin=8"/></net>

<net id="669"><net_src comp="0" pin="0"/><net_sink comp="532" pin=22"/></net>

<net id="670"><net_src comp="48" pin="0"/><net_sink comp="532" pin=75"/></net>

<net id="671"><net_src comp="70" pin="0"/><net_sink comp="532" pin=76"/></net>

<net id="672"><net_src comp="72" pin="0"/><net_sink comp="532" pin=77"/></net>

<net id="673"><net_src comp="74" pin="0"/><net_sink comp="532" pin=78"/></net>

<net id="674"><net_src comp="76" pin="0"/><net_sink comp="532" pin=79"/></net>

<net id="675"><net_src comp="78" pin="0"/><net_sink comp="532" pin=80"/></net>

<net id="676"><net_src comp="80" pin="0"/><net_sink comp="532" pin=81"/></net>

<net id="677"><net_src comp="82" pin="0"/><net_sink comp="532" pin=82"/></net>

<net id="678"><net_src comp="84" pin="0"/><net_sink comp="532" pin=83"/></net>

<net id="679"><net_src comp="86" pin="0"/><net_sink comp="532" pin=84"/></net>

<net id="680"><net_src comp="88" pin="0"/><net_sink comp="532" pin=85"/></net>

<net id="681"><net_src comp="50" pin="0"/><net_sink comp="532" pin=86"/></net>

<net id="682"><net_src comp="90" pin="0"/><net_sink comp="532" pin=87"/></net>

<net id="683"><net_src comp="92" pin="0"/><net_sink comp="532" pin=88"/></net>

<net id="684"><net_src comp="94" pin="0"/><net_sink comp="532" pin=89"/></net>

<net id="685"><net_src comp="52" pin="0"/><net_sink comp="532" pin=90"/></net>

<net id="686"><net_src comp="96" pin="0"/><net_sink comp="532" pin=91"/></net>

<net id="687"><net_src comp="98" pin="0"/><net_sink comp="532" pin=92"/></net>

<net id="688"><net_src comp="56" pin="0"/><net_sink comp="532" pin=93"/></net>

<net id="689"><net_src comp="100" pin="0"/><net_sink comp="532" pin=94"/></net>

<net id="690"><net_src comp="102" pin="0"/><net_sink comp="532" pin=95"/></net>

<net id="691"><net_src comp="54" pin="0"/><net_sink comp="532" pin=96"/></net>

<net id="692"><net_src comp="104" pin="0"/><net_sink comp="532" pin=97"/></net>

<net id="693"><net_src comp="106" pin="0"/><net_sink comp="532" pin=98"/></net>

<net id="694"><net_src comp="108" pin="0"/><net_sink comp="532" pin=99"/></net>

<net id="695"><net_src comp="110" pin="0"/><net_sink comp="532" pin=100"/></net>

<net id="696"><net_src comp="112" pin="0"/><net_sink comp="532" pin=101"/></net>

<net id="697"><net_src comp="114" pin="0"/><net_sink comp="532" pin=102"/></net>

<net id="698"><net_src comp="116" pin="0"/><net_sink comp="532" pin=103"/></net>

<net id="699"><net_src comp="118" pin="0"/><net_sink comp="532" pin=104"/></net>

<net id="700"><net_src comp="120" pin="0"/><net_sink comp="532" pin=105"/></net>

<net id="701"><net_src comp="62" pin="0"/><net_sink comp="532" pin=106"/></net>

<net id="702"><net_src comp="122" pin="0"/><net_sink comp="532" pin=107"/></net>

<net id="703"><net_src comp="124" pin="0"/><net_sink comp="532" pin=108"/></net>

<net id="704"><net_src comp="60" pin="0"/><net_sink comp="532" pin=109"/></net>

<net id="705"><net_src comp="126" pin="0"/><net_sink comp="532" pin=110"/></net>

<net id="706"><net_src comp="128" pin="0"/><net_sink comp="532" pin=111"/></net>

<net id="707"><net_src comp="130" pin="0"/><net_sink comp="532" pin=112"/></net>

<net id="708"><net_src comp="132" pin="0"/><net_sink comp="532" pin=113"/></net>

<net id="709"><net_src comp="134" pin="0"/><net_sink comp="532" pin=114"/></net>

<net id="710"><net_src comp="136" pin="0"/><net_sink comp="532" pin=115"/></net>

<net id="711"><net_src comp="138" pin="0"/><net_sink comp="532" pin=116"/></net>

<net id="712"><net_src comp="68" pin="0"/><net_sink comp="532" pin=117"/></net>

<net id="713"><net_src comp="140" pin="0"/><net_sink comp="532" pin=118"/></net>

<net id="714"><net_src comp="142" pin="0"/><net_sink comp="532" pin=119"/></net>

<net id="715"><net_src comp="66" pin="0"/><net_sink comp="532" pin=120"/></net>

<net id="716"><net_src comp="144" pin="0"/><net_sink comp="532" pin=121"/></net>

<net id="717"><net_src comp="146" pin="0"/><net_sink comp="532" pin=122"/></net>

<net id="718"><net_src comp="148" pin="0"/><net_sink comp="532" pin=123"/></net>

<net id="719"><net_src comp="150" pin="0"/><net_sink comp="532" pin=124"/></net>

<net id="720"><net_src comp="152" pin="0"/><net_sink comp="532" pin=125"/></net>

<net id="721"><net_src comp="154" pin="0"/><net_sink comp="532" pin=126"/></net>

<net id="722"><net_src comp="156" pin="0"/><net_sink comp="532" pin=127"/></net>

<net id="723"><net_src comp="158" pin="0"/><net_sink comp="532" pin=128"/></net>

<net id="724"><net_src comp="160" pin="0"/><net_sink comp="532" pin=129"/></net>

<net id="728"><net_src comp="470" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="733"><net_src comp="483" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="739"><net_src comp="440" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="174" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="470" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="483" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="176" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="761"><net_src comp="178" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="414" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="763"><net_src comp="162" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="764"><net_src comp="180" pin="0"/><net_sink comp="755" pin=3"/></net>

<net id="769"><net_src comp="755" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="182" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="777"><net_src comp="184" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="749" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="186" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="780"><net_src comp="188" pin="0"/><net_sink comp="771" pin=3"/></net>

<net id="785"><net_src comp="384" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="174" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="378" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="174" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="46" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="48" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="797" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="50" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="52" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="54" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="813" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="56" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="821" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="58" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="60" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="62" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="837" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="64" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="66" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="856"><net_src comp="849" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="68" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="857" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="869"><net_src comp="793" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="874"><net_src comp="801" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="879"><net_src comp="805" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="884"><net_src comp="809" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="889"><net_src comp="817" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="894"><net_src comp="825" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="899"><net_src comp="829" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="904"><net_src comp="833" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="909"><net_src comp="841" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="914"><net_src comp="845" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="919"><net_src comp="853" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="924"><net_src comp="861" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="929"><net_src comp="190" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="934"><net_src comp="174" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="930" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="941"><net_src comp="212" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="942"><net_src comp="214" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="948"><net_src comp="930" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="216" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="950"><net_src comp="218" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="956"><net_src comp="930" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="220" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="958"><net_src comp="222" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="964"><net_src comp="930" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="182" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="966"><net_src comp="224" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="972"><net_src comp="930" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="226" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="974"><net_src comp="228" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="980"><net_src comp="930" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="212" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="982"><net_src comp="230" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="988"><net_src comp="930" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="989"><net_src comp="220" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="990"><net_src comp="232" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="996"><net_src comp="930" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="212" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="998"><net_src comp="232" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="1006"><net_src comp="234" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1013"><net_src comp="236" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="1002" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1015"><net_src comp="238" pin="0"/><net_sink comp="1007" pin=2"/></net>

<net id="1016"><net_src comp="188" pin="0"/><net_sink comp="1007" pin=3"/></net>

<net id="1021"><net_src comp="176" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1028"><net_src comp="184" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="1017" pin="2"/><net_sink comp="1022" pin=1"/></net>

<net id="1030"><net_src comp="186" pin="0"/><net_sink comp="1022" pin=2"/></net>

<net id="1031"><net_src comp="188" pin="0"/><net_sink comp="1022" pin=3"/></net>

<net id="1036"><net_src comp="1022" pin="4"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="212" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1048"><net_src comp="1041" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="240" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1054"><net_src comp="999" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="242" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="1038" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="242" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1065"><net_src comp="42" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1071"><net_src comp="930" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="1062" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1073"><net_src comp="232" pin="0"/><net_sink comp="1066" pin=2"/></net>

<net id="1077"><net_src comp="44" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1081"><net_src comp="1074" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1085"><net_src comp="1062" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1091"><net_src comp="244" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1092"><net_src comp="1082" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1093"><net_src comp="174" pin="0"/><net_sink comp="1086" pin=2"/></net>

<net id="1098"><net_src comp="246" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1106"><net_src comp="1099" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1111"><net_src comp="1099" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="250" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1125"><net_src comp="1099" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1130"><net_src comp="1099" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1135"><net_src comp="1122" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1140"><net_src comp="1107" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1148"><net_src comp="1141" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1153"><net_src comp="1144" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="42" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1162"><net_src comp="1155" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="64" pin="0"/><net_sink comp="1158" pin=1"/></net>

<net id="1171"><net_src comp="1164" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="58" pin="0"/><net_sink comp="1167" pin=1"/></net>

<net id="1180"><net_src comp="1173" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="46" pin="0"/><net_sink comp="1176" pin=1"/></net>

<net id="1186"><net_src comp="254" pin="0"/><net_sink comp="1182" pin=1"/></net>

<net id="1187"><net_src comp="1182" pin="2"/><net_sink comp="532" pin=50"/></net>

<net id="1192"><net_src comp="190" pin="0"/><net_sink comp="1188" pin=1"/></net>

<net id="1193"><net_src comp="1188" pin="2"/><net_sink comp="532" pin=38"/></net>

<net id="1203"><net_src comp="256" pin="0"/><net_sink comp="1197" pin=0"/></net>

<net id="1204"><net_src comp="258" pin="0"/><net_sink comp="1197" pin=2"/></net>

<net id="1205"><net_src comp="180" pin="0"/><net_sink comp="1197" pin=3"/></net>

<net id="1206"><net_src comp="1197" pin="4"/><net_sink comp="532" pin=43"/></net>

<net id="1212"><net_src comp="260" pin="0"/><net_sink comp="1207" pin=0"/></net>

<net id="1213"><net_src comp="262" pin="0"/><net_sink comp="1207" pin=2"/></net>

<net id="1214"><net_src comp="1207" pin="3"/><net_sink comp="532" pin=42"/></net>

<net id="1219"><net_src comp="190" pin="0"/><net_sink comp="1215" pin=1"/></net>

<net id="1220"><net_src comp="1215" pin="2"/><net_sink comp="532" pin=33"/></net>

<net id="1225"><net_src comp="1194" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1226"><net_src comp="1221" pin="2"/><net_sink comp="532" pin=40"/></net>

<net id="1239"><net_src comp="278" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="532" pin=74"/></net>

<net id="1244"><net_src comp="282" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="532" pin=73"/></net>

<net id="1249"><net_src comp="286" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="532" pin=72"/></net>

<net id="1254"><net_src comp="290" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1256"><net_src comp="1251" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1257"><net_src comp="1251" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1261"><net_src comp="294" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1263"><net_src comp="1258" pin="1"/><net_sink comp="532" pin=71"/></net>

<net id="1267"><net_src comp="298" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="532" pin=70"/></net>

<net id="1273"><net_src comp="302" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="532" pin=69"/></net>

<net id="1279"><net_src comp="306" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="532" pin=68"/></net>

<net id="1285"><net_src comp="310" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1287"><net_src comp="1282" pin="1"/><net_sink comp="532" pin=67"/></net>

<net id="1291"><net_src comp="314" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="532" pin=66"/></net>

<net id="1297"><net_src comp="318" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1299"><net_src comp="1294" pin="1"/><net_sink comp="532" pin=65"/></net>

<net id="1303"><net_src comp="322" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="1305"><net_src comp="1300" pin="1"/><net_sink comp="532" pin=63"/></net>

<net id="1309"><net_src comp="326" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1311"><net_src comp="1306" pin="1"/><net_sink comp="532" pin=62"/></net>

<net id="1315"><net_src comp="330" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1317"><net_src comp="1312" pin="1"/><net_sink comp="532" pin=61"/></net>

<net id="1321"><net_src comp="334" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="532" pin=60"/></net>

<net id="1327"><net_src comp="338" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="532" pin=58"/></net>

<net id="1333"><net_src comp="342" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="532" pin=57"/></net>

<net id="1339"><net_src comp="346" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1341"><net_src comp="1336" pin="1"/><net_sink comp="532" pin=56"/></net>

<net id="1345"><net_src comp="350" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1347"><net_src comp="1342" pin="1"/><net_sink comp="532" pin=55"/></net>

<net id="1351"><net_src comp="354" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="532" pin=54"/></net>

<net id="1357"><net_src comp="358" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="532" pin=53"/></net>

<net id="1363"><net_src comp="362" pin="1"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1365"><net_src comp="1360" pin="1"/><net_sink comp="532" pin=52"/></net>

<net id="1369"><net_src comp="366" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="532" pin=64"/></net>

<net id="1371"><net_src comp="1366" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1375"><net_src comp="370" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="532" pin=59"/></net>

<net id="1377"><net_src comp="1372" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1381"><net_src comp="374" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="532" pin=51"/></net>

<net id="1383"><net_src comp="1378" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1387"><net_src comp="390" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="532" pin=34"/></net>

<net id="1392"><net_src comp="396" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="532" pin=32"/></net>

<net id="1397"><net_src comp="402" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="532" pin=31"/></net>

<net id="1402"><net_src comp="408" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="532" pin=21"/></net>

<net id="1407"><net_src comp="414" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1410"><net_src comp="1404" pin="1"/><net_sink comp="532" pin=26"/></net>

<net id="1414"><net_src comp="428" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1419"><net_src comp="434" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="532" pin=20"/></net>

<net id="1424"><net_src comp="446" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1429"><net_src comp="452" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="532" pin=47"/></net>

<net id="1434"><net_src comp="458" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="532" pin=49"/></net>

<net id="1439"><net_src comp="464" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="532" pin=48"/></net>

<net id="1444"><net_src comp="470" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1446"><net_src comp="1441" pin="1"/><net_sink comp="532" pin=7"/></net>

<net id="1450"><net_src comp="483" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1456"><net_src comp="735" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="532" pin=19"/></net>

<net id="1461"><net_src comp="741" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1463"><net_src comp="1458" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1467"><net_src comp="765" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="532" pin=41"/></net>

<net id="1472"><net_src comp="771" pin="4"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1477"><net_src comp="781" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="532" pin=44"/></net>

<net id="1482"><net_src comp="787" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="532" pin=46"/></net>

<net id="1487"><net_src comp="930" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="532" pin=23"/></net>

<net id="1492"><net_src comp="935" pin="3"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="532" pin=17"/></net>

<net id="1497"><net_src comp="943" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="532" pin=13"/></net>

<net id="1502"><net_src comp="951" pin="3"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="532" pin=16"/></net>

<net id="1507"><net_src comp="959" pin="3"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="532" pin=12"/></net>

<net id="1512"><net_src comp="967" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="532" pin=15"/></net>

<net id="1517"><net_src comp="975" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="532" pin=11"/></net>

<net id="1522"><net_src comp="983" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="532" pin=10"/></net>

<net id="1527"><net_src comp="991" pin="3"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="532" pin=9"/></net>

<net id="1532"><net_src comp="1007" pin="4"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="532" pin=28"/></net>

<net id="1534"><net_src comp="1529" pin="1"/><net_sink comp="532" pin=29"/></net>

<net id="1538"><net_src comp="1032" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="532" pin=36"/></net>

<net id="1543"><net_src comp="1044" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="532" pin=35"/></net>

<net id="1548"><net_src comp="1050" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="532" pin=39"/></net>

<net id="1553"><net_src comp="1056" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1558"><net_src comp="1062" pin="1"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1560"><net_src comp="1555" pin="1"/><net_sink comp="532" pin=18"/></net>

<net id="1561"><net_src comp="1555" pin="1"/><net_sink comp="532" pin=24"/></net>

<net id="1565"><net_src comp="1066" pin="3"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="532" pin=14"/></net>

<net id="1570"><net_src comp="1078" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="532" pin=27"/></net>

<net id="1575"><net_src comp="1086" pin="3"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="532" pin=30"/></net>

<net id="1580"><net_src comp="1094" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="532" pin=45"/></net>

<net id="1585"><net_src comp="1099" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1587"><net_src comp="1582" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1588"><net_src comp="1582" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1589"><net_src comp="1582" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="1590"><net_src comp="1582" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1591"><net_src comp="1582" pin="1"/><net_sink comp="532" pin=25"/></net>

<net id="1598"><net_src comp="1113" pin="1"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="532" pin=6"/></net>

<net id="1603"><net_src comp="1116" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="532" pin=5"/></net>

<net id="1608"><net_src comp="1119" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="532" pin=4"/></net>

<net id="1613"><net_src comp="1126" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1618"><net_src comp="1131" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="532" pin=37"/></net>

<net id="1623"><net_src comp="1182" pin="2"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="532" pin=50"/></net>

<net id="1628"><net_src comp="1188" pin="2"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="532" pin=38"/></net>

<net id="1633"><net_src comp="1197" pin="4"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="532" pin=43"/></net>

<net id="1638"><net_src comp="1207" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="532" pin=42"/></net>

<net id="1643"><net_src comp="1215" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="532" pin=33"/></net>

<net id="1648"><net_src comp="1221" pin="2"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="532" pin=40"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ovrlayYUV | {4 5 }
	Port: height_val4_c | {1 }
	Port: width_val7_c | {1 }
	Port: colorFormat_val20_c | {1 }
	Port: rampStart | {3 }
	Port: s | {}
	Port: rampVal_1 | {3 }
	Port: rampVal | {4 5 }
	Port: hBarSel_4_0 | {4 5 }
	Port: zonePlateVAddr | {4 5 }
	Port: vBarSel | {4 5 }
	Port: hBarSel_0 | {4 5 }
	Port: hdata | {3 }
	Port: vBarSel_2 | {4 5 }
	Port: hBarSel_3_0 | {4 5 }
	Port: rampVal_2 | {3 }
	Port: vBarSel_1 | {4 5 }
	Port: hBarSel_5_0 | {4 5 }
	Port: redYuv | {}
	Port: grnYuv | {}
	Port: bluYuv | {}
	Port: blkYuv | {}
	Port: whiYuv | {}
	Port: tpgBarSelRgb_r | {}
	Port: tpgBarSelYuv_y | {}
	Port: tpgBarSelRgb_g | {}
	Port: tpgBarSelYuv_u | {}
	Port: tpgBarSelYuv_v | {}
	Port: xBar_0 | {4 5 }
	Port: tpgBarSelRgb_b | {}
	Port: tpgSinTableArray | {}
	Port: zonePlateVDelta | {4 5 }
	Port: tpgTartanBarArray | {}
	Port: xCount_0 | {4 5 }
	Port: yCount | {4 5 }
	Port: xCount_4_0 | {4 5 }
	Port: vHatch | {4 5 }
	Port: yCount_2 | {4 5 }
	Port: whiYuv_1 | {}
	Port: blkYuv_1 | {}
	Port: tpgSinTableArray_9bit_0 | {}
	Port: tpgSinTableArray_9bit_1 | {}
	Port: tpgSinTableArray_9bit_2 | {}
	Port: tpgCheckerBoardArray | {}
	Port: xCount_3_0 | {4 5 }
	Port: yCount_3 | {4 5 }
	Port: rSerie | {4 5 }
	Port: gSerie | {4 5 }
	Port: bSerie | {4 5 }
	Port: DPtpgBarSelRgb_VESA_r | {}
	Port: DPtpgBarSelRgb_VESA_g | {}
	Port: DPtpgBarSelRgb_VESA_b | {}
	Port: DPtpgBarArray | {}
	Port: xCount_5_0 | {4 5 }
	Port: yCount_1 | {4 5 }
	Port: DPtpgBarSelRgb_CEA_r | {}
	Port: DPtpgBarSelRgb_CEA_g | {}
	Port: DPtpgBarSelRgb_CEA_b | {}
	Port: DPtpgBarSelYuv_601_y | {}
	Port: DPtpgBarSelYuv_601_v | {}
	Port: DPtpgBarSelYuv_601_u | {}
	Port: DPtpgBarSelYuv_709_y | {}
	Port: DPtpgBarSelYuv_709_v | {}
	Port: DPtpgBarSelYuv_709_u | {}
 - Input state : 
	Port: tpgBackground : srcYUV | {4 5 }
	Port: tpgBackground : height_val | {1 }
	Port: tpgBackground : width_val | {1 }
	Port: tpgBackground : passthruStartX_val | {1 }
	Port: tpgBackground : passthruStartY_val | {1 }
	Port: tpgBackground : passthruEndX_val | {1 }
	Port: tpgBackground : passthruEndY_val | {1 }
	Port: tpgBackground : enableInput_val | {1 }
	Port: tpgBackground : patternId_val | {1 }
	Port: tpgBackground : ZplateHorContStart_val | {1 }
	Port: tpgBackground : ZplateHorContDelta_val | {1 }
	Port: tpgBackground : ZplateVerContStart_val | {1 }
	Port: tpgBackground : ZplateVerContDelta_val | {1 }
	Port: tpgBackground : dpDynamicRange_val | {1 }
	Port: tpgBackground : dpYUVCoef_val | {1 }
	Port: tpgBackground : motionSpeed_val | {1 }
	Port: tpgBackground : colorFormat_val | {1 }
	Port: tpgBackground : rampStart | {2 }
	Port: tpgBackground : s | {2 }
	Port: tpgBackground : rampVal_1 | {1 }
	Port: tpgBackground : rampVal | {1 }
	Port: tpgBackground : hBarSel_4_0 | {1 }
	Port: tpgBackground : zonePlateVAddr | {1 }
	Port: tpgBackground : vBarSel | {1 }
	Port: tpgBackground : hBarSel_0 | {1 }
	Port: tpgBackground : hdata | {1 }
	Port: tpgBackground : vBarSel_2 | {1 }
	Port: tpgBackground : hBarSel_3_0 | {1 }
	Port: tpgBackground : rampVal_2 | {1 }
	Port: tpgBackground : vBarSel_1 | {1 }
	Port: tpgBackground : hBarSel_5_0 | {1 }
	Port: tpgBackground : redYuv | {4 5 }
	Port: tpgBackground : grnYuv | {4 5 }
	Port: tpgBackground : bluYuv | {4 5 }
	Port: tpgBackground : blkYuv | {4 5 }
	Port: tpgBackground : whiYuv | {4 5 }
	Port: tpgBackground : tpgBarSelRgb_r | {4 5 }
	Port: tpgBackground : tpgBarSelYuv_y | {4 5 }
	Port: tpgBackground : tpgBarSelRgb_g | {4 5 }
	Port: tpgBackground : tpgBarSelYuv_u | {4 5 }
	Port: tpgBackground : tpgBarSelYuv_v | {4 5 }
	Port: tpgBackground : xBar_0 | {4 5 }
	Port: tpgBackground : tpgBarSelRgb_b | {4 5 }
	Port: tpgBackground : tpgSinTableArray | {4 5 }
	Port: tpgBackground : zonePlateVDelta | {4 5 }
	Port: tpgBackground : tpgTartanBarArray | {4 5 }
	Port: tpgBackground : xCount_0 | {4 5 }
	Port: tpgBackground : yCount | {4 5 }
	Port: tpgBackground : xCount_4_0 | {4 5 }
	Port: tpgBackground : vHatch | {4 5 }
	Port: tpgBackground : yCount_2 | {4 5 }
	Port: tpgBackground : whiYuv_1 | {4 5 }
	Port: tpgBackground : blkYuv_1 | {4 5 }
	Port: tpgBackground : tpgSinTableArray_9bit_0 | {4 5 }
	Port: tpgBackground : tpgSinTableArray_9bit_1 | {4 5 }
	Port: tpgBackground : tpgSinTableArray_9bit_2 | {4 5 }
	Port: tpgBackground : tpgCheckerBoardArray | {4 5 }
	Port: tpgBackground : xCount_3_0 | {4 5 }
	Port: tpgBackground : yCount_3 | {4 5 }
	Port: tpgBackground : rSerie | {4 5 }
	Port: tpgBackground : gSerie | {4 5 }
	Port: tpgBackground : bSerie | {4 5 }
	Port: tpgBackground : DPtpgBarSelRgb_VESA_r | {4 5 }
	Port: tpgBackground : DPtpgBarSelRgb_VESA_g | {4 5 }
	Port: tpgBackground : DPtpgBarSelRgb_VESA_b | {4 5 }
	Port: tpgBackground : DPtpgBarArray | {4 5 }
	Port: tpgBackground : xCount_5_0 | {4 5 }
	Port: tpgBackground : yCount_1 | {4 5 }
	Port: tpgBackground : DPtpgBarSelRgb_CEA_r | {4 5 }
	Port: tpgBackground : DPtpgBarSelRgb_CEA_g | {4 5 }
	Port: tpgBackground : DPtpgBarSelRgb_CEA_b | {4 5 }
	Port: tpgBackground : DPtpgBarSelYuv_601_y | {4 5 }
	Port: tpgBackground : DPtpgBarSelYuv_601_v | {4 5 }
	Port: tpgBackground : DPtpgBarSelYuv_601_u | {4 5 }
	Port: tpgBackground : DPtpgBarSelYuv_709_y | {4 5 }
	Port: tpgBackground : DPtpgBarSelYuv_709_v | {4 5 }
	Port: tpgBackground : DPtpgBarSelYuv_709_u | {4 5 }
  - Chain level:
	State 1
		write_ln0 : 1
		write_ln0 : 1
		add5_i : 1
		icmp : 1
		tmp_1 : 2
		zext_ln1257 : 1
		zext_ln1412 : 1
		zext_ln1545 : 1
		zext_ln1687 : 1
		zext_ln1775 : 1
		zext_ln563 : 1
		store_ln1084 : 1
		store_ln1257 : 2
		store_ln1257 : 1
		store_ln1341 : 1
		store_ln1412 : 2
		store_ln1545 : 2
		store_ln1545 : 1
		store_ln1575 : 1
		store_ln1687 : 2
		store_ln1687 : 1
		store_ln1775 : 2
		store_ln563 : 2
		store_ln549 : 1
	State 2
		conv2_i_i10_i267 : 1
		conv2_i_i_i_cast_cast : 1
		conv2_i_i10_i270 : 1
		conv2_i_i_i271_cast_cast : 1
		conv2_i_i10_i285_cast_cast_cast_cast : 1
		conv2_i_i_i286 : 1
		conv2_i_i_i299 : 1
		conv2_i_i_i313 : 1
		barWidth : 1
		p_cast : 1
		barWidthMinSamples : 2
		sub_i_i_i : 1
		sub35_i : 1
		sub10_i : 1
		outpix_10 : 1
		empty_104 : 1
		empty_105 : 1
		shl_i : 2
	State 3
		icmp_ln563 : 1
		add_ln563 : 1
		br_ln563 : 2
		zext_ln563_1 : 1
		ult : 1
		cmp11_i : 2
		store_ln549 : 2
		add_ln750 : 1
		store_ln750 : 2
		br_ln0 : 1
		store_ln1675 : 1
		br_ln0 : 1
		store_ln1533 : 1
		br_ln0 : 1
		store_ln1073 : 1
	State 4
		add_i410 : 1
		call_ln750 : 2
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532 |    13   |  24.332 |   2627  |   3124  |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                     cmp8_fu_735                    |    0    |    0    |    0    |    15   |
|          |                     icmp_fu_765                    |    0    |    0    |    0    |    14   |
|          |                   cmp54_i_fu_781                   |    0    |    0    |    0    |    15   |
|          |                   cmp121_i_fu_787                  |    0    |    0    |    0    |    15   |
|          |                    cmp2_i_fu_930                   |    0    |    0    |    0    |    15   |
|   icmp   |                  cmp136_i_fu_1094                  |    0    |    0    |    0    |    15   |
|          |                 icmp_ln563_fu_1102                 |    0    |    0    |    0    |    23   |
|          |                     ult_fu_1126                    |    0    |    0    |    0    |    23   |
|          |                   cmp11_i_fu_1131                  |    0    |    0    |    0    |    24   |
|          |                  cmp_i371_fu_1188                  |    0    |    0    |    0    |    23   |
|          |                   cmp12_i_fu_1215                  |    0    |    0    |    0    |    23   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                    add5_i_fu_749                   |    0    |    0    |    0    |    21   |
|          |                    add_i_fu_1002                   |    0    |    0    |    0    |    21   |
|          |                   add2_i_fu_1017                   |    0    |    0    |    0    |    21   |
|          |             barWidthMinSamples_fu_1032             |    0    |    0    |    0    |    17   |
|    add   |                  sub_i_i_i_fu_1044                 |    0    |    0    |    0    |    17   |
|          |                   sub35_i_fu_1050                  |    0    |    0    |    0    |    23   |
|          |                   sub10_i_fu_1056                  |    0    |    0    |    0    |    23   |
|          |                  add_ln563_fu_1107                 |    0    |    0    |    0    |    23   |
|          |                  add_ln750_fu_1144                 |    0    |    0    |    0    |    17   |
|          |                  add_i410_fu_1221                  |    0    |    0    |    0    |    17   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |               conv2_i_i10_i267_fu_935              |    0    |    0    |    0    |    10   |
|          |            conv2_i_i_i_cast_cast_fu_943            |    0    |    0    |    0    |    3    |
|          |               conv2_i_i10_i270_fu_951              |    0    |    0    |    0    |    10   |
|          |           conv2_i_i_i271_cast_cast_fu_959          |    0    |    0    |    0    |    7    |
|  select  |     conv2_i_i10_i285_cast_cast_cast_cast_fu_967    |    0    |    0    |    0    |    5    |
|          |                conv2_i_i_i286_fu_975               |    0    |    0    |    0    |    10   |
|          |                conv2_i_i_i299_fu_983               |    0    |    0    |    0    |    10   |
|          |                conv2_i_i_i313_fu_991               |    0    |    0    |    0    |    10   |
|          |                  outpix_10_fu_1066                 |    0    |    0    |    0    |    10   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|    xor   |                     rev_fu_1182                    |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |           dpYUVCoef_val_read_read_fu_378           |    0    |    0    |    0    |    0    |
|          |         dpDynamicRange_val_read_read_fu_384        |    0    |    0    |    0    |    0    |
|          |       ZplateVerContDelta_val_read_read_fu_390      |    0    |    0    |    0    |    0    |
|          |       ZplateVerContStart_val_read_read_fu_396      |    0    |    0    |    0    |    0    |
|          |       ZplateHorContDelta_val_read_read_fu_402      |    0    |    0    |    0    |    0    |
|          |       ZplateHorContStart_val_read_read_fu_408      |    0    |    0    |    0    |    0    |
|          |            colorFormatLocal_read_fu_414            |    0    |    0    |    0    |    0    |
|   read   |          motionSpeed_val_read_read_fu_428          |    0    |    0    |    0    |    0    |
|          |           patternId_val_read_read_fu_434           |    0    |    0    |    0    |    0    |
|          |          enableInput_val_read_read_fu_440          |    0    |    0    |    0    |    0    |
|          |          passthruEndY_val_read_read_fu_446         |    0    |    0    |    0    |    0    |
|          |          passthruEndX_val_read_read_fu_452         |    0    |    0    |    0    |    0    |
|          |         passthruStartY_val_read_read_fu_458        |    0    |    0    |    0    |    0    |
|          |         passthruStartX_val_read_read_fu_464        |    0    |    0    |    0    |    0    |
|          |                loopWidth_read_fu_470               |    0    |    0    |    0    |    0    |
|          |               loopHeight_read_fu_483               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |               write_ln0_write_fu_420               |    0    |    0    |    0    |    0    |
|   write  |               write_ln0_write_fu_476               |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_489               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                    empty_fu_725                    |    0    |    0    |    0    |    0    |
|          |                  empty_101_fu_730                  |    0    |    0    |    0    |    0    |
|          |                  empty_102_fu_741                  |    0    |    0    |    0    |    0    |
|   trunc  |                  empty_103_fu_745                  |    0    |    0    |    0    |    0    |
|          |                  empty_104_fu_1078                 |    0    |    0    |    0    |    0    |
|          |                  empty_105_fu_1082                 |    0    |    0    |    0    |    0    |
|          |                  empty_106_fu_1194                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                     tmp_fu_755                     |    0    |    0    |    0    |    0    |
|          |                    tmp_1_fu_771                    |    0    |    0    |    0    |    0    |
|partselect|                  barWidth_fu_1007                  |    0    |    0    |    0    |    0    |
|          |                   p_cast_fu_1022                   |    0    |    0    |    0    |    0    |
|          |                  colorSel_fu_1197                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                 zext_ln1257_fu_801                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1412_fu_817                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1545_fu_825                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1687_fu_841                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1775_fu_853                 |    0    |    0    |    0    |    0    |
|   zext   |                  zext_ln563_fu_861                 |    0    |    0    |    0    |    0    |
|          |               width_val_cast14_fu_999              |    0    |    0    |    0    |    0    |
|          |              height_val_cast15_fu_1038             |    0    |    0    |    0    |    0    |
|          |               barHeight_cast_fu_1041               |    0    |    0    |    0    |    0    |
|          |                zext_ln563_1_fu_1122                |    0    |    0    |    0    |    0    |
|          |                 zext_ln750_fu_1141                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                    shl_i_fu_1086                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
| bitselect|                   tmp_32_fu_1207                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    13   |  24.332 |   2627  |   3606  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|     ZplateHorContDelta_val_read_reg_1394    |   16   |
|     ZplateHorContStart_val_read_reg_1399    |   16   |
|     ZplateVerContDelta_val_read_reg_1384    |   16   |
|     ZplateVerContStart_val_read_reg_1389    |   16   |
|              add_i410_reg_1645              |   10   |
|         barWidthMinSamples_reg_1535         |   10   |
|              barWidth_reg_1529              |   11   |
|               cmp11_i_reg_1615              |    1   |
|              cmp121_i_reg_1479              |    1   |
|               cmp12_i_reg_1640              |    1   |
|              cmp136_i_reg_1577              |    1   |
|               cmp2_i_reg_1484               |    1   |
|               cmp54_i_reg_1474              |    1   |
|                cmp8_reg_1453                |    1   |
|              cmp_i371_reg_1625              |    1   |
|          colorFormatLocal_reg_1404          |    8   |
|              colorSel_reg_1630              |    2   |
|          conv2_i_i10_i267_reg_1489          |   10   |
|          conv2_i_i10_i270_reg_1499          |   10   |
|conv2_i_i10_i285_cast_cast_cast_cast_reg_1509|    5   |
|      conv2_i_i_i271_cast_cast_reg_1504      |    7   |
|           conv2_i_i_i286_reg_1514           |   10   |
|           conv2_i_i_i299_reg_1519           |   10   |
|           conv2_i_i_i313_reg_1524           |   10   |
|        conv2_i_i_i_cast_cast_reg_1494       |    3   |
|              empty_102_reg_1458             |   14   |
|              empty_104_reg_1567             |    8   |
|           hBarSel_0_loc_0_reg_1324          |    8   |
|          hBarSel_3_0_loc_0_reg_1300         |    8   |
|          hBarSel_4_0_loc_0_reg_1342         |    8   |
|          hBarSel_5_0_loc_0_reg_1276         |    8   |
|             hdata_flag_0_reg_508            |    1   |
|          hdata_flag_1_loc_reg_1372          |    1   |
|             hdata_loc_0_reg_1312            |   16   |
|             hdata_new_0_reg_1318            |   16   |
|                icmp_reg_1464                |    1   |
|             loopHeight_reg_1447             |   16   |
|              loopWidth_reg_1441             |   16   |
|        motionSpeed_val_read_reg_1411        |    8   |
|              outpix_10_reg_1562             |   10   |
|            outpix_1_load_reg_1600           |   10   |
|              outpix_1_reg_1264              |   10   |
|            outpix_2_load_reg_1605           |   10   |
|              outpix_2_reg_1270              |   10   |
|             outpix_load_reg_1595            |   10   |
|               outpix_reg_1258               |   10   |
|        p_0_0_010244_lcssa251_reg_1236       |   10   |
|         p_0_0_0248_lcssa257_reg_1246        |   10   |
|        p_0_0_09246_lcssa254_reg_1241        |   10   |
|        passthruEndX_val_read_reg_1426       |   16   |
|        passthruEndY_val_read_reg_1421       |   16   |
|       passthruStartX_val_read_reg_1436      |   16   |
|       passthruStartY_val_read_reg_1431      |   16   |
|         patternId_val_read_reg_1416         |    8   |
|           rampStart_load_reg_1555           |   10   |
|           rampVal_2_flag_0_reg_520          |    1   |
|        rampVal_2_flag_1_loc_reg_1366        |    1   |
|           rampVal_2_loc_0_reg_1288          |   16   |
|           rampVal_2_new_0_reg_1294          |   16   |
|           rampVal_3_flag_0_reg_496          |    1   |
|        rampVal_3_flag_1_loc_reg_1378        |    1   |
|           rampVal_3_loc_0_reg_1354          |   16   |
|           rampVal_3_new_0_reg_1360          |   16   |
|            rampVal_loc_0_reg_1348           |   16   |
|                 rev_reg_1620                |    1   |
|                shl_i_reg_1572               |   16   |
|               sub10_i_reg_1550              |   17   |
|               sub35_i_reg_1545              |   17   |
|              sub_i_i_i_reg_1540             |   11   |
|                tmp_1_reg_1469               |   10   |
|               tmp_32_reg_1635               |    1   |
|                 ult_reg_1610                |    1   |
|           vBarSel_2_loc_0_reg_1306          |    8   |
|           vBarSel_3_loc_0_reg_1282          |    8   |
|            vBarSel_loc_0_reg_1330           |    8   |
|                 y_1_reg_1582                |   16   |
|                  y_reg_1251                 |   16   |
|        zonePlateVAddr_loc_0_reg_1336        |   16   |
+---------------------------------------------+--------+
|                    Total                    |   719  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|              rampVal_3_flag_0_reg_496              |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|                hdata_flag_0_reg_508                |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|              rampVal_2_flag_0_reg_520              |  p0  |   2  |   1  |    2   ||    0    ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532 |  p33 |   2  |   1  |    2   ||    0    ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532 |  p38 |   2  |   1  |    2   ||    0    ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532 |  p40 |   2  |  10  |   20   ||    0    ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532 |  p42 |   2  |   1  |    2   ||    0    ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532 |  p43 |   2  |   2  |    4   ||    0    ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532 |  p50 |   2  |   1  |    2   ||    0    ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Total                       |      |      |      |   38   ||  3.843  ||    0    ||    81   |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |   24   |  2627  |  3606  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   81   |
|  Register |    -   |    -   |   719  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |   28   |  3346  |  3687  |
+-----------+--------+--------+--------+--------+
