// Seed: 867004630
module module_0 (
    output wor id_0,
    input uwire id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input uwire id_6,
    output tri0 id_7
    , id_18,
    input tri id_8,
    input wor id_9,
    input tri1 id_10,
    output uwire id_11,
    output tri id_12,
    output tri id_13,
    input wor id_14,
    output tri0 id_15,
    output tri id_16
);
  assign {id_1 - 1, id_6 == id_2, ~id_2, 1, id_18, 1, id_9, 1'b0} = id_9;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output tri id_2,
    input tri id_3,
    input wand id_4,
    input wand id_5,
    output supply1 id_6,
    output tri id_7,
    output wor id_8,
    input uwire id_9,
    input uwire id_10,
    input wand id_11,
    input tri0 id_12,
    input wor id_13,
    input supply1 id_14,
    input tri0 id_15,
    input wand id_16,
    output supply0 id_17,
    input wand id_18,
    output wand id_19,
    input wand id_20,
    input wire id_21,
    input wire id_22,
    input tri id_23,
    input tri id_24,
    output logic id_25,
    input tri0 id_26,
    output tri1 id_27,
    input tri1 id_28,
    input tri0 id_29,
    output wand id_30
);
  wire id_32;
  wire id_33;
  module_0(
      id_6,
      id_22,
      id_21,
      id_27,
      id_9,
      id_17,
      id_24,
      id_7,
      id_26,
      id_11,
      id_16,
      id_6,
      id_27,
      id_0,
      id_28,
      id_27,
      id_6
  );
  wire id_34;
  always id_25 <= #1 1;
  wire id_35;
  assign id_8  = id_13;
  assign id_30 = id_24;
  wire id_36;
  wire id_37;
  always
  fork
    id_6 = id_5;
    {1'b0} += 1;
    $display(1, 1'b0);
  join : id_32
endmodule
