{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II " "Info: Running Quartus II Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 22 11:46:29 2010 " "Info: Processing started: Tue Jun 22 11:46:29 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off conv_2D_SRAM_VGA_RS232 -c conv_2D_SRAM_VGA_RS232 --merge=on " "Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off conv_2D_SRAM_VGA_RS232 -c conv_2D_SRAM_VGA_RS232 --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Warning: Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Info: Forcing the Quartus II software to use the previously generated Fitter netlist is allowed by setting the Netlist Type to Post-Fit (Strict)" {  } {  } 0 0 "Forcing the Quartus II software to use the previously generated Fitter netlist is allowed by setting the Netlist Type to Post-Fit (Strict)" 0 0 "" 0 -1}  } {  } 0 0 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "" 0 -1}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Info: Using synthesis netlist for partition \"Top\"" {  } {  } 0 0 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Info: Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 0 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Info: Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 0 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 639 663 0 0 24 " "Critical Warning: Partially connected in-system debug instance \"auto_signaltap_0\" to 639 of its 663 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 24 missing sources or connections." {  } {  } 1 0 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "" 0 -1}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Info: Resolved and merged 3 partition(s)" {  } {  } 0 0 "Resolved and merged %1!d! partition(s)" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "46 " "Warning: Design contains 46 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "Warning (15610): No output dependent on input pin \"CLOCK_27\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "Warning (15610): No output dependent on input pin \"IRDA_RXD\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "Warning (15610): No output dependent on input pin \"OTG_INT0\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "Warning (15610): No output dependent on input pin \"OTG_INT1\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 200 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "Warning (15610): No output dependent on input pin \"OTG_DREQ0\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 201 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "Warning (15610): No output dependent on input pin \"OTG_DREQ1\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "Warning (15610): No output dependent on input pin \"TDI\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 224 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "Warning (15610): No output dependent on input pin \"TCK\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 225 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "Warning (15610): No output dependent on input pin \"TCS\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 226 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "Warning (15610): No output dependent on input pin \"PS2_DAT\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 221 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "Warning (15610): No output dependent on input pin \"PS2_CLK\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 222 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "Warning (15610): No output dependent on input pin \"ENET_INT\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 248 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "Warning (15610): No output dependent on input pin \"TD_HS\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "Warning (15610): No output dependent on input pin \"TD_VS\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 256 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7079 " "Info: Implemented 7079 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Info: Implemented 51 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "237 " "Info: Implemented 237 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "159 " "Info: Implemented 159 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "6263 " "Info: Implemented 6263 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "363 " "Info: Implemented 363 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 49 s Quartus II " "Info: Quartus II Partition Merge was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 22 11:46:45 2010 " "Info: Processing ended: Tue Jun 22 11:46:45 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
