{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SwitchDevices.v " "Source file: C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SwitchDevices.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1416171151464 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1416171151464 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SwitchDevices.v " "Source file: C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SwitchDevices.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1416171151626 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1416171151626 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SwitchDevices.v " "Source file: C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SwitchDevices.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1416171151788 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1416171151788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416171155560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416171155561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 16 15:52:35 2014 " "Processing started: Sun Nov 16 15:52:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416171155561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416171155561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416171155562 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416171157632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Project4.v(145) " "Verilog HDL warning at Project4.v(145): extended using \"x\" or \"z\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1416171157880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key Project4.v(165) " "Verilog HDL Declaration information at Project4.v(165): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416171157881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledR Project4.v(166) " "Verilog HDL Declaration information at Project4.v(166): object \"LEDR\" differs only in case from object \"ledR\" in the same scope" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 166 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416171157881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledG Project4.v(167) " "Verilog HDL Declaration information at Project4.v(167): object \"LEDG\" differs only in case from object \"ledG\" in the same scope" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416171157881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project4.v 4 4 " "Found 4 design units, including 4 entities, in source file project4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171157887 ""} { "Info" "ISGN_ENTITY_NAME" "2 Project4 " "Found entity 2: Project4" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171157887 ""} { "Info" "ISGN_ENTITY_NAME" "3 IO_controller " "Found entity 3: IO_controller" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171157887 ""} { "Info" "ISGN_ENTITY_NAME" "4 dec2_7seg " "Found entity 4: dec2_7seg" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171157887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171157887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negregister.v 1 1 " "Found 1 design units, including 1 entities, in source file negregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 negRegister " "Found entity 1: negRegister" {  } { { "negRegister.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/negRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171157900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171157900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.v 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcLogic " "Found entity 1: PcLogic" {  } { { "PcLogic.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/PcLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171157913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171157913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171157925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171157925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171157937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171157937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171157950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171157950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171157964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171157964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171157977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171157977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171157990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171157990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171158004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171158004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171158017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171158017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171158029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171158029 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(19) " "Verilog HDL warning at DataMemory.v(19): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/DataMemory.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1416171158039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171158041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171158041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchaddrcalculator.v 1 1 " "Found 1 design units, including 1 entities, in source file branchaddrcalculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchAddrCalculator " "Found entity 1: BranchAddrCalculator" {  } { { "BranchAddrCalculator.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/BranchAddrCalculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171158052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171158052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171158067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171158067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171158080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171158080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeLineReg " "Found entity 1: PipeLineReg" {  } { { "PipeLineReg.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/PipeLineReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171158092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171158092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bubbler.v 1 1 " "Found 1 design units, including 1 entities, in source file bubbler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bubbler " "Found entity 1: Bubbler" {  } { { "Bubbler.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Bubbler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171158104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171158104 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyDevices.v(38) " "Verilog HDL warning at KeyDevices.v(38): extended using \"x\" or \"z\"" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1416171158115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydevices.v 1 1 " "Found 1 design units, including 1 entities, in source file keydevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyDevices " "Found entity 1: KeyDevices" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171158117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171158117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(30) " "Verilog HDL warning at LEDandHEXDevices.v(30): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1416171158128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(65) " "Verilog HDL warning at LEDandHEXDevices.v(65): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1416171158129 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LEDandHEXDevices.v(94) " "Verilog HDL information at LEDandHEXDevices.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1416171158129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(105) " "Verilog HDL warning at LEDandHEXDevices.v(105): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1416171158129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledandhexdevices.v 3 3 " "Found 3 design units, including 3 entities, in source file ledandhexdevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ledr " "Found entity 1: Ledr" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171158131 ""} { "Info" "ISGN_ENTITY_NAME" "2 Ledg " "Found entity 2: Ledg" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171158131 ""} { "Info" "ISGN_ENTITY_NAME" "3 Hex " "Found entity 3: Hex" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171158131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171158131 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SwitchDevices.v(59) " "Verilog HDL warning at SwitchDevices.v(59): extended using \"x\" or \"z\"" {  } { { "SwitchDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SwitchDevices.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1416171158142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchdevices.v 1 1 " "Found 1 design units, including 1 entities, in source file switchdevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchDevices " "Found entity 1: SwitchDevices" {  } { { "SwitchDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SwitchDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171158143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171158143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key MemoryBus.v(11) " "Verilog HDL Declaration information at MemoryBus.v(11): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "MemoryBus.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/MemoryBus.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416171158154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledR MemoryBus.v(12) " "Verilog HDL Declaration information at MemoryBus.v(12): object \"LEDR\" differs only in case from object \"ledR\" in the same scope" {  } { { "MemoryBus.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/MemoryBus.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416171158155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledG MemoryBus.v(13) " "Verilog HDL Declaration information at MemoryBus.v(13): object \"LEDG\" differs only in case from object \"ledG\" in the same scope" {  } { { "MemoryBus.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/MemoryBus.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1416171158155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorybus.v 1 1 " "Found 1 design units, including 1 entities, in source file memorybus.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryBus " "Found entity 1: MemoryBus" {  } { { "MemoryBus.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/MemoryBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416171158156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416171158156 ""}
{ "Error" "EVRFX_VERI_INVALID_EXPRESSION" "swdata SwitchDevices.v(57) " "Verilog HDL error at SwitchDevices.v(57): illegal name \"swdata\" used in expression" {  } { { "SwitchDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SwitchDevices.v" 57 0 0 } }  } 0 10163 "Verilog HDL error at %2!s!: illegal name \"%1!s!\" used in expression" 0 0 "Quartus II" 0 -1 1416171158165 ""}
{ "Error" "EVRFX_VERI_INVALID_EXPRESSION" "swctrl SwitchDevices.v(58) " "Verilog HDL error at SwitchDevices.v(58): illegal name \"swctrl\" used in expression" {  } { { "SwitchDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SwitchDevices.v" 58 0 0 } }  } 0 10163 "Verilog HDL error at %2!s!: illegal name \"%1!s!\" used in expression" 0 0 "Quartus II" 0 -1 1416171158165 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Debug.map.smsg " "Generated suppressed messages file C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Debug.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1416171158288 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416171158704 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 16 15:52:38 2014 " "Processing ended: Sun Nov 16 15:52:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416171158704 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416171158704 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416171158704 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416171158704 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416171159423 ""}
