/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [19:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  reg [4:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~((celloutsig_1_13z | celloutsig_1_11z[0]) & celloutsig_1_9z);
  assign celloutsig_0_7z = ~((celloutsig_0_3z[2] | in_data[85]) & celloutsig_0_6z[1]);
  assign celloutsig_0_20z = ~((celloutsig_0_5z | celloutsig_0_2z) & celloutsig_0_19z);
  assign celloutsig_1_5z = ~((in_data[166] | 1'h0) & celloutsig_1_3z);
  assign celloutsig_1_18z = celloutsig_1_14z | ~(in_data[98]);
  assign celloutsig_0_19z = celloutsig_0_2z | ~(celloutsig_0_9z[4]);
  assign celloutsig_0_9z = celloutsig_0_6z + { celloutsig_0_3z[3:0], celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_7z } + { celloutsig_0_6z[2:1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_15z = celloutsig_0_4z[3:0] / { 1'h1, celloutsig_0_10z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_2z[5:1], 1'h0, celloutsig_1_0z, celloutsig_1_3z } / { 1'h1, celloutsig_1_1z[2:1], celloutsig_1_2z[5:1], 1'h0 };
  assign celloutsig_0_5z = { celloutsig_0_3z[3:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z } === { celloutsig_0_4z[11:2], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_14z = { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_5z } >= { in_data[113:103], celloutsig_1_6z };
  assign celloutsig_0_13z = in_data[16:12] >= { celloutsig_0_6z[4:1], celloutsig_0_5z };
  assign celloutsig_1_3z = { in_data[178:172], celloutsig_1_0z } >= in_data[155:148];
  assign celloutsig_0_0z = in_data[18:3] || in_data[36:21];
  assign celloutsig_1_10z = celloutsig_1_1z || { celloutsig_1_1z[3:1], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[79:75] || { in_data[79:76], celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_4z[6:3] || celloutsig_1_2z[5:2];
  assign celloutsig_0_4z = { celloutsig_0_3z[3:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } % { 1'h1, in_data[15:10], celloutsig_0_1z, celloutsig_0_3z[4:1], in_data[0] };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z } !== celloutsig_0_4z[8:6];
  assign celloutsig_0_16z = celloutsig_0_14z[9:4] !== { celloutsig_0_14z[11], celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_17z = { celloutsig_0_6z[3], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z } !== { in_data[85:80], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_6z[4], celloutsig_0_15z } !== celloutsig_0_14z[6:2];
  assign celloutsig_0_2z = { in_data[8:5], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } !== { in_data[24:18], celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_6z[4:2], celloutsig_0_0z, celloutsig_0_7z } !== { celloutsig_0_18z[13:11], celloutsig_0_1z, celloutsig_0_20z };
  assign celloutsig_1_0z = in_data[137:135] !== in_data[145:143];
  assign celloutsig_1_13z = | in_data[112:109];
  assign celloutsig_1_7z = | { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, in_data[149:140] };
  assign celloutsig_1_8z = | { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z[5:1], celloutsig_1_0z };
  assign celloutsig_1_9z = | in_data[185:183];
  assign celloutsig_1_11z = { in_data[191:190], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_1z } ^ { in_data[145:137], celloutsig_1_3z };
  assign celloutsig_0_6z = { celloutsig_0_3z[3:0], celloutsig_0_5z } ^ { in_data[8:5], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_9z[3:2], celloutsig_0_7z } ^ celloutsig_0_6z[2:0];
  assign celloutsig_0_14z = { celloutsig_0_4z[11:2], celloutsig_0_9z } ^ { celloutsig_0_4z[10:1], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_11z } ^ { celloutsig_0_9z[3:0], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[147:143] ^ in_data[167:163];
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_3z = { in_data[52:49], celloutsig_0_2z };
  assign celloutsig_1_2z[5:1] = celloutsig_1_1z ^ in_data[141:137];
  assign celloutsig_1_2z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
