<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="239" />
   <irq preferredWidth="63" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1366" height="772" x="0" y="-4" />
 <generation synthesis="VERILOG" path="_PROJECT_NAME_" />
</preferences>
