# //  Questa Altera Starter FPGA Edition-64
# //  Version 2025.2 linux_x86_64 May 31 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do Maquina_Bebida_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Altera Starter FPGA Edition-64 vmap 2025.2 Lib Mapping Utility 2025.05 May 31 2025
# vmap work rtl_work 
# ** Note: (vmap-220) '/media/analu/LINUX/temp_install/questa_fse/linux_x86_64/../modelsim.ini' is used as the ini file.
# Copying /media/analu/LINUX/temp_install/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/analu/Downloads/Proj-Maq_Bebidas/register_n-bits.vhd}
# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025
# Start time: 01:31:06 on Nov 26,2025
# vcom -reportprogress 300 -93 -work work /home/analu/Downloads/Proj-Maq_Bebidas/register_n-bits.vhd 
# ** Note: (vcom-220) 'modelsim.ini' is used as the ini file.
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registrador
# -- Compiling architecture rtl of registrador
# End time: 01:31:06 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/analu/Downloads/Proj-Maq_Bebidas/subtractor_8-bits.vhd}
# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025
# Start time: 01:31:06 on Nov 26,2025
# vcom -reportprogress 300 -93 -work work /home/analu/Downloads/Proj-Maq_Bebidas/subtractor_8-bits.vhd 
# ** Note: (vcom-220) 'modelsim.ini' is used as the ini file.
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity subtractor_8bits
# -- Compiling architecture structural of subtractor_8bits
# End time: 01:31:06 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/analu/Downloads/Proj-Maq_Bebidas/mux_4-to-1.vhd}
# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025
# Start time: 01:31:06 on Nov 26,2025
# vcom -reportprogress 300 -93 -work work /home/analu/Downloads/Proj-Maq_Bebidas/mux_4-to-1.vhd 
# ** Note: (vcom-220) 'modelsim.ini' is used as the ini file.
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_4to1
# -- Compiling architecture behavioral of mux_4to1
# End time: 01:31:06 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/analu/Downloads/Proj-Maq_Bebidas/mux_2-to-1.vhd}
# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025
# Start time: 01:31:06 on Nov 26,2025
# vcom -reportprogress 300 -93 -work work /home/analu/Downloads/Proj-Maq_Bebidas/mux_2-to-1.vhd 
# ** Note: (vcom-220) 'modelsim.ini' is used as the ini file.
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1_8bits
# -- Compiling architecture dataflow of mux_2to1_8bits
# End time: 01:31:06 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/analu/Downloads/Proj-Maq_Bebidas/design.vhd}
# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025
# Start time: 01:31:06 on Nov 26,2025
# vcom -reportprogress 300 -93 -work work /home/analu/Downloads/Proj-Maq_Bebidas/design.vhd 
# ** Note: (vcom-220) 'modelsim.ini' is used as the ini file.
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity maquina_de_venda_de_bebidas_top_level
# -- Compiling architecture structural of maquina_de_venda_de_bebidas_top_level
# End time: 01:31:06 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/analu/Downloads/Proj-Maq_Bebidas/design-fpga.vhd}
# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025
# Start time: 01:31:06 on Nov 26,2025
# vcom -reportprogress 300 -93 -work work /home/analu/Downloads/Proj-Maq_Bebidas/design-fpga.vhd 
# ** Note: (vcom-220) 'modelsim.ini' is used as the ini file.
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DE10_TOP_LEVEL
# -- Compiling architecture structural of DE10_TOP_LEVEL
# End time: 01:31:06 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/analu/Downloads/Proj-Maq_Bebidas/Datapath.vhd}
# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025
# Start time: 01:31:06 on Nov 26,2025
# vcom -reportprogress 300 -93 -work work /home/analu/Downloads/Proj-Maq_Bebidas/Datapath.vhd 
# ** Note: (vcom-220) 'modelsim.ini' is used as the ini file.
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity datapath
# -- Compiling architecture structural of datapath
# End time: 01:31:07 on Nov 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/analu/Downloads/Proj-Maq_Bebidas/Controller.vhd}
# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025
# Start time: 01:31:07 on Nov 26,2025
# vcom -reportprogress 300 -93 -work work /home/analu/Downloads/Proj-Maq_Bebidas/Controller.vhd 
# ** Note: (vcom-220) 'modelsim.ini' is used as the ini file.
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# End time: 01:31:07 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/analu/Downloads/Proj-Maq_Bebidas/comparator_8-bits.vhd}
# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025
# Start time: 01:31:07 on Nov 26,2025
# vcom -reportprogress 300 -93 -work work /home/analu/Downloads/Proj-Maq_Bebidas/comparator_8-bits.vhd 
# ** Note: (vcom-220) 'modelsim.ini' is used as the ini file.
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator_1bit
# -- Compiling architecture dataflow of comparator_1bit
# -- Compiling entity comparator_8bits
# -- Compiling architecture structural of comparator_8bits
# End time: 01:31:07 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/analu/Downloads/Proj-Maq_Bebidas/basic_components.vhd}
# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025
# Start time: 01:31:07 on Nov 26,2025
# vcom -reportprogress 300 -93 -work work /home/analu/Downloads/Proj-Maq_Bebidas/basic_components.vhd 
# ** Note: (vcom-220) 'modelsim.ini' is used as the ini file.
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture dataflow of half_adder
# -- Compiling entity or_gate
# -- Compiling architecture dataflow of or_gate
# -- Compiling entity full_adder_1bit
# -- Compiling architecture structural of full_adder_1bit
# End time: 01:31:07 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/analu/Downloads/Proj-Maq_Bebidas/adder_8-bits.vhd}
# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025
# Start time: 01:31:07 on Nov 26,2025
# vcom -reportprogress 300 -93 -work work /home/analu/Downloads/Proj-Maq_Bebidas/adder_8-bits.vhd 
# ** Note: (vcom-220) 'modelsim.ini' is used as the ini file.
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity full_adder_8bits
# -- Compiling architecture structural of full_adder_8bits
# End time: 01:31:07 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/analu/Downloads/Proj-Maq_Bebidas/clock.vhd}
# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025
# Start time: 01:31:07 on Nov 26,2025
# vcom -reportprogress 300 -93 -work work /home/analu/Downloads/Proj-Maq_Bebidas/clock.vhd 
# ** Note: (vcom-220) 'modelsim.ini' is used as the ini file.
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DivisorClock
# -- Compiling architecture rtl of DivisorClock
# End time: 01:31:07 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/analu/Downloads/Proj-Maq_Bebidas/testbench_somadora_e_registrador.vhd}
# Questa Altera Starter FPGA Edition-64 vcom 2025.2 Compiler 2025.05 May 31 2025
# Start time: 01:31:07 on Nov 26,2025
# vcom -reportprogress 300 -93 -work work /home/analu/Downloads/Proj-Maq_Bebidas/testbench_somadora_e_registrador.vhd 
# ** Note: (vcom-220) 'modelsim.ini' is used as the ini file.
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_somador_acumulador
# -- Compiling architecture sim of tb_somador_acumulador
# End time: 01:31:07 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_somador_acumulador
# ** Note: (vsim-220) 'modelsim.ini' is used as the ini file.
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_somador_acumulador 
# Start time: 01:31:07 on Nov 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-220) 'modelsim.ini' is used as the ini file.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_somador_acumulador(sim)#1
# Loading work.full_adder_8bits(structural)#1
# Loading work.full_adder_1bit(structural)#1
# Loading work.half_adder(dataflow)#1
# Loading work.or_gate(dataflow)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position end  sim:/tb_somador_acumulador/clk
add wave -position end  sim:/tb_somador_acumulador/rst
add wave -position end  sim:/tb_somador_acumulador/valor_entrada
add wave -position end  sim:/tb_somador_acumulador/ld_total
add wave -position end  sim:/tb_somador_acumulador/clr_total
add wave -position end  sim:/tb_somador_acumulador/total_saida
add wave -position end  sim:/tb_somador_acumulador/reg_moeda_q
add wave -position end  sim:/tb_somador_acumulador/reg_total_q
add wave -position end  sim:/tb_somador_acumulador/soma_fios
add wave -position end  sim:/tb_somador_acumulador/CLK_PERIOD
add wave -position insertpoint  \
sim:/tb_somador_acumulador/clk \
sim:/tb_somador_acumulador/rst \
sim:/tb_somador_acumulador/valor_entrada \
sim:/tb_somador_acumulador/ld_total \
sim:/tb_somador_acumulador/clr_total \
sim:/tb_somador_acumulador/total_saida \
sim:/tb_somador_acumulador/reg_moeda_q \
sim:/tb_somador_acumulador/reg_total_q \
sim:/tb_somador_acumulador/soma_fios \
sim:/tb_somador_acumulador/CLK_PERIOD
run
# Causality operation skipped due to absence of debug database file
run 500ns
run
run
run
run
run
run
run
run -continue
run
run
run
run
run
run
run
run
run
run
run
run
