#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017df34f6da0 .scope module, "sign_extender16_32" "sign_extender16_32" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data";
    .port_info 1 /OUTPUT 33 "data_extended";
o0000017df34f6fd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000017df34f6f30_0 .net "data", 15 0, o0000017df34f6fd8;  0 drivers
v0000017df34a7290_0 .var "data_extended", 32 0;
E_0000017df34f51c0 .event anyedge, v0000017df34f6f30_0;
    .scope S_0000017df34f6da0;
T_0 ;
    %wait E_0000017df34f51c0;
    %load/vec4 v0000017df34f6f30_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000017df34f6f30_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %assign/vec4 v0000017df34a7290_0, 0;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "sign_extender16_32.v";
