# RISC-V-ISA-Cache-Simulator
This project was completed during my first year in the Computer Architecture course. It focuses on RISC-V cache simulation, translating C code into RISC-V assembly, modeling cache work with LRU and bit-pLRU eviction policies, and converting assembly to machine code.
