/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [32:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  reg [21:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[0] ? in_data[64] : in_data[5]);
  assign celloutsig_1_13z = !(celloutsig_1_6z ? _00_ : celloutsig_1_6z);
  assign celloutsig_1_18z = !(celloutsig_1_0z ? in_data[164] : celloutsig_1_9z);
  assign celloutsig_1_19z = !(celloutsig_1_13z ? celloutsig_1_13z : celloutsig_1_4z[3]);
  assign celloutsig_0_8z = !(celloutsig_0_0z ? celloutsig_0_7z : celloutsig_0_0z);
  assign celloutsig_0_14z = !(celloutsig_0_10z ? celloutsig_0_8z : celloutsig_0_2z);
  assign celloutsig_0_19z = !(celloutsig_0_3z[1] ? celloutsig_0_11z[3] : celloutsig_0_1z);
  assign celloutsig_0_20z = !(celloutsig_0_2z ? celloutsig_0_19z : celloutsig_0_11z[4]);
  assign celloutsig_1_9z = ~((celloutsig_1_5z[4] | celloutsig_1_8z[1]) & (celloutsig_1_8z[1] | in_data[129]));
  assign celloutsig_1_0z = ~((in_data[161] | in_data[136]) & (in_data[146] | in_data[115]));
  assign celloutsig_1_1z = ~((in_data[112] | celloutsig_1_0z) & (in_data[151] | celloutsig_1_0z));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_1z | in_data[153]));
  assign celloutsig_1_3z = celloutsig_1_0z | celloutsig_1_1z;
  assign celloutsig_1_7z = celloutsig_1_5z[5] | celloutsig_1_6z;
  assign celloutsig_0_7z = celloutsig_0_2z | celloutsig_0_6z[8];
  assign celloutsig_0_10z = celloutsig_0_3z[2] | celloutsig_0_0z;
  reg [5:0] _19_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 6'h00;
    else _19_ <= { celloutsig_1_10z[4:3], celloutsig_1_10z[4:3], celloutsig_1_10z[0], celloutsig_1_3z };
  assign { _02_[5:4], _00_, _02_[2], _01_, _02_[0] } = _19_;
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, in_data[124:123], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_13z = { celloutsig_0_6z[11:3], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_12z } % { 1'h1, in_data[71:51], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_13z[17:15], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_12z } % { 1'h1, celloutsig_0_11z[4:3], celloutsig_0_11z[3], celloutsig_0_11z[1], celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_17z = { celloutsig_0_9z[2:1], celloutsig_0_11z[5:3], celloutsig_0_11z[3], celloutsig_0_11z[1:0] } % { 1'h1, celloutsig_0_15z };
  assign celloutsig_0_24z = { celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_23z } % { 1'h1, celloutsig_0_5z[1:0] };
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } !== in_data[105:101];
  assign celloutsig_0_4z = { in_data[47:34], celloutsig_0_2z } !== { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_12z = celloutsig_0_3z !== celloutsig_0_6z[8:6];
  assign celloutsig_0_1z = { in_data[13:12], celloutsig_0_0z } !== in_data[49:47];
  assign celloutsig_0_23z = celloutsig_0_17z[5:3] !== { celloutsig_0_9z[4], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_2z = & { celloutsig_0_1z, in_data[84:69] };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } - { in_data[60:59], celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z } - { in_data[6:5], celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_6z[20:17], celloutsig_0_8z } - { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z };
  always_latch
    if (clkin_data[0]) celloutsig_0_6z = 22'h000000;
    else if (!celloutsig_1_18z) celloutsig_0_6z = { in_data[71:56], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z };
  assign { celloutsig_0_11z[0], celloutsig_0_11z[4], celloutsig_0_11z[1], celloutsig_0_11z[5], celloutsig_0_11z[3] } = ~ { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z[6], celloutsig_0_2z };
  assign { celloutsig_1_5z[5], celloutsig_1_5z[2], celloutsig_1_5z[4:3], celloutsig_1_5z[8:6] } = ~ { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[118:116] };
  assign { celloutsig_1_10z[0], celloutsig_1_10z[4:3] } = ~ { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_8z[1], celloutsig_1_8z[3:2] } = ~ { celloutsig_1_5z[2], celloutsig_1_5z[4:3] };
  assign { _02_[3], _02_[1] } = { _00_, _01_ };
  assign celloutsig_0_11z[2] = celloutsig_0_11z[3];
  assign celloutsig_1_10z[2:1] = celloutsig_1_10z[4:3];
  assign celloutsig_1_5z[1:0] = { celloutsig_1_5z[3], celloutsig_1_5z[4] };
  assign celloutsig_1_8z[0] = celloutsig_1_8z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
