<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <!-- For Mobile Devices -->
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta name="generator" content="Doxygen 1.8.14" />
    <script type="text/javascript" src="jquery-2.1.1.min.js"></script>
    <title>CamelStudioX Library Documentaion: /Users/daizhirui/Development/CamelStudio_Library/Official/src/TC2.h Source File</title>
    <!--<link href="tabs.css" rel="stylesheet" type="text/css"/>-->
    <!--script type="text/javascript" src="dynsections.js"></script-->
    <link href='https://fonts.googleapis.com/css?family=Roboto+Slab' rel='stylesheet' type='text/css'>
    <link rel="stylesheet" href="bootstrap.min.css">
    <script type="text/javascript" src="bootstrap.min.js"></script>
    <script type="text/javascript" src="doxy-boot.js"></script>
    <link rel="stylesheet" href="website-styles.css" />
    <link href="doxygen.css" rel="stylesheet" type="text/css" /> <link href="style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
    <nav class="navbar navbar-fixed-top" role="navigation">
        <div class="container">
            <button type="button" class="navbar-toggle" data-toggle="collapse" data-target=".navbar-responsive-collapse">
                     <span class="icon-bar"></span>
                     <span class="icon-bar"></span>
                     <span class="icon-bar"></span>
                 </button>
            <a href="/" class="navbar-brand"><img src="cmstudio.png" width="32px">&nbsp;CamelStudioX Library Documentaion </a>
            <nav class="collapse navbar-collapse navbar-responsive-collapse">
                <ul class="nav navbar-nav pull-right">
                    <li><a href="index.html">Main Page</a></li>
                    <li><a href="https://rink.hockeyapp.net/apps/798a2dae49b04400bcadaf69bda80417">CamelStudioX For Mac</a></li>
                    <li><a href="https://github.com/daizhirui/CamelStudio_Library">GitHub Project</a></li>
                    <li class="dropdown">
                        <a class="dropdown-toggle" data-toggle="dropdown" href="#">API Documentation<span class="caret"></span></a>
                        <ul class="dropdown-menu">
                            <li><a href="index.html">Overview</a></li>
                            <li><a href="files.html">File&nbsp;List</a></li>
                            <li><a href="pages.html">Related&nbsp;Pages</a></li>
                            <li><a href="annotated.html">Data&nbsp;Structure</a></li>
                            <li><a href="classes.html">Data&nbsp;Structure&nbsp;Index</a></li>
                        </ul>
                    </li>
                </ul>
            </nav>
        </div>
    </nav>
    <!-- nav class="navbar navbar-default" role="navigation">
            <div class="container">
                <div class="navbar-header">
                    <a class="navbar-brand">CamelStudioX Library Documentaion 1.2</a>
        </div>
        </div>
        </nav -->
    <div id="top">
        <!-- do not remove this div, it is closed by doxygen! -->
        <div class="content" id="content">
            <div class="container">
                <div class="row">
                    <div class="col-sm-12 panel " style="padding-bottom: 15px;">
                        <div style="margin-bottom: 15px;">
                            <!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1e2686d79518103fbe72c84ad081e52b.html">Official</a></li><li class="navelem"><a class="el" href="dir_a4bb8b9fe445694ead9fc43d863ab5df.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">TC2.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a00131.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;#ifndef __TC2_h__</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#define __TC2_h__</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a00065.html">mcu.h</a>&quot;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/***** Timer clr stop and flag Setup******/</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="a00131.html#a01042ab913ed15f70e6011c57dd9f6a0">   18</a></span>&#160;<span class="preprocessor">#define RT_TC2_Stop() MemoryWrite32(T2_CTL0_REG, 0)</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="a00131.html#a92052b959fbb893385c5adc2c4b00bad">   24</a></span>&#160;<span class="preprocessor">#define RT_TC2_ClearIrq() MemoryWrite32(T2_CLRIRQ_REG, 0)</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="a00131.html#ab1818ddcd1db9a3582f3bc37e1d62881">   30</a></span>&#160;<span class="preprocessor">#define RT_TC2_ClearCnt() MemoryWrite32(T2_CLRCNT_REG, 0)</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="a00131.html#a6b71644043f022558ee65f6197d0fe5d">   36</a></span>&#160;<span class="preprocessor">#define RT_TC2_ClearAll()                   \</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">    {                                    \</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">        MemoryWrite32(T2_CLRIRQ_REG, 0); \</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">        MemoryWrite32(T2_CLRCNT_REG, 0); \</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="a00131.html#a0d385385ff809f653b9e7a6d6a111838">   46</a></span>&#160;<span class="preprocessor">#define RT_TC2_TcIrqOn() MemoryOr32(T2_CTL0_REG, 1 &lt;&lt; 7)</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="a00131.html#a12e287a7ca5033554b5dc4693a231319">   52</a></span>&#160;<span class="preprocessor">#define RT_TC2_TcIrqOff() MemoryAnd32(T2_CTL0_REG, ~(1 &lt;&lt; 7))</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="a00131.html#a20ca153421087b763d5a1bcec1f90d55">   58</a></span>&#160;<span class="preprocessor">#define RT_TC2_PWM0IrqOn() MemoryOr32(T2_CTL0_REG, 1 &lt;&lt; 6)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="a00131.html#aa5878518a5c2f7b419de8ed259b54e75">   64</a></span>&#160;<span class="preprocessor">#define RT_TC2_PWM0IrqOff() MemoryAnd32(T2_CTL0_REG, ~(1 &lt;&lt; 6))</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a00131.html#ab9c273f7aaa4570b2a179b6711a50741">   70</a></span>&#160;<span class="preprocessor">#define RT_TC2_CheckTcFlag() ((MemoryRead32(T2_CTL0_REG) &amp; 0x80000000) &gt;&gt; 31)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a00131.html#a68bc636dca2736a8368cfd72ca9eb11a">   76</a></span>&#160;<span class="preprocessor">#define RT_TC2_CheckPWM0Flag() ((MemoryRead32(T2_CTL0_REG) &amp; 0x40000000) &gt;&gt; 30)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/****************** end*******************/</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/****************** Timer ******************/</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="a00131.html#ab274ee44af2080d68745b2ec3af06648">   85</a></span>&#160;<span class="preprocessor">#define RT_TC2_TimerOn() MemoryOr32(T2_CTL0_REG, 1 &lt;&lt; 1)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a00131.html#a4328299fe0323ef75508eadf9b937ba1">   91</a></span>&#160;<span class="preprocessor">#define RT_TC2_TimerOff() MemoryAnd32(T2_CTL0_REG, ~(1 &lt;&lt; 1))</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="a00131.html#a005265e28d070ee73720939fca9a815a">  100</a></span>&#160;<span class="preprocessor">#define RT_TC2_TimerSet1us(T, irq)                        \</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">    {                                                  \</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">        MemoryAnd32(T2_CTL0_REG, ~(1 &lt;&lt; 7));           \</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">        MemoryWrite32(T2_CLK_REG, T / 81 + 1);             \</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">        MemoryWrite32(T2_REF_REG, 243 * T / (T + 81)); \</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">        MemoryOr32(T2_CTL0_REG, (0x02 | (irq &lt;&lt; 7)));  \</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">        MemoryOr32(SYS_CTL0_REG, irq);                 \</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/****************** Counter ******************/</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="a00131.html#a28ff54e7b5cd20e082ea21b6731d5b51">  117</a></span>&#160;<span class="preprocessor">#define RT_TC2_SetCounter(n)                    \</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">    {                                        \</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">        MemoryAnd32(T2_CTL0_REG, ~(1 &lt;&lt; 7)); \</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">        MemoryWrite32(T2_CLK_REG, n);        \</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">        MemoryWrite32(T2_REF_REG, 0x0);      \</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">        MemoryOr32(T2_CTL0_REG, (0x02));     \</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/****************** ECNT *******************/</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a00131.html#a261544e2cbdbdeee0d22734b29827cd2">  131</a></span>&#160;<span class="preprocessor">#define RT_TC2_EcntOn() MemoryOr32(T2_CTL0_REG, 1)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a00131.html#af77e205baae8e267fda5374c167ab76c">  137</a></span>&#160;<span class="preprocessor">#define RT_TC2_EcntOff() MemoryAnd32(T2_CTL0_REG, ~1)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="a00131.html#af07bf5769df0423324194f22e008e832">  147</a></span>&#160;<span class="preprocessor">#define RT_TC2_SetEcnt(n, trigger, irq)                                  \</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">    {                                                                 \</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">        MemoryAnd32(T2_CTL0_REG, ~((0x1 &lt;&lt; 7) + (0x1 &lt;&lt; 2)));         \</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">        MemoryOr32(T2_CTL0_REG, ((trigger &lt;&lt; 2) | (irq &lt;&lt; 7) | 0x1)); \</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">        MemoryWrite32(T2_REF_REG, n);                                 \</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">        MemoryOr32(SYS_CTL0_REG, irq);                                \</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/*********** Timer2 ECM End***************/</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/****************** PWM *******************/</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="a00131.html#abaff3048e72dc0cb912c898a0a4c4e14">  162</a></span>&#160;<span class="preprocessor">#define RT_TC2_PWM0On() MemoryOr32(T2_CTL0_REG, 1 &lt;&lt; 4)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="a00131.html#a52f984fc9f5bc4d1821025ad8d75f3c9">  168</a></span>&#160;<span class="preprocessor">#define RT_TC2_PWM0Off() MemoryAnd32(T2_CTL0_REG, ~(1 &lt;&lt; 4))</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="a00131.html#adc090dee2463a2a27b57234e63f0c0b5">  174</a></span>&#160;<span class="preprocessor">#define RT_TC2_PWM1to3On() MemoryOr32(T2_CTL0_REG, 1 &lt;&lt; 5)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="a00131.html#adec1566e2c2a16ab922163a22f3c99df">  180</a></span>&#160;<span class="preprocessor">#define RT_TC2_PWM1to3Off() MemoryAnd32(T2_CTL0_REG, ~(1 &lt;&lt; 5))</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="a00131.html#a49e7120e90142442bdd0744f61b572a5">  198</a></span>&#160;<span class="preprocessor">#define RT_TC2_SetAllPWM(div, duty0, duty1, duty2, duty3, phase0, phase1, phase2, phase3, pwm0, pwm13) \</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">    {                                                                                               \</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">        MemoryAnd32(T2_CTL0_REG, ~(0x3 &lt;&lt; 4));                                                      \</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">        MemoryOr32(T2_CTL0_REG, ((pwm0 &lt;&lt; 4) | (pwm13 &lt;&lt; 5)));                                      \</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">        MemoryWrite32(T2_CLK_REG, div);                                                             \</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">        MemoryWrite32(T2_REF_REG, (duty0 + (duty1 &lt;&lt; 8) + (duty2 &lt;&lt; 16) + (duty3 &lt;&lt; 24)));          \</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">        MemoryWrite32(T2_PHASE_REG, (phase0 + (phase1 &lt;&lt; 8) + (phase2 &lt;&lt; 16) + (phase3 &lt;&lt; 24)));    \</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/*********** Timer2 PWM End***************/</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/*********** Timer2 PWMM Setup*************/</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="a00131.html#a37ffb0b466d2a13bb9917a818b06776b">  214</a></span>&#160;<span class="preprocessor">#define RT_TC2_PWMMOn() MemoryOr32(T2_CTL0_REG, 1 &lt;&lt; 3)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="a00131.html#abe6d0acfd60eb7058f0622de867c5b87">  220</a></span>&#160;<span class="preprocessor">#define RT_TC2_PWMMOff() MemoryAnd32(T2_CTL0_REG, ~(1 &lt;&lt; 3))</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="a00131.html#a80f5ade258504a1243ccb058dd860475">  227</a></span>&#160;<span class="preprocessor">#define RT_TC2_PWMMTriggerMode(mode)            \</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">    {                                        \</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">        MemoryAnd32(T2_CTL0_REG, ~(1 &lt;&lt; 2)); \</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">        MemoryOr32(T2_CTL0_REG, mode &lt;&lt; 2);  \</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="a00131.html#ad3b483689d5dd170a343222a71f43c9f">  239</a></span>&#160;<span class="preprocessor">#define RT_TC2_SetPWMM(trigger, irq)                                   \</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">    {                                                               \</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">        MemoryAnd32(T2_CTL0_REG, ~((0x1 &lt;&lt; 7) + (0x1 &lt;&lt; 2)));       \</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">        MemoryOr32(T2_CTL0_REG, (0x18 | (irq &lt;&lt; 7) | (rise &lt;&lt; 2))); \</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">        MemoryOr32(SYS_CTL0_REG, irq);                              \</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/*************** Timer2 Read ***************/</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="a00131.html#a6591a513f367f6e7be0a90cb72aa3d49">  251</a></span>&#160;<span class="preprocessor">#define RT_TC2_ReadCnt() MemoryRead32(T2_READ_REG)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="a00065_html"><div class="ttname"><a href="a00065.html">mcu.h</a></div><div class="ttdoc">M2 micro core unit. </div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
</div>
</div>
</div>
</div>
</div>
<address class="footer">
  <small>Version: 1.2  | Generated by <a href="http://www.doxygen.org/index.html"> Doxygen 1.8.14</a></small>
</address>
 <footer class="examples-footer">&copy; Camel Microelectronic 2018</footer>
</body>
</html>
