<div class="fontsize fontface vmargins hmargins linespacing pagesize" id="document"> <div class="section firstsection" id="SECTION_NAME960190843" style="padding-top:0px;"> <div class="paragraph PARAGRAPH_NAME firstparagraph" id="PARAGRAPH_960190843_1_633601796" style="padding-top:0px;"> <div class="name thinbottomborder" itemprop="name"> <span class="field" id="960190843FNAM1"> </span> <span> </span> <span class="field" id="960190843LNAM1"> ENGINEERING PROJECT MANAGER</span> </div> <div class="botBorder"> </div> </div> </div> <div class="section" id="SECTION_SUMM960190848" style="padding-top:0px;"> <div class="heading"> <div class="sectiontitle" id="SECTNAME_SUMM960190848"> Summary</div> </div> <div class="paragraph firstparagraph" id="PARAGRAPH_960190848_1_633601803" style="padding-top:0px;"> <div class="field singlecolumn txtLeft" id="960190848FRFM1"> Eleven  years of experience in Analog, RF and Mixed Signal Layout Design at module and Chip levels for 180nm, 65nm, 45nm, 28nm TSMC, 14FF Samsung  foundry and 10nm Intel. Experienced in planning, tracking and executing tasks to meet desired deadlines. </div> </div> </div> <div class="section" id="SECTION_HILT960190850" style="padding-top:0px;"> <div class="heading"> <div class="sectiontitle" id="SECTNAME_HILT960190850"> Skills</div> </div> <div class="paragraph firstparagraph" id="PARAGRAPH_960190850_1_633603695" style="padding-top:0px;"> <div class="singlecolumn maincolumn"> <table class="twocol"> <tbody> <tr> <td class="field twocol_1" id="960190850SKC11"> <ul> <li> Aware of Analog Layout fundamentals like Device matching, shielding, Isolation, ESD, Latchup, Antenna, EM, DFM</li> <li> Physical verification layout using tools like K2Ver, Hercules, Caliber, Assura</li> <li> Used auto routers tools like ICCT, Chip
Assembly router, Aprisa, VSR on various blocks to reduce manual effort</li> </ul> </td> <td class="field twocol_2" id="960190850SKC21"> <ul> <li> Used post layout parasitic extraction tools</li> <li> Used  Nucleus (TI internal tool for ESD and Latchup),
SPIRE (TI internal
tool for EMIR analysis), Voltrace (TI internal tool for High voltage  checks </li> <li> Used data management tools like Synchronicity and IC
manage <br/> </li> </ul> </td> </tr> </tbody> </table> </div> </div> </div> <div class="section" id="SECTION_ACCM960190846" style="padding-top:0px;"> <div class="heading"> <div class="sectiontitle" id="SECTNAME_ACCM960190846"> Relevant Experience</div> </div> <div class="paragraph txtLeft firstparagraph" id="PARAGRAPH_960190846_1_633601801" style="padding-top:0px;"> <div class="field singlecolumn" id="960190846FRFM1"> <ul> <li> Current Company: Aricent Inc.</li> <li> Client:  Intel USA
I am currently being trained in Genesys tool and 10nm Intel flow.</li> <li> I am working on blocks like LDO to begin with.</li> <li> Client:  Qualcomm Pvt Ltd India
 WTR-RX/TX SYNTH in 14FF (Samsung foundry) : Duration of project - 6 months
I managed a team of 6 who worked on WTR synth project done in 14FF Samsung foundry.</li> <li> This is one of the most challenging tasks in my career, as this is the first RF task that I have worked in FF technologies.</li> <li> To overcome the challenges I have undergone various FinFet related trainings to understand the process and its impact on layout.</li> </ul> </div> </div> </div> <div class="section" id="SECTION_EXPR960190845" style="padding-top:0px;"> <div class="heading"> <div class="sectiontitle" id="SECTNAME_EXPR960190845"> Experience</div> </div> <div class="paragraph firstparagraph" id="PARAGRAPH_960190845_1_633601798" itemscope="" itemtype="https://schema.org/Organization" style="padding-top:0px;"> <div class="singlecolumn"> <span class="paddedline"> <span class="jobtitle" id="960190845JTIT1"> Engineering Project Manager</span> <span> , </span> <span class="jobdates" format="%m/%Y" id="960190845JSTD1"> 12/2012</span> <span>  to </span> <span class="jobdates" format="%m/%Y" id="960190845EDDT1"> 06/2017</span> </span> <span class="paddedline" itemscope="" itemtype="https://schema.org/postalAddress"> <span class="companyname" id="960190845COMP1" itemprop="name"> Company Name</span> <span class="joblocation jobcity" id="960190845JCIT1" itemprop="addressLocality"> </span> <span class="joblocation jobstate" id="960190845JSTA1" itemprop="addressRegion"> </span> </span> <span class="paddedline txtLeft"> <span class="jobline txtLeft" id="960190845JDES1" itemprop="description"> <ul> <li> I used Gantt chart to schedule the tasks for each individual.</li> <li> I also used XL sheet to track the progress and issues on a more micro level.</li> <li> These sheets certainly helped us to plan the next project much better.</li> <li> WTR-RX/TX SYNTH in 28nm (TSMC) : Duration of project - 6 months
I lead a team of 4 which supported a project which was being done at Qualcomm USA.</li> <li> My role in this project was to have regular discussion with US designers to understand their requirements, later communicate these requirements with my team and also track the deliverables.</li> <li> I also handled some portion of the TOP level layout tasks.</li> <li> I worked on blocks like HFVCO, Regulator, VCO Buffer and LPF during this project.</li> <li> I used Gantt chart to schedule the tasks for each individual.</li> <li> I also used XL sheet to track the progress and issues on a more micro level.</li> <li> WTR QLNA Daisy Chain 180nm (TSMC) : Duration of project - 0.5 months
For this particular project I had regular discussions with the Packaging team to create the best Daisy Chain structures for a WLP CHIP which I had work on previously.</li> <li> I also went through the entire process of Tape Out of this CHIP which included uploaded Tapeout related files to the database and reviewing the eJV sent to the FAB.</li> <li> WTR QLNA Metal Variants Tapeout 180nm (TSMC) : Duration of project - 0.5 months
We needed metal variants for the QLNA chip which I previously worked on.</li> <li> In design we leave scope for meal options which can be used to study certain features better during testing.</li> <li> Here I worked on creating four chips with different metal variant options.</li> <li> I also went through the entire process of Tape Out of this CHIP which included uploaded Tapeout related files to the database and reviewing the eJV sent to the FAB.</li> <li> WTR QLNA in 180nm (TSMC) : Duration of project - 5 months
This was my first project in 180nm TSMC process.</li> <li> In this project I mentored one other junior in my team who worked on MBIAS block while I worked in creating the LNA.</li> <li> WTR RX BBF in 28nm (TSMC/UMC) : Duration of project - 4 months
I lead a team of 4 which supported a project which was being done at Qualcomm USA.</li> <li> My role in this project was to have regular discussion with US designers to understand their requirements, later communicate these requirements with my team and also track the deliverables using Gantt chart and XL sheet.</li> <li> I worked on the top level and few sub-blocks of BBF in this project.</li> <li> WTR FBRX in 28nm (TSMC) : Duration of project - 4 months
This task was about working on FBRX module which was previously done.</li> <li> There we few issues seen with this blocks performance in post silicon verifications.</li> <li> My role in this task was to identify the IQ imbalance which caused performance issues and fix them.</li> <li> I was able to meet the designers requirements in this task and was very much appreciated by him once the task was done.</li> <li> WTR Low Band Low Noise Amplifier 28nm (TSMC) : Duration of project - 3 months
This is a Low Band LNA which operates between 860 - 900 Mhz frequencies.</li> <li> Here layout constraints like coupling, inductance and symmetry were taken care while doing layout.</li> <li> Majorly the input devices to which RF_IN signal were given extra care w.r.t coupling and symmetry.</li> <li> WTR Mixer, Attenuator in 28nm (TSMC) : Duration of project - 10 months
This is the first project which I worked on in RF domain and I had a wonderful experience working on this project.</li> <li> The blocks that I worked in this project were for a product chip and hence the amount of learning was tremendous in this project.</li> <li> The blocks were ready on time with good quality.</li> </ul> </span> </span> </div> </div> <div class="paragraph" id="PARAGRAPH_960190845_2_633601799" itemscope="" itemtype="https://schema.org/Organization" style="padding-top:0px;"> <div class="singlecolumn"> <span class="paddedline"> <span class="jobtitle" id="960190845JTIT2"> Senior Analog Layout Engineer</span> <span> , </span> <span class="jobdates" format="%m/%Y" id="960190845JSTD2"> 10/2011</span> <span>  to </span> <span class="jobdates" format="%m/%Y" id="960190845EDDT2"> 12/2012</span> </span> <span class="paddedline" itemscope="" itemtype="https://schema.org/postalAddress"> <span class="companyname" id="960190845COMP2" itemprop="name"> Company Name</span> <span class="joblocation jobcity" id="960190845JCIT2" itemprop="addressLocality"> </span> <span class="joblocation jobstate" id="960190845JSTA2" itemprop="addressRegion"> </span> </span> <span class="paddedline txtLeft"> <span class="jobline txtLeft" id="960190845JDES2" itemprop="description"> </span> </span> </div> </div> <div class="paragraph" id="PARAGRAPH_960190845_3_633601800" itemscope="" itemtype="https://schema.org/Organization" style="padding-top:0px;"> <div class="singlecolumn"> <span class="paddedline"> <span class="jobtitle" id="960190845JTIT3"> Member of Technical Staff</span> <span> , </span> <span class="jobdates" format="%m/%Y" id="960190845JSTD3"> 06/2006</span> <span>  to </span> <span class="jobdates" format="%m/%Y" id="960190845EDDT3"> 09/2011</span> </span> <span class="paddedline" itemscope="" itemtype="https://schema.org/postalAddress"> <span class="companyname" id="960190845COMP3" itemprop="name"> Company Name</span> <span class="joblocation jobcity" id="960190845JCIT3" itemprop="addressLocality"> </span> <span class="joblocation jobstate" id="960190845JSTA3" itemprop="addressRegion"> </span> </span> <span class="paddedline txtLeft"> <span class="jobline txtLeft" id="960190845JDES3" itemprop="description"> </span> </span> </div> </div> </div> <div class="section" id="SECTION_EDUC960190847" style="padding-top:0px;"> <div class="heading"> <div class="sectiontitle" id="SECTNAME_EDUC960190847"> Education and Training</div> </div> <div class="paragraph firstparagraph" id="PARAGRAPH_960190847_1_633601802" itemscope="" itemtype="https://schema.org/EducationalOrganization" style="padding-top:0px;"> <div class="singlecolumn"> <span class="paddedline" itemprop="description"> <span class="degree" dependency="DGRE" id="960190847DGRE1" itemprop="name"> Bachelor of Engineering</span> <span> :</span> <span class="programline" dependency="STUY" id="960190847STUY1"> Electrical and Electronics</span> <span> ,</span> <span class="jobdates" id="960190847GRYR1"> 2006</span> </span> <span class="paddedline"> <span class="companyname companyname_educ" id="960190847SCHO1" itemprop="name"> Visvesvaraya Technological University</span> <span>  － </span> <span class="joblocation jobcity" id="960190847SCIT1"> City</span> <span> , </span> <span class="joblocation jobstate" id="960190847SSTA1"> </span> <span class="joblocation jobstate" id="960190847SCNT1"> India</span> </span> <span class="paddedline txtLeft"> <span class="field" id="960190847FRFM1"> Electrical and Electronics</span> </span> </div> </div> </div> <div class="section" id="SECTION_AFIL960190851" style="padding-top:0px;"> </div> <div class="section" id="SECTION_SKLL960190849" style="padding-top:0px;"> <div class="heading"> <div class="sectiontitle" id="SECTNAME_SKLL960190849"> Skills</div> </div> <div class="paragraph firstparagraph" id="PARAGRAPH_960190849_1_633601804" style="padding-top:0px;"> <div class="field singlecolumn txtLeft" id="960190849FRFM1"> Cadence, Data management, database, debugging, features, IQ, layout, layout design, LINUX, meetings, mentor, Windows, migration, next, Operating Systems, Packaging, progress, project management, quality, Real Time, Router, Routers, Sun-Solaris</div> </div> </div> </div>