Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 16 17:48:48 2025
| Host         : Kashaan_PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_timing_summary_routed.rpt -pb UART_timing_summary_routed.pb -rpx UART_timing_summary_routed.rpx -warn_on_violation
| Design       : UART
| Device       : 7a12t-cpg238
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  151         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (151)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (390)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (151)
--------------------------
 There are 151 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (390)
--------------------------------------------------
 There are 390 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  401          inf        0.000                      0                  401           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           401 Endpoints
Min Delay           401 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bit_timer_Tx_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Tx_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.471ns  (logic 0.799ns (14.603%)  route 4.672ns (85.397%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  bit_timer_Tx_reg[12]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.379     0.379 f  bit_timer_Tx_reg[12]/Q
                         net (fo=3, routed)           0.932     1.311    bit_timer_Tx_reg_n_0_[12]
    SLICE_X5Y4           LUT4 (Prop_lut4_I3_O)        0.105     1.416 f  FSM_sequential_Tx_STATE[1]_i_16/O
                         net (fo=1, routed)           0.837     2.253    FSM_sequential_Tx_STATE[1]_i_16_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.105     2.358 r  FSM_sequential_Tx_STATE[1]_i_9/O
                         net (fo=1, routed)           0.517     2.875    FSM_sequential_Tx_STATE[1]_i_9_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.105     2.980 r  FSM_sequential_Tx_STATE[1]_i_4/O
                         net (fo=5, routed)           1.057     4.037    FSM_sequential_Tx_STATE[1]_i_4_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.105     4.142 r  bit_cntr_Tx[31]_i_1/O
                         net (fo=32, routed)          1.329     5.471    bit_cntr_Tx[31]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  bit_cntr_Tx_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_timer_Tx_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Tx_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.471ns  (logic 0.799ns (14.603%)  route 4.672ns (85.397%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  bit_timer_Tx_reg[12]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.379     0.379 f  bit_timer_Tx_reg[12]/Q
                         net (fo=3, routed)           0.932     1.311    bit_timer_Tx_reg_n_0_[12]
    SLICE_X5Y4           LUT4 (Prop_lut4_I3_O)        0.105     1.416 f  FSM_sequential_Tx_STATE[1]_i_16/O
                         net (fo=1, routed)           0.837     2.253    FSM_sequential_Tx_STATE[1]_i_16_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.105     2.358 r  FSM_sequential_Tx_STATE[1]_i_9/O
                         net (fo=1, routed)           0.517     2.875    FSM_sequential_Tx_STATE[1]_i_9_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.105     2.980 r  FSM_sequential_Tx_STATE[1]_i_4/O
                         net (fo=5, routed)           1.057     4.037    FSM_sequential_Tx_STATE[1]_i_4_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.105     4.142 r  bit_cntr_Tx[31]_i_1/O
                         net (fo=32, routed)          1.329     5.471    bit_cntr_Tx[31]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  bit_cntr_Tx_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_timer_Tx_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Tx_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.471ns  (logic 0.799ns (14.603%)  route 4.672ns (85.397%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  bit_timer_Tx_reg[12]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.379     0.379 f  bit_timer_Tx_reg[12]/Q
                         net (fo=3, routed)           0.932     1.311    bit_timer_Tx_reg_n_0_[12]
    SLICE_X5Y4           LUT4 (Prop_lut4_I3_O)        0.105     1.416 f  FSM_sequential_Tx_STATE[1]_i_16/O
                         net (fo=1, routed)           0.837     2.253    FSM_sequential_Tx_STATE[1]_i_16_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.105     2.358 r  FSM_sequential_Tx_STATE[1]_i_9/O
                         net (fo=1, routed)           0.517     2.875    FSM_sequential_Tx_STATE[1]_i_9_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.105     2.980 r  FSM_sequential_Tx_STATE[1]_i_4/O
                         net (fo=5, routed)           1.057     4.037    FSM_sequential_Tx_STATE[1]_i_4_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.105     4.142 r  bit_cntr_Tx[31]_i_1/O
                         net (fo=32, routed)          1.329     5.471    bit_cntr_Tx[31]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  bit_cntr_Tx_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_timer_Tx_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Tx_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.471ns  (logic 0.799ns (14.603%)  route 4.672ns (85.397%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  bit_timer_Tx_reg[12]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.379     0.379 f  bit_timer_Tx_reg[12]/Q
                         net (fo=3, routed)           0.932     1.311    bit_timer_Tx_reg_n_0_[12]
    SLICE_X5Y4           LUT4 (Prop_lut4_I3_O)        0.105     1.416 f  FSM_sequential_Tx_STATE[1]_i_16/O
                         net (fo=1, routed)           0.837     2.253    FSM_sequential_Tx_STATE[1]_i_16_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.105     2.358 r  FSM_sequential_Tx_STATE[1]_i_9/O
                         net (fo=1, routed)           0.517     2.875    FSM_sequential_Tx_STATE[1]_i_9_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.105     2.980 r  FSM_sequential_Tx_STATE[1]_i_4/O
                         net (fo=5, routed)           1.057     4.037    FSM_sequential_Tx_STATE[1]_i_4_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.105     4.142 r  bit_cntr_Tx[31]_i_1/O
                         net (fo=32, routed)          1.329     5.471    bit_cntr_Tx[31]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  bit_cntr_Tx_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_timer_Tx_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Tx_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.363ns  (logic 0.799ns (14.900%)  route 4.564ns (85.100%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  bit_timer_Tx_reg[12]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.379     0.379 f  bit_timer_Tx_reg[12]/Q
                         net (fo=3, routed)           0.932     1.311    bit_timer_Tx_reg_n_0_[12]
    SLICE_X5Y4           LUT4 (Prop_lut4_I3_O)        0.105     1.416 f  FSM_sequential_Tx_STATE[1]_i_16/O
                         net (fo=1, routed)           0.837     2.253    FSM_sequential_Tx_STATE[1]_i_16_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.105     2.358 r  FSM_sequential_Tx_STATE[1]_i_9/O
                         net (fo=1, routed)           0.517     2.875    FSM_sequential_Tx_STATE[1]_i_9_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.105     2.980 r  FSM_sequential_Tx_STATE[1]_i_4/O
                         net (fo=5, routed)           1.057     4.037    FSM_sequential_Tx_STATE[1]_i_4_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.105     4.142 r  bit_cntr_Tx[31]_i_1/O
                         net (fo=32, routed)          1.221     5.363    bit_cntr_Tx[31]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  bit_cntr_Tx_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_timer_Tx_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Tx_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.363ns  (logic 0.799ns (14.900%)  route 4.564ns (85.100%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  bit_timer_Tx_reg[12]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.379     0.379 f  bit_timer_Tx_reg[12]/Q
                         net (fo=3, routed)           0.932     1.311    bit_timer_Tx_reg_n_0_[12]
    SLICE_X5Y4           LUT4 (Prop_lut4_I3_O)        0.105     1.416 f  FSM_sequential_Tx_STATE[1]_i_16/O
                         net (fo=1, routed)           0.837     2.253    FSM_sequential_Tx_STATE[1]_i_16_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.105     2.358 r  FSM_sequential_Tx_STATE[1]_i_9/O
                         net (fo=1, routed)           0.517     2.875    FSM_sequential_Tx_STATE[1]_i_9_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.105     2.980 r  FSM_sequential_Tx_STATE[1]_i_4/O
                         net (fo=5, routed)           1.057     4.037    FSM_sequential_Tx_STATE[1]_i_4_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.105     4.142 r  bit_cntr_Tx[31]_i_1/O
                         net (fo=32, routed)          1.221     5.363    bit_cntr_Tx[31]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  bit_cntr_Tx_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_timer_Tx_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Tx_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.363ns  (logic 0.799ns (14.900%)  route 4.564ns (85.100%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  bit_timer_Tx_reg[12]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.379     0.379 f  bit_timer_Tx_reg[12]/Q
                         net (fo=3, routed)           0.932     1.311    bit_timer_Tx_reg_n_0_[12]
    SLICE_X5Y4           LUT4 (Prop_lut4_I3_O)        0.105     1.416 f  FSM_sequential_Tx_STATE[1]_i_16/O
                         net (fo=1, routed)           0.837     2.253    FSM_sequential_Tx_STATE[1]_i_16_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.105     2.358 r  FSM_sequential_Tx_STATE[1]_i_9/O
                         net (fo=1, routed)           0.517     2.875    FSM_sequential_Tx_STATE[1]_i_9_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.105     2.980 r  FSM_sequential_Tx_STATE[1]_i_4/O
                         net (fo=5, routed)           1.057     4.037    FSM_sequential_Tx_STATE[1]_i_4_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.105     4.142 r  bit_cntr_Tx[31]_i_1/O
                         net (fo=32, routed)          1.221     5.363    bit_cntr_Tx[31]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  bit_cntr_Tx_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_timer_Tx_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Tx_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.363ns  (logic 0.799ns (14.900%)  route 4.564ns (85.100%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  bit_timer_Tx_reg[12]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.379     0.379 f  bit_timer_Tx_reg[12]/Q
                         net (fo=3, routed)           0.932     1.311    bit_timer_Tx_reg_n_0_[12]
    SLICE_X5Y4           LUT4 (Prop_lut4_I3_O)        0.105     1.416 f  FSM_sequential_Tx_STATE[1]_i_16/O
                         net (fo=1, routed)           0.837     2.253    FSM_sequential_Tx_STATE[1]_i_16_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.105     2.358 r  FSM_sequential_Tx_STATE[1]_i_9/O
                         net (fo=1, routed)           0.517     2.875    FSM_sequential_Tx_STATE[1]_i_9_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.105     2.980 r  FSM_sequential_Tx_STATE[1]_i_4/O
                         net (fo=5, routed)           1.057     4.037    FSM_sequential_Tx_STATE[1]_i_4_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.105     4.142 r  bit_cntr_Tx[31]_i_1/O
                         net (fo=32, routed)          1.221     5.363    bit_cntr_Tx[31]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  bit_cntr_Tx_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_timer_Tx_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Tx_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.232ns  (logic 0.799ns (15.270%)  route 4.433ns (84.730%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  bit_timer_Tx_reg[12]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.379     0.379 f  bit_timer_Tx_reg[12]/Q
                         net (fo=3, routed)           0.932     1.311    bit_timer_Tx_reg_n_0_[12]
    SLICE_X5Y4           LUT4 (Prop_lut4_I3_O)        0.105     1.416 f  FSM_sequential_Tx_STATE[1]_i_16/O
                         net (fo=1, routed)           0.837     2.253    FSM_sequential_Tx_STATE[1]_i_16_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.105     2.358 r  FSM_sequential_Tx_STATE[1]_i_9/O
                         net (fo=1, routed)           0.517     2.875    FSM_sequential_Tx_STATE[1]_i_9_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.105     2.980 r  FSM_sequential_Tx_STATE[1]_i_4/O
                         net (fo=5, routed)           1.057     4.037    FSM_sequential_Tx_STATE[1]_i_4_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.105     4.142 r  bit_cntr_Tx[31]_i_1/O
                         net (fo=32, routed)          1.090     5.232    bit_cntr_Tx[31]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  bit_cntr_Tx_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_timer_Tx_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Tx_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.232ns  (logic 0.799ns (15.270%)  route 4.433ns (84.730%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE                         0.000     0.000 r  bit_timer_Tx_reg[12]/C
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.379     0.379 f  bit_timer_Tx_reg[12]/Q
                         net (fo=3, routed)           0.932     1.311    bit_timer_Tx_reg_n_0_[12]
    SLICE_X5Y4           LUT4 (Prop_lut4_I3_O)        0.105     1.416 f  FSM_sequential_Tx_STATE[1]_i_16/O
                         net (fo=1, routed)           0.837     2.253    FSM_sequential_Tx_STATE[1]_i_16_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.105     2.358 r  FSM_sequential_Tx_STATE[1]_i_9/O
                         net (fo=1, routed)           0.517     2.875    FSM_sequential_Tx_STATE[1]_i_9_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.105     2.980 r  FSM_sequential_Tx_STATE[1]_i_4/O
                         net (fo=5, routed)           1.057     4.037    FSM_sequential_Tx_STATE[1]_i_4_n_0
    SLICE_X2Y6           LUT4 (Prop_lut4_I3_O)        0.105     4.142 r  bit_cntr_Tx[31]_i_1/O
                         net (fo=32, routed)          1.090     5.232    bit_cntr_Tx[31]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  bit_cntr_Tx_reg[14]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_Tx_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Tx_Done_Tick_O_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.164ns (46.832%)  route 0.186ns (53.168%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE                         0.000     0.000 r  FSM_sequential_Tx_STATE_reg[1]/C
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_sequential_Tx_STATE_reg[1]/Q
                         net (fo=9, routed)           0.186     0.350    FSM_sequential_Tx_STATE_reg_n_0_[1]
    SLICE_X3Y6           FDRE                                         r  Tx_Done_Tick_O_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_timer_Tx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_timer_Tx_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.595%)  route 0.179ns (49.405%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE                         0.000     0.000 r  bit_timer_Tx_reg[0]/C
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bit_timer_Tx_reg[0]/Q
                         net (fo=4, routed)           0.179     0.320    bit_timer_Tx_reg_n_0_[0]
    SLICE_X5Y4           LUT2 (Prop_lut2_I1_O)        0.042     0.362 r  bit_timer_Tx[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    bit_timer_Tx[0]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  bit_timer_Tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_RX_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_RX_STATE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.263%)  route 0.177ns (48.737%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  FSM_sequential_RX_STATE_reg[0]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_RX_STATE_reg[0]/Q
                         net (fo=43, routed)          0.177     0.318    RX_STATE__0[0]
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.045     0.363 r  FSM_sequential_RX_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    FSM_sequential_RX_STATE[1]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  FSM_sequential_RX_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cntr_Rx_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Rx_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  bit_cntr_Rx_reg[24]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bit_cntr_Rx_reg[24]/Q
                         net (fo=2, routed)           0.115     0.256    bit_cntr_Rx_reg_n_0_[24]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.364 r  bit_cntr_Rx_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    in4[24]
    SLICE_X1Y17          FDRE                                         r  bit_cntr_Rx_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cntr_Rx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Rx_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  bit_cntr_Rx_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bit_cntr_Rx_reg[0]/Q
                         net (fo=7, routed)           0.178     0.319    bit_cntr_Rx_reg_n_0_[0]
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.045     0.364 r  bit_cntr_Rx[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    bit_cntr_Rx[0]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  bit_cntr_Rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cntr_Rx_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Rx_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  bit_cntr_Rx_reg[28]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bit_cntr_Rx_reg[28]/Q
                         net (fo=2, routed)           0.115     0.256    bit_cntr_Rx_reg_n_0_[28]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.364 r  bit_cntr_Rx_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    in4[28]
    SLICE_X1Y18          FDRE                                         r  bit_cntr_Rx_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cntr_Tx_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Tx_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  bit_cntr_Tx_reg[20]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bit_cntr_Tx_reg[20]/Q
                         net (fo=4, routed)           0.115     0.256    bit_cntr_Tx_reg_n_0_[20]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.364 r  bit_cntr_Tx_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    bit_cntr_Tx_reg[20]_i_1_n_4
    SLICE_X1Y6           FDRE                                         r  bit_cntr_Tx_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cntr_Tx_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Tx_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  bit_cntr_Tx_reg[24]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bit_cntr_Tx_reg[24]/Q
                         net (fo=2, routed)           0.117     0.258    bit_cntr_Tx_reg_n_0_[24]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  bit_cntr_Tx_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    bit_cntr_Tx_reg[24]_i_1_n_4
    SLICE_X1Y7           FDRE                                         r  bit_cntr_Tx_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cntr_Tx_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Tx_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  bit_cntr_Tx_reg[28]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bit_cntr_Tx_reg[28]/Q
                         net (fo=2, routed)           0.117     0.258    bit_cntr_Tx_reg_n_0_[28]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  bit_cntr_Tx_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    bit_cntr_Tx_reg[28]_i_1_n_4
    SLICE_X1Y8           FDRE                                         r  bit_cntr_Tx_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cntr_Rx_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cntr_Rx_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  bit_cntr_Rx_reg[16]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bit_cntr_Rx_reg[16]/Q
                         net (fo=2, routed)           0.118     0.259    bit_cntr_Rx_reg_n_0_[16]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  bit_cntr_Rx_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    in4[16]
    SLICE_X1Y15          FDRE                                         r  bit_cntr_Rx_reg[16]/D
  -------------------------------------------------------------------    -------------------





