Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jan 15 07:48:45 2024
| Host         : DESKTOP-C79CDTU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file demonstration_timing_summary_routed.rpt -pb demonstration_timing_summary_routed.pb -rpx demonstration_timing_summary_routed.rpx -warn_on_violation
| Design       : demonstration
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                573         
LUTAR-1    Warning           LUT drives async reset alert               514         
TIMING-20  Warning           Non-clocked latch                          257         
ULMTCS-2   Warning           Control Sets use limits require reduction  1           
LATCH-1    Advisory          Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (79815)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1403)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (79815)
----------------------------
 There are 257 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There are 537 register/latch pins with no clock driven by root clock pin: dc/clk_5hz_reg/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_addr1_mux_reg[1]/Q (HIGH)

 There are 241 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_addr2_mux_reg/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_alu_input_reg[0]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_alu_opcode_reg[1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_data_mux_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_cr_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_cr_reg_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_cr_reg_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_cr_reg_rep__1/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_cr_reg_rep__2/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_cr_reg_rep__3/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_cr_reg_rep__4/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_cr_reg_rep__5/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_ir_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/control_unit_inst/r_we_pc_reg/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][0]_C/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][0]_LDC/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][0]_P/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][10]_C/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][10]_LDC/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][10]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][11]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][11]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][11]_P/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][12]_C/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][12]_LDC/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][12]_P/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][13]_C/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][13]_LDC/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][13]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][14]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][14]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][14]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][15]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][15]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][15]_P/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][16]_C/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][16]_LDC/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][16]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][17]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][17]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][17]_P/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][18]_C/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][18]_LDC/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][18]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][19]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][19]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][19]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][1]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][1]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][1]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][20]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][20]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][20]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][21]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][21]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][21]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][22]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][22]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][22]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][23]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][23]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][23]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][24]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][24]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][24]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][25]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][25]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][25]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][26]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][26]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][26]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][27]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][27]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][27]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][28]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][28]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][28]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][29]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][29]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][29]_P/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][2]_C/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][2]_LDC/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][31]_P/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][3]_C/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][3]_LDC/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][3]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][4]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][4]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][4]_P/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][5]_C/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][5]_LDC/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][5]_P/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][6]_C/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][6]_LDC/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][6]_P/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][7]_C/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][7]_LDC/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][7]_P/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][8]_C/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][8]_LDC/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][8]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][9]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][9]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[0][9]_P/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][0]_C/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][0]_LDC/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][0]_P/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][10]_C/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][10]_LDC/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][10]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][11]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][11]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][11]_P/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][12]_C/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][12]_P/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][13]_C/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][13]_LDC/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][13]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][14]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][14]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][14]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][15]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][15]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][15]_P/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][16]_C/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][16]_LDC/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][16]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][17]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][17]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][17]_P/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][18]_C/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][18]_LDC/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][18]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][19]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][19]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][19]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][1]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][1]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][1]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][20]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][20]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][20]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][21]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][21]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][21]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][22]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][22]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][22]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][23]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][23]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][23]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][24]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][24]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][24]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][25]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][25]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][25]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][26]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][26]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][26]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][27]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][27]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][27]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][28]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][28]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][28]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][29]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][29]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][29]_P/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][2]_C/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][2]_LDC/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][31]_P/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][3]_C/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][3]_LDC/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][3]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][4]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][4]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][4]_P/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][5]_C/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][5]_LDC/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][5]_P/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][6]_C/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][6]_LDC/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][6]_P/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][7]_C/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][7]_LDC/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][7]_P/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][8]_C/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][8]_LDC/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][8]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][9]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][9]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[1][9]_P/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][0]_C/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][0]_LDC/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][0]_P/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][10]_C/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][10]_LDC/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][10]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][11]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][11]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][11]_P/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][12]_C/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][12]_LDC/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][12]_P/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][13]_C/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][13]_LDC/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][13]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][14]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][14]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][14]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][15]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][15]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][15]_P/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][16]_C/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][16]_LDC/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][16]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][17]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][17]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][17]_P/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][18]_C/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][18]_LDC/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][18]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][19]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][19]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][19]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][1]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][1]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][1]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][20]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][20]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][20]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][21]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][21]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][21]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][22]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][22]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][22]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][23]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][23]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][23]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][24]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][24]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][24]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][25]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][25]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][25]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][26]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][26]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][26]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][27]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][27]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][27]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][28]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][28]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][28]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][29]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][29]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][29]_P/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][2]_C/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][2]_LDC/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][31]_P/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][3]_C/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][3]_LDC/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][3]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][4]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][4]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][4]_P/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][5]_C/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][5]_LDC/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][5]_P/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][6]_C/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][6]_LDC/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][6]_P/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][7]_C/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][7]_LDC/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][7]_P/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][8]_C/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][8]_LDC/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][8]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][9]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][9]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[2][9]_P/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][0]_C/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][0]_LDC/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][0]_P/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][10]_C/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][10]_LDC/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][10]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][11]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][11]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][11]_P/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][12]_C/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][12]_LDC/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][12]_P/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][13]_C/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][13]_LDC/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][13]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][14]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][14]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][14]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][15]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][15]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][15]_P/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][16]_C/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][16]_LDC/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][16]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][17]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][17]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][17]_P/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][18]_C/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][18]_LDC/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][18]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][19]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][19]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][19]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][1]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][1]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][1]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][20]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][20]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][20]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][21]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][21]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][21]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][22]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][22]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][22]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][23]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][23]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][23]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][24]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][24]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][24]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][25]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][25]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][25]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][26]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][26]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][26]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][27]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][27]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][27]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][28]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][28]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][28]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][29]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][29]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][29]_P/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][2]_C/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][2]_LDC/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][31]_P/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][3]_C/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][3]_LDC/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][3]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][4]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][4]_P/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][5]_C/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][5]_LDC/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][5]_P/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][6]_C/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][6]_LDC/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][6]_P/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][7]_C/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][7]_LDC/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][7]_P/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][8]_C/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][8]_LDC/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][8]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][9]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][9]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[3][9]_P/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][0]_C/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][0]_LDC/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][0]_P/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][10]_C/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][10]_LDC/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][10]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][11]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][11]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][11]_P/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][12]_C/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][12]_LDC/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][12]_P/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][13]_C/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][13]_LDC/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][13]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][14]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][14]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][14]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][15]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][15]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][15]_P/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][16]_C/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][16]_LDC/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][16]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][17]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][17]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][17]_P/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][18]_C/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][18]_LDC/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][18]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][19]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][19]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][19]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][1]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][1]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][1]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][20]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][20]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][20]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][21]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][21]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][21]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][22]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][22]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][22]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][23]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][23]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][23]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][24]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][24]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][24]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][25]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][25]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][25]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][26]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][26]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][26]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][27]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][27]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][27]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][28]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][28]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][28]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][29]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][29]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][29]_P/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][2]_C/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][2]_LDC/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][31]_P/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][3]_C/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][3]_LDC/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][3]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][4]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][4]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][4]_P/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][5]_C/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][5]_LDC/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][5]_P/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][6]_C/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][6]_LDC/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][6]_P/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][7]_C/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][7]_LDC/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][7]_P/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][8]_C/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][8]_LDC/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][8]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][9]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][9]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[4][9]_P/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][0]_C/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][0]_LDC/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][0]_P/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][10]_C/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][10]_LDC/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][10]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][11]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][11]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][11]_P/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][12]_C/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][12]_LDC/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][12]_P/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][13]_C/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][13]_LDC/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][13]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][14]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][14]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][14]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][15]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][15]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][15]_P/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][16]_C/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][16]_LDC/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][16]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][17]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][17]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][17]_P/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][18]_C/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][18]_LDC/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][18]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][19]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][19]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][1]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][1]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][1]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][20]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][20]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][20]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][21]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][21]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][21]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][22]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][22]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][22]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][23]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][23]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][23]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][24]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][24]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][24]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][25]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][25]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][25]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][26]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][26]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][26]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][27]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][27]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][27]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][28]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][28]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][28]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][29]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][29]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][29]_P/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][2]_C/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][2]_LDC/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][31]_P/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][3]_C/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][3]_LDC/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][3]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][4]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][4]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][4]_P/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][5]_C/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][5]_LDC/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][5]_P/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][6]_C/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][6]_LDC/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][6]_P/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][7]_C/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][7]_LDC/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][7]_P/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][8]_C/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][8]_LDC/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][8]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][9]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][9]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[5][9]_P/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][0]_C/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][0]_LDC/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][0]_P/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][10]_C/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][10]_LDC/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][10]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][11]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][11]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][11]_P/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][12]_C/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][12]_LDC/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][12]_P/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][13]_C/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][13]_LDC/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][13]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][14]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][14]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][14]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][15]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][15]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][15]_P/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][16]_C/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][16]_LDC/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][16]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][17]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][17]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][17]_P/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][18]_C/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][18]_LDC/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][18]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][19]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][19]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][19]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][1]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][1]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][1]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][20]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][20]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][20]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][21]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][21]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][21]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][22]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][22]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][22]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][23]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][23]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][23]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][24]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][24]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][24]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][25]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][25]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][25]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][26]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][26]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][26]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][27]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][27]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][27]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][28]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][28]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][28]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][29]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][29]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][29]_P/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][2]_C/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][2]_LDC/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][31]_P/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][3]_C/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][3]_LDC/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][3]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][4]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][4]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][4]_P/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][5]_C/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][5]_LDC/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][5]_P/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][6]_C/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][6]_LDC/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][6]_P/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][7]_C/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][7]_LDC/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][7]_P/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][8]_C/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][8]_LDC/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][8]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][9]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][9]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[6][9]_P/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][0]_C/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][0]_LDC/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][0]_P/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][10]_C/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][10]_LDC/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][10]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][11]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][11]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][11]_P/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][12]_C/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][12]_LDC/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][12]_P/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][13]_C/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][13]_LDC/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][13]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][14]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][14]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][14]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][15]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][15]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][15]_P/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][16]_C/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][16]_LDC/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][16]_P/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][17]_C/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][17]_LDC/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][17]_P/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][18]_C/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][18]_LDC/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][18]_P/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][19]_C/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][19]_LDC/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][19]_P/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][1]_C/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][1]_LDC/Q (HIGH)

 There are 176 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][1]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][20]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][20]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][20]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][21]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][21]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][21]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][22]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][22]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][22]_P/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][23]_C/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][23]_LDC/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][23]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][24]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][24]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][24]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][25]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][25]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][25]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][26]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][26]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][26]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][27]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][27]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][27]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][28]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][28]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][28]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][29]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][29]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][29]_P/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][2]_C/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][2]_LDC/Q (HIGH)

 There are 168 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][31]_P/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][3]_C/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][3]_LDC/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][3]_P/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][4]_C/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][4]_LDC/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][4]_P/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][5]_C/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][5]_LDC/Q (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][5]_P/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][6]_C/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][6]_LDC/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][6]_P/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][7]_C/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][7]_LDC/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][7]_P/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][8]_C/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][8]_LDC/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][8]_P/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][9]_C/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][9]_LDC/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/core_register/r_reg_reg[7][9]_P/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/flags/r_data_reg[1]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/flags/r_data_reg[1]_LDC/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/flags/r_data_reg[1]_P/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[10]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[1]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[2]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[3]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[4]/Q (HIGH)

 There are 241 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[6]/Q (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[8]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: tl/datapath_inst/instruction_register/r_data_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1403)
---------------------------------------------------
 There are 1403 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     23.676        0.000                      0                   49        0.239        0.000                      0                   49       15.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 16.000}     32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        23.676        0.000                      0                   49        0.239        0.000                      0                   49       15.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       23.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.676ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.740ns  (logic 2.342ns (30.258%)  route 5.398ns (69.742%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 36.896 - 32.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.677     5.346    dc/clk_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 f  dc/r_counter_20k_reg[11]/Q
                         net (fo=2, routed)           0.809     6.673    dc/r_counter_20k_reg[11]
    SLICE_X21Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.797 r  dc/r_counter_20k[0]_i_5/O
                         net (fo=1, routed)           0.940     7.737    dc/r_counter_20k[0]_i_5_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.861 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.333     8.194    dc/data0
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.318 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.318    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.220 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.812    10.032    dc/sel0[10]
    SLICE_X19Y48         LUT4 (Prop_lut4_I0_O)        0.302    10.334 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           1.044    11.378    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.502 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.812    12.313    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.437 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.649    13.086    dc/r_counter_20k
    SLICE_X20Y49         FDRE                                         r  dc/r_counter_20k_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    36.896    dc/clk_IBUF_BUFG
    SLICE_X20Y49         FDRE                                         r  dc/r_counter_20k_reg[12]/C
                         clock pessimism              0.425    37.321    
                         clock uncertainty           -0.035    37.285    
    SLICE_X20Y49         FDRE (Setup_fdre_C_R)       -0.524    36.761    dc/r_counter_20k_reg[12]
  -------------------------------------------------------------------
                         required time                         36.761    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                 23.676    

Slack (MET) :             23.676ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.740ns  (logic 2.342ns (30.258%)  route 5.398ns (69.742%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 36.896 - 32.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.677     5.346    dc/clk_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 f  dc/r_counter_20k_reg[11]/Q
                         net (fo=2, routed)           0.809     6.673    dc/r_counter_20k_reg[11]
    SLICE_X21Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.797 r  dc/r_counter_20k[0]_i_5/O
                         net (fo=1, routed)           0.940     7.737    dc/r_counter_20k[0]_i_5_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.861 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.333     8.194    dc/data0
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.318 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.318    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.220 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.812    10.032    dc/sel0[10]
    SLICE_X19Y48         LUT4 (Prop_lut4_I0_O)        0.302    10.334 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           1.044    11.378    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.502 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.812    12.313    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.437 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.649    13.086    dc/r_counter_20k
    SLICE_X20Y49         FDRE                                         r  dc/r_counter_20k_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    36.896    dc/clk_IBUF_BUFG
    SLICE_X20Y49         FDRE                                         r  dc/r_counter_20k_reg[13]/C
                         clock pessimism              0.425    37.321    
                         clock uncertainty           -0.035    37.285    
    SLICE_X20Y49         FDRE (Setup_fdre_C_R)       -0.524    36.761    dc/r_counter_20k_reg[13]
  -------------------------------------------------------------------
                         required time                         36.761    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                 23.676    

Slack (MET) :             23.676ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.740ns  (logic 2.342ns (30.258%)  route 5.398ns (69.742%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 36.896 - 32.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.677     5.346    dc/clk_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 f  dc/r_counter_20k_reg[11]/Q
                         net (fo=2, routed)           0.809     6.673    dc/r_counter_20k_reg[11]
    SLICE_X21Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.797 r  dc/r_counter_20k[0]_i_5/O
                         net (fo=1, routed)           0.940     7.737    dc/r_counter_20k[0]_i_5_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.861 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.333     8.194    dc/data0
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.318 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.318    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.220 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.812    10.032    dc/sel0[10]
    SLICE_X19Y48         LUT4 (Prop_lut4_I0_O)        0.302    10.334 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           1.044    11.378    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.502 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.812    12.313    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.437 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.649    13.086    dc/r_counter_20k
    SLICE_X20Y49         FDRE                                         r  dc/r_counter_20k_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    36.896    dc/clk_IBUF_BUFG
    SLICE_X20Y49         FDRE                                         r  dc/r_counter_20k_reg[14]/C
                         clock pessimism              0.425    37.321    
                         clock uncertainty           -0.035    37.285    
    SLICE_X20Y49         FDRE (Setup_fdre_C_R)       -0.524    36.761    dc/r_counter_20k_reg[14]
  -------------------------------------------------------------------
                         required time                         36.761    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                 23.676    

Slack (MET) :             23.676ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.740ns  (logic 2.342ns (30.258%)  route 5.398ns (69.742%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 36.896 - 32.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.677     5.346    dc/clk_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 f  dc/r_counter_20k_reg[11]/Q
                         net (fo=2, routed)           0.809     6.673    dc/r_counter_20k_reg[11]
    SLICE_X21Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.797 r  dc/r_counter_20k[0]_i_5/O
                         net (fo=1, routed)           0.940     7.737    dc/r_counter_20k[0]_i_5_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.861 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.333     8.194    dc/data0
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.318 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.318    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.220 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.812    10.032    dc/sel0[10]
    SLICE_X19Y48         LUT4 (Prop_lut4_I0_O)        0.302    10.334 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           1.044    11.378    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.502 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.812    12.313    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.437 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.649    13.086    dc/r_counter_20k
    SLICE_X20Y49         FDRE                                         r  dc/r_counter_20k_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    36.896    dc/clk_IBUF_BUFG
    SLICE_X20Y49         FDRE                                         r  dc/r_counter_20k_reg[15]/C
                         clock pessimism              0.425    37.321    
                         clock uncertainty           -0.035    37.285    
    SLICE_X20Y49         FDRE (Setup_fdre_C_R)       -0.524    36.761    dc/r_counter_20k_reg[15]
  -------------------------------------------------------------------
                         required time                         36.761    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                 23.676    

Slack (MET) :             23.689ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 2.342ns (30.315%)  route 5.383ns (69.685%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 36.895 - 32.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.677     5.346    dc/clk_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 f  dc/r_counter_20k_reg[11]/Q
                         net (fo=2, routed)           0.809     6.673    dc/r_counter_20k_reg[11]
    SLICE_X21Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.797 r  dc/r_counter_20k[0]_i_5/O
                         net (fo=1, routed)           0.940     7.737    dc/r_counter_20k[0]_i_5_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.861 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.333     8.194    dc/data0
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.318 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.318    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.220 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.812    10.032    dc/sel0[10]
    SLICE_X19Y48         LUT4 (Prop_lut4_I0_O)        0.302    10.334 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           1.044    11.378    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.502 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.812    12.313    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.437 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.634    13.071    dc/r_counter_20k
    SLICE_X20Y46         FDRE                                         r  dc/r_counter_20k_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    36.895    dc/clk_IBUF_BUFG
    SLICE_X20Y46         FDRE                                         r  dc/r_counter_20k_reg[0]/C
                         clock pessimism              0.425    37.320    
                         clock uncertainty           -0.035    37.284    
    SLICE_X20Y46         FDRE (Setup_fdre_C_R)       -0.524    36.760    dc/r_counter_20k_reg[0]
  -------------------------------------------------------------------
                         required time                         36.760    
                         arrival time                         -13.071    
  -------------------------------------------------------------------
                         slack                                 23.689    

Slack (MET) :             23.689ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 2.342ns (30.315%)  route 5.383ns (69.685%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 36.895 - 32.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.677     5.346    dc/clk_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 f  dc/r_counter_20k_reg[11]/Q
                         net (fo=2, routed)           0.809     6.673    dc/r_counter_20k_reg[11]
    SLICE_X21Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.797 r  dc/r_counter_20k[0]_i_5/O
                         net (fo=1, routed)           0.940     7.737    dc/r_counter_20k[0]_i_5_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.861 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.333     8.194    dc/data0
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.318 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.318    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.220 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.812    10.032    dc/sel0[10]
    SLICE_X19Y48         LUT4 (Prop_lut4_I0_O)        0.302    10.334 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           1.044    11.378    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.502 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.812    12.313    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.437 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.634    13.071    dc/r_counter_20k
    SLICE_X20Y46         FDRE                                         r  dc/r_counter_20k_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    36.895    dc/clk_IBUF_BUFG
    SLICE_X20Y46         FDRE                                         r  dc/r_counter_20k_reg[1]/C
                         clock pessimism              0.425    37.320    
                         clock uncertainty           -0.035    37.284    
    SLICE_X20Y46         FDRE (Setup_fdre_C_R)       -0.524    36.760    dc/r_counter_20k_reg[1]
  -------------------------------------------------------------------
                         required time                         36.760    
                         arrival time                         -13.071    
  -------------------------------------------------------------------
                         slack                                 23.689    

Slack (MET) :             23.689ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 2.342ns (30.315%)  route 5.383ns (69.685%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 36.895 - 32.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.677     5.346    dc/clk_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 f  dc/r_counter_20k_reg[11]/Q
                         net (fo=2, routed)           0.809     6.673    dc/r_counter_20k_reg[11]
    SLICE_X21Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.797 r  dc/r_counter_20k[0]_i_5/O
                         net (fo=1, routed)           0.940     7.737    dc/r_counter_20k[0]_i_5_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.861 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.333     8.194    dc/data0
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.318 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.318    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.220 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.812    10.032    dc/sel0[10]
    SLICE_X19Y48         LUT4 (Prop_lut4_I0_O)        0.302    10.334 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           1.044    11.378    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.502 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.812    12.313    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.437 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.634    13.071    dc/r_counter_20k
    SLICE_X20Y46         FDRE                                         r  dc/r_counter_20k_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    36.895    dc/clk_IBUF_BUFG
    SLICE_X20Y46         FDRE                                         r  dc/r_counter_20k_reg[2]/C
                         clock pessimism              0.425    37.320    
                         clock uncertainty           -0.035    37.284    
    SLICE_X20Y46         FDRE (Setup_fdre_C_R)       -0.524    36.760    dc/r_counter_20k_reg[2]
  -------------------------------------------------------------------
                         required time                         36.760    
                         arrival time                         -13.071    
  -------------------------------------------------------------------
                         slack                                 23.689    

Slack (MET) :             23.689ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.725ns  (logic 2.342ns (30.315%)  route 5.383ns (69.685%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 36.895 - 32.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.677     5.346    dc/clk_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 f  dc/r_counter_20k_reg[11]/Q
                         net (fo=2, routed)           0.809     6.673    dc/r_counter_20k_reg[11]
    SLICE_X21Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.797 r  dc/r_counter_20k[0]_i_5/O
                         net (fo=1, routed)           0.940     7.737    dc/r_counter_20k[0]_i_5_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.861 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.333     8.194    dc/data0
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.318 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.318    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.220 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.812    10.032    dc/sel0[10]
    SLICE_X19Y48         LUT4 (Prop_lut4_I0_O)        0.302    10.334 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           1.044    11.378    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.502 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.812    12.313    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.437 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.634    13.071    dc/r_counter_20k
    SLICE_X20Y46         FDRE                                         r  dc/r_counter_20k_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    36.895    dc/clk_IBUF_BUFG
    SLICE_X20Y46         FDRE                                         r  dc/r_counter_20k_reg[3]/C
                         clock pessimism              0.425    37.320    
                         clock uncertainty           -0.035    37.284    
    SLICE_X20Y46         FDRE (Setup_fdre_C_R)       -0.524    36.760    dc/r_counter_20k_reg[3]
  -------------------------------------------------------------------
                         required time                         36.760    
                         arrival time                         -13.071    
  -------------------------------------------------------------------
                         slack                                 23.689    

Slack (MET) :             23.839ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 2.342ns (30.809%)  route 5.260ns (69.191%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 36.896 - 32.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.677     5.346    dc/clk_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 f  dc/r_counter_20k_reg[11]/Q
                         net (fo=2, routed)           0.809     6.673    dc/r_counter_20k_reg[11]
    SLICE_X21Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.797 r  dc/r_counter_20k[0]_i_5/O
                         net (fo=1, routed)           0.940     7.737    dc/r_counter_20k[0]_i_5_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.861 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.333     8.194    dc/data0
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.318 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.318    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.220 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.812    10.032    dc/sel0[10]
    SLICE_X19Y48         LUT4 (Prop_lut4_I0_O)        0.302    10.334 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           1.044    11.378    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.502 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.812    12.313    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.437 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.510    12.947    dc/r_counter_20k
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    36.896    dc/clk_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[10]/C
                         clock pessimism              0.450    37.346    
                         clock uncertainty           -0.035    37.310    
    SLICE_X20Y48         FDRE (Setup_fdre_C_R)       -0.524    36.786    dc/r_counter_20k_reg[10]
  -------------------------------------------------------------------
                         required time                         36.786    
                         arrival time                         -12.947    
  -------------------------------------------------------------------
                         slack                                 23.839    

Slack (MET) :             23.839ns  (required time - arrival time)
  Source:                 dc/r_counter_20k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sys_clk_pin rise@32.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 2.342ns (30.809%)  route 5.260ns (69.191%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 36.896 - 32.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.677     5.346    dc/clk_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     5.864 f  dc/r_counter_20k_reg[11]/Q
                         net (fo=2, routed)           0.809     6.673    dc/r_counter_20k_reg[11]
    SLICE_X21Y49         LUT6 (Prop_lut6_I3_O)        0.124     6.797 r  dc/r_counter_20k[0]_i_5/O
                         net (fo=1, routed)           0.940     7.737    dc/r_counter_20k[0]_i_5_n_0
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.861 r  dc/r_counter_20k[0]_i_3/O
                         net (fo=2, routed)           0.333     8.194    dc/data0
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.318 r  dc/r_counter_10k[3]_i_2/O
                         net (fo=1, routed)           0.000     8.318    dc/r_counter_10k[3]_i_2_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.850 r  dc/r_counter_10k_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.850    dc/r_counter_10k_reg[3]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.964 r  dc/r_counter_10k_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.964    dc/r_counter_10k_reg[5]_i_1_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.220 f  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.812    10.032    dc/sel0[10]
    SLICE_X19Y48         LUT4 (Prop_lut4_I0_O)        0.302    10.334 f  dc/r_counter_10k[11]_i_3/O
                         net (fo=3, routed)           1.044    11.378    dc/r_counter_10k[11]_i_3_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.124    11.502 f  dc/r_counter_10k[6]_i_2/O
                         net (fo=4, routed)           0.812    12.313    dc/r_counter_10k[6]_i_2_n_0
    SLICE_X21Y46         LUT4 (Prop_lut4_I2_O)        0.124    12.437 r  dc/r_counter_20k[0]_i_1/O
                         net (fo=16, routed)          0.510    12.947    dc/r_counter_20k
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    35.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    36.896    dc/clk_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[11]/C
                         clock pessimism              0.450    37.346    
                         clock uncertainty           -0.035    37.310    
    SLICE_X20Y48         FDRE (Setup_fdre_C_R)       -0.524    36.786    dc/r_counter_20k_reg[11]
  -------------------------------------------------------------------
                         required time                         36.786    
                         arrival time                         -12.947    
  -------------------------------------------------------------------
                         slack                                 23.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dc/r_counter_10k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_10k_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.477    dc/clk_IBUF_BUFG
    SLICE_X18Y45         FDRE                                         r  dc/r_counter_10k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dc/r_counter_10k_reg[0]/Q
                         net (fo=2, routed)           0.076     1.695    dc/r_counter_10k_reg_n_0_[0]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.819 r  dc/r_counter_10k_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.819    dc/sel0[1]
    SLICE_X18Y45         FDRE                                         r  dc/r_counter_10k_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.992    dc/clk_IBUF_BUFG
    SLICE_X18Y45         FDRE                                         r  dc/r_counter_10k_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.102     1.579    dc/r_counter_10k_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dc/r_counter_20k_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    dc/clk_IBUF_BUFG
    SLICE_X20Y49         FDRE                                         r  dc/r_counter_20k_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dc/r_counter_20k_reg[14]/Q
                         net (fo=2, routed)           0.125     1.765    dc/r_counter_20k_reg[14]
    SLICE_X20Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  dc/r_counter_20k_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    dc/r_counter_20k_reg[12]_i_1_n_5
    SLICE_X20Y49         FDRE                                         r  dc/r_counter_20k_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.992    dc/clk_IBUF_BUFG
    SLICE_X20Y49         FDRE                                         r  dc/r_counter_20k_reg[14]/C
                         clock pessimism             -0.517     1.475    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.134     1.609    dc/r_counter_20k_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dc/r_counter_20k_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    dc/clk_IBUF_BUFG
    SLICE_X20Y47         FDRE                                         r  dc/r_counter_20k_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dc/r_counter_20k_reg[6]/Q
                         net (fo=2, routed)           0.126     1.765    dc/r_counter_20k_reg[6]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  dc/r_counter_20k_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    dc/r_counter_20k_reg[4]_i_1_n_5
    SLICE_X20Y47         FDRE                                         r  dc/r_counter_20k_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.992    dc/clk_IBUF_BUFG
    SLICE_X20Y47         FDRE                                         r  dc/r_counter_20k_reg[6]/C
                         clock pessimism             -0.517     1.475    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.134     1.609    dc/r_counter_20k_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dc/r_counter_20k_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    dc/clk_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dc/r_counter_20k_reg[10]/Q
                         net (fo=2, routed)           0.127     1.766    dc/r_counter_20k_reg[10]
    SLICE_X20Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  dc/r_counter_20k_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    dc/r_counter_20k_reg[8]_i_1_n_5
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.992    dc/clk_IBUF_BUFG
    SLICE_X20Y48         FDRE                                         r  dc/r_counter_20k_reg[10]/C
                         clock pessimism             -0.517     1.475    
    SLICE_X20Y48         FDRE (Hold_fdre_C_D)         0.134     1.609    dc/r_counter_20k_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dc/r_counter_10k_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_10k_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.478    dc/clk_IBUF_BUFG
    SLICE_X18Y47         FDRE                                         r  dc/r_counter_10k_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dc/r_counter_10k_reg[10]/Q
                         net (fo=1, routed)           0.121     1.741    dc/r_counter_10k_reg_n_0_[10]
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  dc/r_counter_10k_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.852    dc/sel0[10]
    SLICE_X18Y47         FDRE                                         r  dc/r_counter_10k_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.993    dc/clk_IBUF_BUFG
    SLICE_X18Y47         FDRE                                         r  dc/r_counter_10k_reg[10]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.102     1.580    dc/r_counter_10k_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dc/r_counter_10k_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_10k_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.478    dc/clk_IBUF_BUFG
    SLICE_X18Y48         FDRE                                         r  dc/r_counter_10k_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dc/r_counter_10k_reg[14]/Q
                         net (fo=1, routed)           0.121     1.741    dc/r_counter_10k_reg_n_0_[14]
    SLICE_X18Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  dc/r_counter_10k_reg[15]_i_1/O[2]
                         net (fo=4, routed)           0.000     1.852    dc/sel0[14]
    SLICE_X18Y48         FDRE                                         r  dc/r_counter_10k_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.993    dc/clk_IBUF_BUFG
    SLICE_X18Y48         FDRE                                         r  dc/r_counter_10k_reg[14]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.102     1.580    dc/r_counter_10k_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dc/r_counter_10k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_10k_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.318ns (80.621%)  route 0.076ns (19.379%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.477    dc/clk_IBUF_BUFG
    SLICE_X18Y45         FDRE                                         r  dc/r_counter_10k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dc/r_counter_10k_reg[0]/Q
                         net (fo=2, routed)           0.076     1.695    dc/r_counter_10k_reg_n_0_[0]
    SLICE_X18Y45         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177     1.872 r  dc/r_counter_10k_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.872    dc/sel0[3]
    SLICE_X18Y45         FDRE                                         r  dc/r_counter_10k_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.992    dc/clk_IBUF_BUFG
    SLICE_X18Y45         FDRE                                         r  dc/r_counter_10k_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.102     1.579    dc/r_counter_10k_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dc/r_counter_10k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_10k_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.355ns (85.649%)  route 0.059ns (14.351%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.478    dc/clk_IBUF_BUFG
    SLICE_X19Y47         FDRE                                         r  dc/r_counter_10k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dc/r_counter_10k_reg[11]/Q
                         net (fo=1, routed)           0.059     1.679    dc/r_counter_10k_reg_n_0_[11]
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.839 r  dc/r_counter_10k_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.839    dc/r_counter_10k_reg[10]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.893 r  dc/r_counter_10k_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.893    dc/sel0[12]
    SLICE_X18Y48         FDRE                                         r  dc/r_counter_10k_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.993    dc/clk_IBUF_BUFG
    SLICE_X18Y48         FDRE                                         r  dc/r_counter_10k_reg[12]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.102     1.596    dc/r_counter_10k_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dc/r_counter_20k_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    dc/clk_IBUF_BUFG
    SLICE_X20Y49         FDRE                                         r  dc/r_counter_20k_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dc/r_counter_20k_reg[14]/Q
                         net (fo=2, routed)           0.125     1.765    dc/r_counter_20k_reg[14]
    SLICE_X20Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.911 r  dc/r_counter_20k_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    dc/r_counter_20k_reg[12]_i_1_n_4
    SLICE_X20Y49         FDRE                                         r  dc/r_counter_20k_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.992    dc/clk_IBUF_BUFG
    SLICE_X20Y49         FDRE                                         r  dc/r_counter_20k_reg[15]/C
                         clock pessimism             -0.517     1.475    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.134     1.609    dc/r_counter_20k_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dc/r_counter_20k_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dc/r_counter_20k_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    dc/clk_IBUF_BUFG
    SLICE_X20Y47         FDRE                                         r  dc/r_counter_20k_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dc/r_counter_20k_reg[6]/Q
                         net (fo=2, routed)           0.126     1.765    dc/r_counter_20k_reg[6]
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.911 r  dc/r_counter_20k_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    dc/r_counter_20k_reg[4]_i_1_n_4
    SLICE_X20Y47         FDRE                                         r  dc/r_counter_20k_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.992    dc/clk_IBUF_BUFG
    SLICE_X20Y47         FDRE                                         r  dc/r_counter_20k_reg[7]/C
                         clock pessimism             -0.517     1.475    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.134     1.609    dc/r_counter_20k_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         32.000      29.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X21Y46    dc/clk_5hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X18Y45    dc/r_counter_10k_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X18Y47    dc/r_counter_10k_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X19Y47    dc/r_counter_10k_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X18Y48    dc/r_counter_10k_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X18Y48    dc/r_counter_10k_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X18Y48    dc/r_counter_10k_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X18Y48    dc/r_counter_10k_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         32.000      31.000     SLICE_X18Y45    dc/r_counter_10k_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X21Y46    dc/clk_5hz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X21Y46    dc/clk_5hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X18Y45    dc/r_counter_10k_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X18Y45    dc/r_counter_10k_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X18Y47    dc/r_counter_10k_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X18Y47    dc/r_counter_10k_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X19Y47    dc/r_counter_10k_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X19Y47    dc/r_counter_10k_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X18Y48    dc/r_counter_10k_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X18Y48    dc/r_counter_10k_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X21Y46    dc/clk_5hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X21Y46    dc/clk_5hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X18Y45    dc/r_counter_10k_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X18Y45    dc/r_counter_10k_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X18Y47    dc/r_counter_10k_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X18Y47    dc/r_counter_10k_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X19Y47    dc/r_counter_10k_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X19Y47    dc/r_counter_10k_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X18Y48    dc/r_counter_10k_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.000      15.500     SLICE_X18Y48    dc/r_counter_10k_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1407 Endpoints
Min Delay          1407 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[3][30]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        321.629ns  (logic 86.912ns (27.022%)  route 234.717ns (72.978%))
  Logic Levels:           293  (CARRY4=67 IBUF=1 LDCE=33 LUT2=4 LUT3=59 LUT4=2 LUT5=58 LUT6=69)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_n_IBUF_inst/O
                         net (fo=515, routed)        13.590    15.079    tl/datapath_inst/instruction_register/rst_n_IBUF
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.203 r  tl/datapath_inst/instruction_register/r_reg_reg[4][3]_LDC_i_2/O
                         net (fo=2, routed)           0.399    15.602    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_1
    SLICE_X39Y30         LDCE (SetClr_ldce_CLR_Q)     0.885    16.487 f  tl/datapath_inst/core_register/r_reg_reg[4][3]_LDC/Q
                         net (fo=1, routed)           0.798    17.286    tl/datapath_inst/core_register_n_156
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.410 r  tl/datapath_inst/r_reg[4][3]_C_i_1/O
                         net (fo=3, routed)           0.934    18.343    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_2
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20/O
                         net (fo=2, routed)           1.412    19.879    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20_n_0
    SLICE_X34Y41         LUT5 (Prop_lut5_I2_O)        0.124    20.003 r  tl/datapath_inst/core_register/i__carry_i_15/O
                         net (fo=1, routed)           0.000    20.003    tl/datapath_inst/core_register/i__carry_i_15_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.258 r  tl/datapath_inst/core_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.655    20.913    tl/control_unit_inst/data0[3]
    SLICE_X35Y41         LUT3 (Prop_lut3_I2_O)        0.307    21.220 r  tl/control_unit_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.220    tl/datapath_inst/alu_inst/S[3]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.621 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.621    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.934 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303    22.237    tl/control_unit_inst/data1[7]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.306    22.543 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_6/O
                         net (fo=16, routed)          2.337    24.881    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.005 r  tl/datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_2/O
                         net (fo=2, routed)           0.625    25.630    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_1
    SLICE_X32Y28         LDCE (SetClr_ldce_CLR_Q)     0.898    26.528 f  tl/datapath_inst/core_register/r_reg_reg[3][7]_LDC/Q
                         net (fo=1, routed)           0.761    27.289    tl/datapath_inst/core_register_n_184
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.124    27.413 f  tl/datapath_inst/r_reg[3][7]_C_i_1/O
                         net (fo=3, routed)           1.017    28.430    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_2
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    28.554 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14/O
                         net (fo=2, routed)           1.191    29.745    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.869 f  tl/datapath_inst/core_register/i__carry__0_i_9/O
                         net (fo=2, routed)           0.801    30.671    tl/control_unit_inst/_inferred__1/i__carry__0_2
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.124    30.795 r  tl/control_unit_inst/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.795    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.196 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.196    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.509 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.303    31.812    tl/control_unit_inst/data1[11]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.306    32.118 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_6/O
                         net (fo=16, routed)          1.582    33.700    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.124    33.824 r  tl/datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_2/O
                         net (fo=2, routed)           0.677    34.501    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_1
    SLICE_X37Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    35.386 f  tl/datapath_inst/core_register/r_reg_reg[2][11]_LDC/Q
                         net (fo=1, routed)           0.797    36.183    tl/datapath_inst/core_register_n_212
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124    36.307 f  tl/datapath_inst/r_reg[2][11]_C_i_1/O
                         net (fo=3, routed)           0.903    37.210    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    37.334 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14/O
                         net (fo=2, routed)           1.264    38.598    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I0_O)        0.124    38.722 f  tl/datapath_inst/core_register/i__carry__1_i_9/O
                         net (fo=2, routed)           0.820    39.542    tl/control_unit_inst/_inferred__1/i__carry__1_2
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.124    39.666 r  tl/control_unit_inst/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    39.666    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.067 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.067    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.380 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.323    40.703    tl/control_unit_inst/data1[15]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.306    41.009 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_6/O
                         net (fo=16, routed)          1.805    42.813    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.937 r  tl/datapath_inst/instruction_register/r_reg_reg[6][15]_LDC_i_2/O
                         net (fo=2, routed)           0.809    43.746    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_1
    SLICE_X22Y38         LDCE (SetClr_ldce_CLR_Q)     0.885    44.631 f  tl/datapath_inst/core_register/r_reg_reg[6][15]_LDC/Q
                         net (fo=1, routed)           0.426    45.057    tl/datapath_inst/core_register_n_80
    SLICE_X22Y39         LUT3 (Prop_lut3_I1_O)        0.124    45.181 f  tl/datapath_inst/r_reg[6][15]_C_i_1/O
                         net (fo=3, routed)           0.432    45.612    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_2
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.124    45.736 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15/O
                         net (fo=2, routed)           1.297    47.033    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124    47.157 f  tl/datapath_inst/core_register/i__carry__2_i_9/O
                         net (fo=2, routed)           0.803    47.960    tl/control_unit_inst/_inferred__1/i__carry__2_2
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    48.084 r  tl/control_unit_inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    48.084    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.485 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.485    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.798 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.669    49.467    tl/control_unit_inst/data1[19]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.306    49.773 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_6/O
                         net (fo=16, routed)          1.763    51.536    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    51.660 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2/O
                         net (fo=2, routed)           0.532    52.192    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898    53.090 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.261    53.351    tl/datapath_inst/core_register_n_108
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.124    53.475 f  tl/datapath_inst/r_reg[5][19]_C_i_1/O
                         net (fo=3, routed)           1.147    54.622    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124    54.746 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15/O
                         net (fo=2, routed)           0.955    55.701    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124    55.825 f  tl/datapath_inst/core_register/i__carry__3_i_9/O
                         net (fo=2, routed)           0.817    56.642    tl/control_unit_inst/_inferred__1/i__carry__3_2
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124    56.766 r  tl/control_unit_inst/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    56.766    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.167 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    57.167    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.480 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.417    57.897    tl/control_unit_inst/data1[23]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.306    58.203 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_6/O
                         net (fo=16, routed)          2.139    60.342    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    60.466 r  tl/datapath_inst/instruction_register/r_reg_reg[7][23]_LDC_i_2/O
                         net (fo=2, routed)           0.673    61.139    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_1
    SLICE_X31Y65         LDCE (SetClr_ldce_CLR_Q)     0.885    62.024 f  tl/datapath_inst/core_register/r_reg_reg[7][23]_LDC/Q
                         net (fo=1, routed)           0.402    62.427    tl/datapath_inst/core_register_n_40
    SLICE_X31Y64         LUT3 (Prop_lut3_I1_O)        0.124    62.551 f  tl/datapath_inst/r_reg[7][23]_C_i_1/O
                         net (fo=3, routed)           1.299    63.850    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_2
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    63.974 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15/O
                         net (fo=2, routed)           0.971    64.944    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I2_O)        0.124    65.068 f  tl/datapath_inst/core_register/i__carry__4_i_9/O
                         net (fo=2, routed)           0.803    65.871    tl/control_unit_inst/_inferred__1/i__carry__4_2
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.124    65.995 r  tl/control_unit_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    65.995    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.396 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.396    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.709 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           1.022    67.731    tl/control_unit_inst/data1[27]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.306    68.037 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_6/O
                         net (fo=16, routed)          1.345    69.382    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    69.506 r  tl/datapath_inst/instruction_register/r_reg_reg[3][27]_LDC_i_2/O
                         net (fo=2, routed)           0.717    70.222    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_1
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    71.107 f  tl/datapath_inst/core_register/r_reg_reg[3][27]_LDC/Q
                         net (fo=1, routed)           0.968    72.076    tl/datapath_inst/core_register_n_164
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    72.200 f  tl/datapath_inst/r_reg[3][27]_C_i_1/O
                         net (fo=3, routed)           0.820    73.020    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_2
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124    73.144 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14/O
                         net (fo=2, routed)           0.834    73.977    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    74.101 f  tl/datapath_inst/core_register/i__carry__5_i_9/O
                         net (fo=2, routed)           0.730    74.831    tl/control_unit_inst/_inferred__1/i__carry__5_2
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.124    74.955 r  tl/control_unit_inst/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    74.955    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.356 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.356    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    75.669 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.802    76.472    tl/control_unit_inst/data1[31]
    SLICE_X35Y50         LUT5 (Prop_lut5_I0_O)        0.306    76.778 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_6/O
                         net (fo=16, routed)          1.636    78.414    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X36Y63         LUT6 (Prop_lut6_I5_O)        0.124    78.538 r  tl/datapath_inst/instruction_register/r_reg_reg[5][31]_LDC_i_2/O
                         net (fo=2, routed)           0.542    79.079    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_1
    SLICE_X36Y63         LDCE (SetClr_ldce_CLR_Q)     0.885    79.964 f  tl/datapath_inst/core_register/r_reg_reg[5][31]_LDC/Q
                         net (fo=1, routed)           0.502    80.466    tl/datapath_inst/core_register_n_96
    SLICE_X36Y63         LUT3 (Prop_lut3_I1_O)        0.124    80.590 r  tl/datapath_inst/r_reg[5][31]_C_i_1/O
                         net (fo=3, routed)           1.227    81.817    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    81.941 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20/O
                         net (fo=2, routed)           1.265    83.206    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    83.330 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.000    83.330    tl/datapath_inst/core_register/i__carry__6_i_21_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.706 r  tl/datapath_inst/core_register/i__carry__6_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.706    tl/datapath_inst/core_register/i__carry__6_i_12_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    83.960 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.460    85.420    tl/control_unit_inst/data0[32]
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.367    85.787 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.637    86.424    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X37Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    87.309 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           0.882    88.191    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.124    88.315 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.315    tl/datapath_inst/alu_inst/S[0]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.562 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.652    89.215    tl/control_unit_inst/data1[0]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.299    89.514 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          1.969    91.483    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124    91.607 r  tl/datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_2/O
                         net (fo=2, routed)           0.403    92.010    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_1
    SLICE_X36Y26         LDCE (SetClr_ldce_CLR_Q)     0.885    92.895 f  tl/datapath_inst/core_register/r_reg_reg[7][0]_LDC/Q
                         net (fo=1, routed)           0.670    93.565    tl/datapath_inst/core_register_n_63
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    93.689 r  tl/datapath_inst/r_reg[7][0]_C_i_1/O
                         net (fo=3, routed)           1.046    94.735    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.124    94.859 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26/O
                         net (fo=1, routed)           1.362    96.221    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124    96.345 r  tl/datapath_inst/core_register/i__carry_i_14/O
                         net (fo=3, routed)           0.659    97.005    tl/datapath_inst/instruction_register/DI[0]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124    97.129 r  tl/datapath_inst/instruction_register/i__carry_i_18/O
                         net (fo=1, routed)           0.000    97.129    tl/datapath_inst/core_register/S[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    97.381 r  tl/datapath_inst/core_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.316    97.697    tl/control_unit_inst/data0[0]
    SLICE_X33Y41         LUT4 (Prop_lut4_I3_O)        0.295    97.992 r  tl/control_unit_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.550    98.542    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    99.140 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.638    99.778    tl/control_unit_inst/data1[1]
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.303   100.081 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          1.782   101.863    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124   101.987 r  tl/datapath_inst/instruction_register/r_reg_reg[5][1]_LDC_i_2/O
                         net (fo=2, routed)           0.753   102.740    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_1
    SLICE_X43Y27         LDCE (SetClr_ldce_CLR_Q)     0.885   103.625 f  tl/datapath_inst/core_register/r_reg_reg[5][1]_LDC/Q
                         net (fo=1, routed)           0.498   104.123    tl/datapath_inst/core_register_n_126
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.124   104.247 r  tl/datapath_inst/r_reg[5][1]_C_i_1/O
                         net (fo=3, routed)           0.938   105.185    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_2
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.124   105.309 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24/O
                         net (fo=1, routed)           1.210   106.519    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124   106.643 r  tl/datapath_inst/core_register/i__carry_i_13/O
                         net (fo=4, routed)           1.046   107.688    tl/datapath_inst/instruction_register/DI[1]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   107.812 r  tl/datapath_inst/instruction_register/i__carry_i_17/O
                         net (fo=1, routed)           0.000   107.812    tl/datapath_inst/core_register/S[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.042 r  tl/datapath_inst/core_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.843   108.886    tl/control_unit_inst/data0[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I2_O)        0.306   109.192 r  tl/control_unit_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000   109.192    tl/datapath_inst/alu_inst/S[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   109.772 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.827   110.599    tl/control_unit_inst/data1[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.302   110.901 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          1.539   112.440    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   112.564 r  tl/datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_2/O
                         net (fo=2, routed)           0.403   112.967    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_1
    SLICE_X36Y34         LDCE (SetClr_ldce_CLR_Q)     0.885   113.852 f  tl/datapath_inst/core_register/r_reg_reg[2][2]_LDC/Q
                         net (fo=1, routed)           0.670   114.522    tl/datapath_inst/core_register_n_221
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124   114.646 r  tl/datapath_inst/r_reg[2][2]_C_i_1/O
                         net (fo=3, routed)           0.979   115.625    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_2
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124   115.749 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21/O
                         net (fo=1, routed)           1.103   116.852    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124   116.976 r  tl/datapath_inst/core_register/i__carry_i_12/O
                         net (fo=4, routed)           1.006   117.982    tl/datapath_inst/instruction_register/DI[2]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   118.106 r  tl/datapath_inst/instruction_register/i__carry_i_16/O
                         net (fo=1, routed)           0.000   118.106    tl/datapath_inst/core_register/S[2]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   118.486 r  tl/datapath_inst/core_register/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.486    tl/datapath_inst/core_register/i__carry_i_10_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   118.705 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.701   119.406    tl/control_unit_inst/data0[4]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.295   119.701 r  tl/control_unit_inst/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   119.701    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   119.948 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.760   120.708    tl/control_unit_inst/data1[4]
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.299   121.007 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          1.902   122.908    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124   123.032 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2/O
                         net (fo=2, routed)           0.487   123.519    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X26Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   124.404 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.723   125.127    tl/datapath_inst/core_register_n_187
    SLICE_X26Y27         LUT3 (Prop_lut3_I1_O)        0.124   125.251 r  tl/datapath_inst/r_reg[3][4]_C_i_1/O
                         net (fo=3, routed)           1.163   126.413    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X27Y36         LUT6 (Prop_lut6_I0_O)        0.124   126.537 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20/O
                         net (fo=2, routed)           1.320   127.857    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.124   127.981 r  tl/datapath_inst/core_register/i__carry__0_i_12/O
                         net (fo=2, routed)           0.942   128.923    tl/control_unit_inst/_inferred__1/i__carry__0
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.152   129.075 r  tl/control_unit_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   129.075    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   129.439 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.860   130.299    tl/control_unit_inst/data1[5]
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.303   130.602 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          1.887   132.489    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124   132.613 r  tl/datapath_inst/instruction_register/r_reg_reg[6][5]_LDC_i_2/O
                         net (fo=2, routed)           0.528   133.140    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_1
    SLICE_X31Y28         LDCE (SetClr_ldce_CLR_Q)     0.885   134.025 f  tl/datapath_inst/core_register/r_reg_reg[6][5]_LDC/Q
                         net (fo=1, routed)           0.760   134.785    tl/datapath_inst/core_register_n_90
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124   134.909 r  tl/datapath_inst/r_reg[6][5]_C_i_1/O
                         net (fo=3, routed)           0.977   135.886    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_2
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124   136.010 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19/O
                         net (fo=2, routed)           1.277   137.287    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   137.411 r  tl/datapath_inst/core_register/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000   137.411    tl/datapath_inst/core_register/i__carry__0_i_24_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   137.989 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           0.423   138.412    tl/control_unit_inst/data0[6]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.301   138.713 r  tl/control_unit_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   138.713    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[2]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   138.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.646   139.607    tl/control_unit_inst/data1[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.302   139.909 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          1.287   141.195    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X29Y31         LUT6 (Prop_lut6_I3_O)        0.124   141.319 r  tl/datapath_inst/instruction_register/r_reg_reg[6][6]_LDC_i_2/O
                         net (fo=2, routed)           0.639   141.959    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_1
    SLICE_X28Y31         LDCE (SetClr_ldce_CLR_Q)     0.898   142.857 f  tl/datapath_inst/core_register/r_reg_reg[6][6]_LDC/Q
                         net (fo=1, routed)           0.519   143.376    tl/datapath_inst/core_register_n_89
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124   143.500 r  tl/datapath_inst/r_reg[6][6]_C_i_1/O
                         net (fo=3, routed)           1.154   144.654    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124   144.778 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17/O
                         net (fo=2, routed)           1.230   146.008    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   146.132 r  tl/datapath_inst/core_register/i__carry__0_i_23/O
                         net (fo=1, routed)           0.000   146.132    tl/datapath_inst/core_register/i__carry__0_i_23_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   146.512 r  tl/datapath_inst/core_register/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000   146.512    tl/datapath_inst/core_register/i__carry__0_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.731 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.873   147.604    tl/control_unit_inst/data0[8]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.295   147.899 r  tl/control_unit_inst/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   147.899    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   148.146 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.870   149.016    tl/control_unit_inst/data1[8]
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.299   149.315 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          1.364   150.679    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124   150.803 r  tl/datapath_inst/instruction_register/r_reg_reg[2][8]_LDC_i_2/O
                         net (fo=2, routed)           1.162   151.965    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_1
    SLICE_X41Y37         LDCE (SetClr_ldce_CLR_Q)     0.885   152.850 f  tl/datapath_inst/core_register/r_reg_reg[2][8]_LDC/Q
                         net (fo=1, routed)           0.948   153.798    tl/datapath_inst/core_register_n_215
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124   153.922 r  tl/datapath_inst/r_reg[2][8]_C_i_1/O
                         net (fo=3, routed)           0.965   154.887    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_2
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124   155.011 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20/O
                         net (fo=2, routed)           1.551   156.562    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124   156.686 r  tl/datapath_inst/core_register/i__carry__1_i_12/O
                         net (fo=2, routed)           0.783   157.469    tl/control_unit_inst/_inferred__1/i__carry__1
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.150   157.619 r  tl/control_unit_inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000   157.619    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   157.983 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820   158.803    tl/control_unit_inst/data1[9]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.303   159.106 f  tl/control_unit_inst/r_reg_reg[1][9]_LDC_i_3/O
                         net (fo=16, routed)          2.378   161.484    tl/datapath_inst/instruction_register/r_rgf[9]
    SLICE_X42Y25         LUT6 (Prop_lut6_I5_O)        0.124   161.607 r  tl/datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_2/O
                         net (fo=2, routed)           0.677   162.284    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_1
    SLICE_X42Y25         LDCE (SetClr_ldce_CLR_Q)     0.898   163.182 f  tl/datapath_inst/core_register/r_reg_reg[5][9]_LDC/Q
                         net (fo=1, routed)           0.796   163.978    tl/datapath_inst/core_register_n_118
    SLICE_X42Y25         LUT3 (Prop_lut3_I1_O)        0.124   164.102 r  tl/datapath_inst/r_reg[5][9]_C_i_1/O
                         net (fo=3, routed)           1.244   165.347    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_2
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.124   165.471 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19/O
                         net (fo=2, routed)           1.569   167.040    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   167.164 r  tl/datapath_inst/core_register/i__carry__1_i_24/O
                         net (fo=1, routed)           0.000   167.164    tl/datapath_inst/core_register/i__carry__1_i_24_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   167.742 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[2]
                         net (fo=2, routed)           0.417   168.159    tl/control_unit_inst/data0[10]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.301   168.460 r  tl/control_unit_inst/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000   168.460    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[2]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   168.708 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.586   169.294    tl/control_unit_inst/data1[10]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.302   169.596 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          1.846   171.442    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.124   171.566 r  tl/datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_2/O
                         net (fo=2, routed)           0.789   172.355    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_1
    SLICE_X40Y25         LDCE (SetClr_ldce_CLR_Q)     0.885   173.240 f  tl/datapath_inst/core_register/r_reg_reg[7][10]_LDC/Q
                         net (fo=1, routed)           0.510   173.749    tl/datapath_inst/core_register_n_53
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124   173.873 r  tl/datapath_inst/r_reg[7][10]_C_i_1/O
                         net (fo=3, routed)           1.410   175.283    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_2
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124   175.407 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17/O
                         net (fo=2, routed)           0.695   176.101    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   176.225 r  tl/datapath_inst/core_register/i__carry__1_i_23/O
                         net (fo=1, routed)           0.000   176.225    tl/datapath_inst/core_register/i__carry__1_i_23_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   176.605 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   176.605    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   176.824 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.641   177.465    tl/control_unit_inst/data0[12]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.295   177.760 r  tl/control_unit_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   177.760    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   178.007 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.832   178.840    tl/control_unit_inst/data1[12]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.299   179.139 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          1.390   180.529    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X23Y44         LUT6 (Prop_lut6_I4_O)        0.124   180.653 r  tl/datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_2/O
                         net (fo=2, routed)           0.401   181.054    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_1
    SLICE_X22Y44         LDCE (SetClr_ldce_CLR_Q)     0.885   181.939 f  tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC/Q
                         net (fo=1, routed)           0.670   182.609    tl/datapath_inst/core_register_n_19
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.124   182.733 r  tl/datapath_inst/r_reg[1][12]_C_i_1/O
                         net (fo=3, routed)           1.000   183.732    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_2
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.124   183.856 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20/O
                         net (fo=2, routed)           1.463   185.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I0_O)        0.124   185.443 r  tl/datapath_inst/core_register/i__carry__2_i_25/O
                         net (fo=1, routed)           0.000   185.443    tl/datapath_inst/core_register/i__carry__2_i_25_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   185.870 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.593   186.463    tl/control_unit_inst/data0[13]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.306   186.769 r  tl/control_unit_inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   186.769    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   186.996 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.948   187.945    tl/control_unit_inst/data1[13]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.303   188.248 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          1.746   189.994    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124   190.118 r  tl/datapath_inst/instruction_register/r_reg_reg[7][13]_LDC_i_2/O
                         net (fo=2, routed)           0.501   190.619    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_1
    SLICE_X31Y33         LDCE (SetClr_ldce_CLR_Q)     0.885   191.504 f  tl/datapath_inst/core_register/r_reg_reg[7][13]_LDC/Q
                         net (fo=1, routed)           0.635   192.140    tl/datapath_inst/core_register_n_50
    SLICE_X31Y34         LUT3 (Prop_lut3_I1_O)        0.124   192.264 r  tl/datapath_inst/r_reg[7][13]_C_i_1/O
                         net (fo=3, routed)           0.945   193.208    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124   193.332 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19/O
                         net (fo=2, routed)           0.772   194.104    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   194.228 r  tl/datapath_inst/core_register/i__carry__2_i_24/O
                         net (fo=1, routed)           0.000   194.228    tl/datapath_inst/core_register/i__carry__2_i_24_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   194.806 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.423   195.229    tl/control_unit_inst/data0[14]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.301   195.530 r  tl/control_unit_inst/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   195.530    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   195.778 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.449   196.227    tl/control_unit_inst/data1[14]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.302   196.529 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          1.569   198.097    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.124   198.221 r  tl/datapath_inst/instruction_register/r_reg_reg[7][14]_LDC_i_2/O
                         net (fo=2, routed)           0.639   198.861    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_1
    SLICE_X24Y36         LDCE (SetClr_ldce_CLR_Q)     0.898   199.759 f  tl/datapath_inst/core_register/r_reg_reg[7][14]_LDC/Q
                         net (fo=1, routed)           0.519   200.278    tl/datapath_inst/core_register_n_49
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124   200.402 r  tl/datapath_inst/r_reg[7][14]_C_i_1/O
                         net (fo=3, routed)           1.016   201.418    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_2
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124   201.542 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17/O
                         net (fo=2, routed)           1.299   202.842    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   202.966 r  tl/datapath_inst/core_register/i__carry__2_i_23/O
                         net (fo=1, routed)           0.000   202.966    tl/datapath_inst/core_register/i__carry__2_i_23_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   203.346 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   203.346    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.565 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.701   204.266    tl/control_unit_inst/data0[16]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.295   204.561 r  tl/control_unit_inst/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   204.561    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   204.808 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.392   205.200    tl/control_unit_inst/data1[16]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.299   205.499 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          2.731   208.230    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X27Y60         LUT6 (Prop_lut6_I5_O)        0.124   208.354 r  tl/datapath_inst/instruction_register/r_reg_reg[5][16]_LDC_i_2/O
                         net (fo=2, routed)           0.488   208.842    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_1
    SLICE_X27Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   209.727 f  tl/datapath_inst/core_register/r_reg_reg[5][16]_LDC/Q
                         net (fo=1, routed)           0.493   210.221    tl/datapath_inst/core_register_n_111
    SLICE_X27Y62         LUT3 (Prop_lut3_I1_O)        0.124   210.345 r  tl/datapath_inst/r_reg[5][16]_C_i_1/O
                         net (fo=3, routed)           1.530   211.875    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_2
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.124   211.999 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21/O
                         net (fo=2, routed)           1.272   213.271    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   213.395 r  tl/datapath_inst/core_register/i__carry__3_i_25/O
                         net (fo=1, routed)           0.000   213.395    tl/datapath_inst/core_register/i__carry__3_i_25_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   213.822 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.587   214.409    tl/control_unit_inst/data0[17]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.306   214.715 r  tl/control_unit_inst/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   214.715    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   214.942 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.956   215.898    tl/control_unit_inst/data1[17]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.303   216.201 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          1.358   217.559    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X28Y54         LUT6 (Prop_lut6_I5_O)        0.124   217.683 r  tl/datapath_inst/instruction_register/r_reg_reg[3][17]_LDC_i_2/O
                         net (fo=2, routed)           0.782   218.465    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_1
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   219.363 f  tl/datapath_inst/core_register/r_reg_reg[3][17]_LDC/Q
                         net (fo=1, routed)           0.859   220.222    tl/datapath_inst/core_register_n_174
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.124   220.346 r  tl/datapath_inst/r_reg[3][17]_C_i_1/O
                         net (fo=3, routed)           0.811   221.157    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_2
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124   221.281 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18/O
                         net (fo=2, routed)           1.472   222.753    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.124   222.877 r  tl/datapath_inst/core_register/i__carry__3_i_24/O
                         net (fo=1, routed)           0.000   222.877    tl/datapath_inst/core_register/i__carry__3_i_24_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   223.455 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           0.590   224.045    tl/control_unit_inst/data0[18]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.301   224.346 r  tl/control_unit_inst/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   224.346    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   224.594 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.740   225.334    tl/control_unit_inst/data1[18]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.302   225.636 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.126   228.762    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X27Y65         LUT6 (Prop_lut6_I3_O)        0.124   228.886 r  tl/datapath_inst/instruction_register/r_reg_reg[6][18]_LDC_i_2/O
                         net (fo=2, routed)           0.533   229.419    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_1
    SLICE_X27Y66         LDCE (SetClr_ldce_CLR_Q)     0.885   230.304 f  tl/datapath_inst/core_register/r_reg_reg[6][18]_LDC/Q
                         net (fo=1, routed)           0.493   230.797    tl/datapath_inst/core_register_n_77
    SLICE_X27Y66         LUT3 (Prop_lut3_I1_O)        0.124   230.921 r  tl/datapath_inst/r_reg[6][18]_C_i_1/O
                         net (fo=3, routed)           1.364   232.285    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_2
    SLICE_X23Y51         LUT6 (Prop_lut6_I1_O)        0.124   232.409 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17/O
                         net (fo=2, routed)           1.422   233.831    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   233.955 r  tl/datapath_inst/core_register/i__carry__3_i_23/O
                         net (fo=1, routed)           0.000   233.955    tl/datapath_inst/core_register/i__carry__3_i_23_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   234.335 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   234.335    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   234.554 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.873   235.427    tl/control_unit_inst/data0[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.295   235.722 r  tl/control_unit_inst/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   235.722    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   235.969 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.889   236.858    tl/control_unit_inst/data1[20]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.299   237.157 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          2.228   239.385    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X24Y51         LUT6 (Prop_lut6_I3_O)        0.124   239.509 r  tl/datapath_inst/instruction_register/r_reg_reg[2][20]_LDC_i_2/O
                         net (fo=2, routed)           0.623   240.132    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_1
    SLICE_X24Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   241.030 f  tl/datapath_inst/core_register/r_reg_reg[2][20]_LDC/Q
                         net (fo=1, routed)           0.796   241.826    tl/datapath_inst/core_register_n_203
    SLICE_X24Y51         LUT3 (Prop_lut3_I1_O)        0.124   241.950 r  tl/datapath_inst/r_reg[2][20]_C_i_1/O
                         net (fo=3, routed)           0.483   242.433    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_2
    SLICE_X25Y52         LUT6 (Prop_lut6_I1_O)        0.124   242.557 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20/O
                         net (fo=2, routed)           1.762   244.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   244.443 r  tl/datapath_inst/core_register/i__carry__4_i_25/O
                         net (fo=1, routed)           0.000   244.443    tl/datapath_inst/core_register/i__carry__4_i_25_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   244.870 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.587   245.457    tl/control_unit_inst/data0[21]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.306   245.763 r  tl/control_unit_inst/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   245.763    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   245.990 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.948   246.939    tl/control_unit_inst/data1[21]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.303   247.242 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          2.369   249.611    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I3_O)        0.124   249.735 r  tl/datapath_inst/instruction_register/r_reg_reg[2][21]_LDC_i_2/O
                         net (fo=2, routed)           0.662   250.397    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_1
    SLICE_X30Y63         LDCE (SetClr_ldce_CLR_Q)     0.898   251.295 f  tl/datapath_inst/core_register/r_reg_reg[2][21]_LDC/Q
                         net (fo=1, routed)           0.519   251.814    tl/datapath_inst/core_register_n_202
    SLICE_X30Y63         LUT3 (Prop_lut3_I1_O)        0.124   251.938 r  tl/datapath_inst/r_reg[2][21]_C_i_1/O
                         net (fo=3, routed)           1.029   252.967    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_2
    SLICE_X30Y58         LUT6 (Prop_lut6_I1_O)        0.124   253.091 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18/O
                         net (fo=2, routed)           1.539   254.630    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   254.754 r  tl/datapath_inst/core_register/i__carry__4_i_24/O
                         net (fo=1, routed)           0.000   254.754    tl/datapath_inst/core_register/i__carry__4_i_24_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   255.332 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.864   256.196    tl/control_unit_inst/data0[22]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.301   256.497 r  tl/control_unit_inst/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   256.497    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   256.745 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.646   257.391    tl/control_unit_inst/data1[22]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.302   257.693 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.300   259.992    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X29Y61         LUT6 (Prop_lut6_I2_O)        0.124   260.116 r  tl/datapath_inst/instruction_register/r_reg_reg[7][22]_LDC_i_2/O
                         net (fo=2, routed)           0.532   260.649    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_1
    SLICE_X29Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   261.534 f  tl/datapath_inst/core_register/r_reg_reg[7][22]_LDC/Q
                         net (fo=1, routed)           0.493   262.027    tl/datapath_inst/core_register_n_41
    SLICE_X29Y62         LUT3 (Prop_lut3_I1_O)        0.124   262.151 r  tl/datapath_inst/r_reg[7][22]_C_i_1/O
                         net (fo=3, routed)           0.990   263.141    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_2
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.124   263.265 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17/O
                         net (fo=2, routed)           1.343   264.607    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.124   264.731 r  tl/datapath_inst/core_register/i__carry__4_i_23/O
                         net (fo=1, routed)           0.000   264.731    tl/datapath_inst/core_register/i__carry__4_i_23_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   265.111 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   265.111    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   265.330 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.701   266.032    tl/control_unit_inst/data0[24]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.295   266.327 r  tl/control_unit_inst/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   266.327    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   266.574 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.392   266.966    tl/control_unit_inst/data1[24]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.299   267.265 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          1.675   268.940    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124   269.064 r  tl/datapath_inst/instruction_register/r_reg_reg[4][24]_LDC_i_2/O
                         net (fo=2, routed)           0.873   269.936    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_1
    SLICE_X41Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   270.821 f  tl/datapath_inst/core_register/r_reg_reg[4][24]_LDC/Q
                         net (fo=1, routed)           0.798   271.620    tl/datapath_inst/core_register_n_135
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.124   271.744 r  tl/datapath_inst/r_reg[4][24]_C_i_1/O
                         net (fo=3, routed)           0.848   272.592    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_2
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124   272.716 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21/O
                         net (fo=2, routed)           1.665   274.380    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I2_O)        0.124   274.504 r  tl/datapath_inst/core_register/i__carry__5_i_12/O
                         net (fo=2, routed)           1.020   275.524    tl/control_unit_inst/_inferred__1/i__carry__5
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.152   275.676 r  tl/control_unit_inst/i__carry__5_i_4/O
                         net (fo=1, routed)           0.000   275.676    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   276.040 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.812   276.852    tl/control_unit_inst/data1[25]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   277.155 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          1.712   278.867    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124   278.991 r  tl/datapath_inst/instruction_register/r_reg_reg[3][25]_LDC_i_2/O
                         net (fo=2, routed)           0.808   279.799    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_1
    SLICE_X38Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   280.697 f  tl/datapath_inst/core_register/r_reg_reg[3][25]_LDC/Q
                         net (fo=1, routed)           0.519   281.216    tl/datapath_inst/core_register_n_166
    SLICE_X38Y55         LUT3 (Prop_lut3_I1_O)        0.124   281.340 r  tl/datapath_inst/r_reg[3][25]_C_i_1/O
                         net (fo=3, routed)           0.810   282.151    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124   282.275 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18/O
                         net (fo=2, routed)           1.317   283.592    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I0_O)        0.124   283.716 r  tl/datapath_inst/core_register/i__carry__5_i_24/O
                         net (fo=1, routed)           0.000   283.716    tl/datapath_inst/core_register/i__carry__5_i_24_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   284.294 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           0.423   284.717    tl/control_unit_inst/data0[26]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.301   285.018 r  tl/control_unit_inst/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   285.018    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   285.266 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.819   286.085    tl/control_unit_inst/data1[26]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.302   286.387 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          2.142   288.530    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.124   288.654 r  tl/datapath_inst/instruction_register/r_reg_reg[7][26]_LDC_i_2/O
                         net (fo=2, routed)           0.919   289.573    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_1
    SLICE_X36Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   290.458 f  tl/datapath_inst/core_register/r_reg_reg[7][26]_LDC/Q
                         net (fo=1, routed)           0.510   290.968    tl/datapath_inst/core_register_n_37
    SLICE_X36Y65         LUT3 (Prop_lut3_I1_O)        0.124   291.092 r  tl/datapath_inst/r_reg[7][26]_C_i_1/O
                         net (fo=3, routed)           1.086   292.178    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_2
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.124   292.302 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17/O
                         net (fo=2, routed)           1.046   293.348    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I2_O)        0.124   293.472 r  tl/datapath_inst/core_register/i__carry__5_i_23/O
                         net (fo=1, routed)           0.000   293.472    tl/datapath_inst/core_register/i__carry__5_i_23_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   293.852 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   293.852    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   294.071 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[0]
                         net (fo=2, routed)           0.869   294.940    tl/control_unit_inst/data0[28]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.295   295.235 r  tl/control_unit_inst/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   295.235    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   295.482 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.296   295.778    tl/control_unit_inst/data1[28]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.299   296.077 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          2.339   298.415    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124   298.539 r  tl/datapath_inst/instruction_register/r_reg_reg[5][28]_LDC_i_2/O
                         net (fo=2, routed)           0.635   299.175    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_1
    SLICE_X40Y67         LDCE (SetClr_ldce_CLR_Q)     0.885   300.060 f  tl/datapath_inst/core_register/r_reg_reg[5][28]_LDC/Q
                         net (fo=1, routed)           0.586   300.646    tl/datapath_inst/core_register_n_99
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124   300.770 r  tl/datapath_inst/r_reg[5][28]_C_i_1/O
                         net (fo=3, routed)           0.875   301.645    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.124   301.769 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18/O
                         net (fo=2, routed)           1.617   303.385    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124   303.509 r  tl/datapath_inst/core_register/i__carry__6_i_24/O
                         net (fo=1, routed)           0.000   303.509    tl/datapath_inst/core_register/i__carry__6_i_24_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   303.936 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[1]
                         net (fo=2, routed)           0.593   304.530    tl/control_unit_inst/data0[29]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.306   304.836 r  tl/control_unit_inst/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   304.836    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   305.063 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.645   305.708    tl/control_unit_inst/data1[29]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   306.011 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.817   307.827    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X39Y63         LUT6 (Prop_lut6_I3_O)        0.124   307.951 r  tl/datapath_inst/instruction_register/r_reg_reg[6][29]_LDC_i_2/O
                         net (fo=2, routed)           0.533   308.484    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_1
    SLICE_X39Y64         LDCE (SetClr_ldce_CLR_Q)     0.885   309.369 f  tl/datapath_inst/core_register/r_reg_reg[6][29]_LDC/Q
                         net (fo=1, routed)           0.807   310.176    tl/datapath_inst/core_register_n_66
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.124   310.300 r  tl/datapath_inst/r_reg[6][29]_C_i_1/O
                         net (fo=3, routed)           1.101   311.401    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_2
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124   311.525 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16/O
                         net (fo=2, routed)           1.468   312.993    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124   313.117 r  tl/datapath_inst/core_register/i__carry__6_i_9/O
                         net (fo=2, routed)           0.859   313.976    tl/control_unit_inst/_inferred__1/i__carry__6_0
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.152   314.128 r  tl/control_unit_inst/i__carry__6_i_2/O
                         net (fo=1, routed)           0.000   314.128    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498   314.626 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.817   315.442    tl/control_unit_inst/data1[30]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.302   315.744 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          2.784   318.529    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.124   318.653 r  tl/datapath_inst/instruction_register/r_reg_reg[3][30]_LDC_i_2/O
                         net (fo=2, routed)           0.672   319.324    tl/datapath_inst/core_register/r_reg_reg[3][30]_C_1
    SLICE_X38Y65         LDCE (SetClr_ldce_CLR_Q)     0.898   320.222 f  tl/datapath_inst/core_register/r_reg_reg[3][30]_LDC/Q
                         net (fo=1, routed)           0.519   320.741    tl/datapath_inst/core_register_n_161
    SLICE_X38Y65         LUT3 (Prop_lut3_I1_O)        0.124   320.865 r  tl/datapath_inst/r_reg[3][30]_C_i_1/O
                         net (fo=3, routed)           0.763   321.628    tl/datapath_inst/core_register/r_reg_reg[3][30]_C_2
    SLICE_X38Y66         FDPE                                         r  tl/datapath_inst/core_register/r_reg_reg[3][30]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[3][30]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        321.213ns  (logic 86.912ns (27.057%)  route 234.301ns (72.943%))
  Logic Levels:           293  (CARRY4=67 IBUF=1 LDCE=33 LUT2=4 LUT3=59 LUT4=2 LUT5=58 LUT6=69)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_n_IBUF_inst/O
                         net (fo=515, routed)        13.590    15.079    tl/datapath_inst/instruction_register/rst_n_IBUF
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.203 r  tl/datapath_inst/instruction_register/r_reg_reg[4][3]_LDC_i_2/O
                         net (fo=2, routed)           0.399    15.602    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_1
    SLICE_X39Y30         LDCE (SetClr_ldce_CLR_Q)     0.885    16.487 f  tl/datapath_inst/core_register/r_reg_reg[4][3]_LDC/Q
                         net (fo=1, routed)           0.798    17.286    tl/datapath_inst/core_register_n_156
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.410 r  tl/datapath_inst/r_reg[4][3]_C_i_1/O
                         net (fo=3, routed)           0.934    18.343    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_2
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20/O
                         net (fo=2, routed)           1.412    19.879    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20_n_0
    SLICE_X34Y41         LUT5 (Prop_lut5_I2_O)        0.124    20.003 r  tl/datapath_inst/core_register/i__carry_i_15/O
                         net (fo=1, routed)           0.000    20.003    tl/datapath_inst/core_register/i__carry_i_15_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.258 r  tl/datapath_inst/core_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.655    20.913    tl/control_unit_inst/data0[3]
    SLICE_X35Y41         LUT3 (Prop_lut3_I2_O)        0.307    21.220 r  tl/control_unit_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.220    tl/datapath_inst/alu_inst/S[3]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.621 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.621    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.934 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303    22.237    tl/control_unit_inst/data1[7]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.306    22.543 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_6/O
                         net (fo=16, routed)          2.337    24.881    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.005 r  tl/datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_2/O
                         net (fo=2, routed)           0.625    25.630    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_1
    SLICE_X32Y28         LDCE (SetClr_ldce_CLR_Q)     0.898    26.528 f  tl/datapath_inst/core_register/r_reg_reg[3][7]_LDC/Q
                         net (fo=1, routed)           0.761    27.289    tl/datapath_inst/core_register_n_184
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.124    27.413 f  tl/datapath_inst/r_reg[3][7]_C_i_1/O
                         net (fo=3, routed)           1.017    28.430    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_2
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    28.554 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14/O
                         net (fo=2, routed)           1.191    29.745    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.869 f  tl/datapath_inst/core_register/i__carry__0_i_9/O
                         net (fo=2, routed)           0.801    30.671    tl/control_unit_inst/_inferred__1/i__carry__0_2
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.124    30.795 r  tl/control_unit_inst/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.795    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.196 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.196    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.509 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.303    31.812    tl/control_unit_inst/data1[11]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.306    32.118 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_6/O
                         net (fo=16, routed)          1.582    33.700    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.124    33.824 r  tl/datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_2/O
                         net (fo=2, routed)           0.677    34.501    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_1
    SLICE_X37Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    35.386 f  tl/datapath_inst/core_register/r_reg_reg[2][11]_LDC/Q
                         net (fo=1, routed)           0.797    36.183    tl/datapath_inst/core_register_n_212
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124    36.307 f  tl/datapath_inst/r_reg[2][11]_C_i_1/O
                         net (fo=3, routed)           0.903    37.210    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    37.334 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14/O
                         net (fo=2, routed)           1.264    38.598    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I0_O)        0.124    38.722 f  tl/datapath_inst/core_register/i__carry__1_i_9/O
                         net (fo=2, routed)           0.820    39.542    tl/control_unit_inst/_inferred__1/i__carry__1_2
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.124    39.666 r  tl/control_unit_inst/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    39.666    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.067 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.067    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.380 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.323    40.703    tl/control_unit_inst/data1[15]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.306    41.009 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_6/O
                         net (fo=16, routed)          1.805    42.813    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.937 r  tl/datapath_inst/instruction_register/r_reg_reg[6][15]_LDC_i_2/O
                         net (fo=2, routed)           0.809    43.746    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_1
    SLICE_X22Y38         LDCE (SetClr_ldce_CLR_Q)     0.885    44.631 f  tl/datapath_inst/core_register/r_reg_reg[6][15]_LDC/Q
                         net (fo=1, routed)           0.426    45.057    tl/datapath_inst/core_register_n_80
    SLICE_X22Y39         LUT3 (Prop_lut3_I1_O)        0.124    45.181 f  tl/datapath_inst/r_reg[6][15]_C_i_1/O
                         net (fo=3, routed)           0.432    45.612    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_2
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.124    45.736 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15/O
                         net (fo=2, routed)           1.297    47.033    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124    47.157 f  tl/datapath_inst/core_register/i__carry__2_i_9/O
                         net (fo=2, routed)           0.803    47.960    tl/control_unit_inst/_inferred__1/i__carry__2_2
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    48.084 r  tl/control_unit_inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    48.084    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.485 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.485    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.798 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.669    49.467    tl/control_unit_inst/data1[19]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.306    49.773 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_6/O
                         net (fo=16, routed)          1.763    51.536    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    51.660 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2/O
                         net (fo=2, routed)           0.532    52.192    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898    53.090 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.261    53.351    tl/datapath_inst/core_register_n_108
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.124    53.475 f  tl/datapath_inst/r_reg[5][19]_C_i_1/O
                         net (fo=3, routed)           1.147    54.622    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124    54.746 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15/O
                         net (fo=2, routed)           0.955    55.701    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124    55.825 f  tl/datapath_inst/core_register/i__carry__3_i_9/O
                         net (fo=2, routed)           0.817    56.642    tl/control_unit_inst/_inferred__1/i__carry__3_2
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124    56.766 r  tl/control_unit_inst/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    56.766    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.167 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    57.167    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.480 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.417    57.897    tl/control_unit_inst/data1[23]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.306    58.203 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_6/O
                         net (fo=16, routed)          2.139    60.342    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    60.466 r  tl/datapath_inst/instruction_register/r_reg_reg[7][23]_LDC_i_2/O
                         net (fo=2, routed)           0.673    61.139    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_1
    SLICE_X31Y65         LDCE (SetClr_ldce_CLR_Q)     0.885    62.024 f  tl/datapath_inst/core_register/r_reg_reg[7][23]_LDC/Q
                         net (fo=1, routed)           0.402    62.427    tl/datapath_inst/core_register_n_40
    SLICE_X31Y64         LUT3 (Prop_lut3_I1_O)        0.124    62.551 f  tl/datapath_inst/r_reg[7][23]_C_i_1/O
                         net (fo=3, routed)           1.299    63.850    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_2
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    63.974 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15/O
                         net (fo=2, routed)           0.971    64.944    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I2_O)        0.124    65.068 f  tl/datapath_inst/core_register/i__carry__4_i_9/O
                         net (fo=2, routed)           0.803    65.871    tl/control_unit_inst/_inferred__1/i__carry__4_2
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.124    65.995 r  tl/control_unit_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    65.995    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.396 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.396    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.709 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           1.022    67.731    tl/control_unit_inst/data1[27]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.306    68.037 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_6/O
                         net (fo=16, routed)          1.345    69.382    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    69.506 r  tl/datapath_inst/instruction_register/r_reg_reg[3][27]_LDC_i_2/O
                         net (fo=2, routed)           0.717    70.222    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_1
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    71.107 f  tl/datapath_inst/core_register/r_reg_reg[3][27]_LDC/Q
                         net (fo=1, routed)           0.968    72.076    tl/datapath_inst/core_register_n_164
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    72.200 f  tl/datapath_inst/r_reg[3][27]_C_i_1/O
                         net (fo=3, routed)           0.820    73.020    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_2
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124    73.144 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14/O
                         net (fo=2, routed)           0.834    73.977    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    74.101 f  tl/datapath_inst/core_register/i__carry__5_i_9/O
                         net (fo=2, routed)           0.730    74.831    tl/control_unit_inst/_inferred__1/i__carry__5_2
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.124    74.955 r  tl/control_unit_inst/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    74.955    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.356 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.356    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    75.669 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.802    76.472    tl/control_unit_inst/data1[31]
    SLICE_X35Y50         LUT5 (Prop_lut5_I0_O)        0.306    76.778 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_6/O
                         net (fo=16, routed)          1.636    78.414    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X36Y63         LUT6 (Prop_lut6_I5_O)        0.124    78.538 r  tl/datapath_inst/instruction_register/r_reg_reg[5][31]_LDC_i_2/O
                         net (fo=2, routed)           0.542    79.079    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_1
    SLICE_X36Y63         LDCE (SetClr_ldce_CLR_Q)     0.885    79.964 f  tl/datapath_inst/core_register/r_reg_reg[5][31]_LDC/Q
                         net (fo=1, routed)           0.502    80.466    tl/datapath_inst/core_register_n_96
    SLICE_X36Y63         LUT3 (Prop_lut3_I1_O)        0.124    80.590 r  tl/datapath_inst/r_reg[5][31]_C_i_1/O
                         net (fo=3, routed)           1.227    81.817    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    81.941 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20/O
                         net (fo=2, routed)           1.265    83.206    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    83.330 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.000    83.330    tl/datapath_inst/core_register/i__carry__6_i_21_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.706 r  tl/datapath_inst/core_register/i__carry__6_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.706    tl/datapath_inst/core_register/i__carry__6_i_12_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    83.960 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.460    85.420    tl/control_unit_inst/data0[32]
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.367    85.787 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.637    86.424    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X37Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    87.309 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           0.882    88.191    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.124    88.315 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.315    tl/datapath_inst/alu_inst/S[0]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.562 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.652    89.215    tl/control_unit_inst/data1[0]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.299    89.514 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          1.969    91.483    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124    91.607 r  tl/datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_2/O
                         net (fo=2, routed)           0.403    92.010    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_1
    SLICE_X36Y26         LDCE (SetClr_ldce_CLR_Q)     0.885    92.895 f  tl/datapath_inst/core_register/r_reg_reg[7][0]_LDC/Q
                         net (fo=1, routed)           0.670    93.565    tl/datapath_inst/core_register_n_63
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    93.689 r  tl/datapath_inst/r_reg[7][0]_C_i_1/O
                         net (fo=3, routed)           1.046    94.735    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.124    94.859 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26/O
                         net (fo=1, routed)           1.362    96.221    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124    96.345 r  tl/datapath_inst/core_register/i__carry_i_14/O
                         net (fo=3, routed)           0.659    97.005    tl/datapath_inst/instruction_register/DI[0]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124    97.129 r  tl/datapath_inst/instruction_register/i__carry_i_18/O
                         net (fo=1, routed)           0.000    97.129    tl/datapath_inst/core_register/S[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    97.381 r  tl/datapath_inst/core_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.316    97.697    tl/control_unit_inst/data0[0]
    SLICE_X33Y41         LUT4 (Prop_lut4_I3_O)        0.295    97.992 r  tl/control_unit_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.550    98.542    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    99.140 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.638    99.778    tl/control_unit_inst/data1[1]
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.303   100.081 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          1.782   101.863    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124   101.987 r  tl/datapath_inst/instruction_register/r_reg_reg[5][1]_LDC_i_2/O
                         net (fo=2, routed)           0.753   102.740    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_1
    SLICE_X43Y27         LDCE (SetClr_ldce_CLR_Q)     0.885   103.625 f  tl/datapath_inst/core_register/r_reg_reg[5][1]_LDC/Q
                         net (fo=1, routed)           0.498   104.123    tl/datapath_inst/core_register_n_126
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.124   104.247 r  tl/datapath_inst/r_reg[5][1]_C_i_1/O
                         net (fo=3, routed)           0.938   105.185    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_2
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.124   105.309 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24/O
                         net (fo=1, routed)           1.210   106.519    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124   106.643 r  tl/datapath_inst/core_register/i__carry_i_13/O
                         net (fo=4, routed)           1.046   107.688    tl/datapath_inst/instruction_register/DI[1]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   107.812 r  tl/datapath_inst/instruction_register/i__carry_i_17/O
                         net (fo=1, routed)           0.000   107.812    tl/datapath_inst/core_register/S[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.042 r  tl/datapath_inst/core_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.843   108.886    tl/control_unit_inst/data0[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I2_O)        0.306   109.192 r  tl/control_unit_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000   109.192    tl/datapath_inst/alu_inst/S[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   109.772 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.827   110.599    tl/control_unit_inst/data1[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.302   110.901 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          1.539   112.440    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   112.564 r  tl/datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_2/O
                         net (fo=2, routed)           0.403   112.967    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_1
    SLICE_X36Y34         LDCE (SetClr_ldce_CLR_Q)     0.885   113.852 f  tl/datapath_inst/core_register/r_reg_reg[2][2]_LDC/Q
                         net (fo=1, routed)           0.670   114.522    tl/datapath_inst/core_register_n_221
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124   114.646 r  tl/datapath_inst/r_reg[2][2]_C_i_1/O
                         net (fo=3, routed)           0.979   115.625    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_2
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124   115.749 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21/O
                         net (fo=1, routed)           1.103   116.852    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124   116.976 r  tl/datapath_inst/core_register/i__carry_i_12/O
                         net (fo=4, routed)           1.006   117.982    tl/datapath_inst/instruction_register/DI[2]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   118.106 r  tl/datapath_inst/instruction_register/i__carry_i_16/O
                         net (fo=1, routed)           0.000   118.106    tl/datapath_inst/core_register/S[2]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   118.486 r  tl/datapath_inst/core_register/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.486    tl/datapath_inst/core_register/i__carry_i_10_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   118.705 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.701   119.406    tl/control_unit_inst/data0[4]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.295   119.701 r  tl/control_unit_inst/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   119.701    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   119.948 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.760   120.708    tl/control_unit_inst/data1[4]
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.299   121.007 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          1.902   122.908    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124   123.032 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2/O
                         net (fo=2, routed)           0.487   123.519    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X26Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   124.404 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.723   125.127    tl/datapath_inst/core_register_n_187
    SLICE_X26Y27         LUT3 (Prop_lut3_I1_O)        0.124   125.251 r  tl/datapath_inst/r_reg[3][4]_C_i_1/O
                         net (fo=3, routed)           1.163   126.413    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X27Y36         LUT6 (Prop_lut6_I0_O)        0.124   126.537 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20/O
                         net (fo=2, routed)           1.320   127.857    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.124   127.981 r  tl/datapath_inst/core_register/i__carry__0_i_12/O
                         net (fo=2, routed)           0.942   128.923    tl/control_unit_inst/_inferred__1/i__carry__0
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.152   129.075 r  tl/control_unit_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   129.075    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   129.439 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.860   130.299    tl/control_unit_inst/data1[5]
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.303   130.602 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          1.887   132.489    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124   132.613 r  tl/datapath_inst/instruction_register/r_reg_reg[6][5]_LDC_i_2/O
                         net (fo=2, routed)           0.528   133.140    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_1
    SLICE_X31Y28         LDCE (SetClr_ldce_CLR_Q)     0.885   134.025 f  tl/datapath_inst/core_register/r_reg_reg[6][5]_LDC/Q
                         net (fo=1, routed)           0.760   134.785    tl/datapath_inst/core_register_n_90
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124   134.909 r  tl/datapath_inst/r_reg[6][5]_C_i_1/O
                         net (fo=3, routed)           0.977   135.886    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_2
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124   136.010 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19/O
                         net (fo=2, routed)           1.277   137.287    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   137.411 r  tl/datapath_inst/core_register/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000   137.411    tl/datapath_inst/core_register/i__carry__0_i_24_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   137.989 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           0.423   138.412    tl/control_unit_inst/data0[6]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.301   138.713 r  tl/control_unit_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   138.713    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[2]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   138.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.646   139.607    tl/control_unit_inst/data1[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.302   139.909 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          1.287   141.195    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X29Y31         LUT6 (Prop_lut6_I3_O)        0.124   141.319 r  tl/datapath_inst/instruction_register/r_reg_reg[6][6]_LDC_i_2/O
                         net (fo=2, routed)           0.639   141.959    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_1
    SLICE_X28Y31         LDCE (SetClr_ldce_CLR_Q)     0.898   142.857 f  tl/datapath_inst/core_register/r_reg_reg[6][6]_LDC/Q
                         net (fo=1, routed)           0.519   143.376    tl/datapath_inst/core_register_n_89
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124   143.500 r  tl/datapath_inst/r_reg[6][6]_C_i_1/O
                         net (fo=3, routed)           1.154   144.654    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124   144.778 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17/O
                         net (fo=2, routed)           1.230   146.008    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   146.132 r  tl/datapath_inst/core_register/i__carry__0_i_23/O
                         net (fo=1, routed)           0.000   146.132    tl/datapath_inst/core_register/i__carry__0_i_23_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   146.512 r  tl/datapath_inst/core_register/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000   146.512    tl/datapath_inst/core_register/i__carry__0_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.731 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.873   147.604    tl/control_unit_inst/data0[8]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.295   147.899 r  tl/control_unit_inst/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   147.899    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   148.146 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.870   149.016    tl/control_unit_inst/data1[8]
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.299   149.315 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          1.364   150.679    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124   150.803 r  tl/datapath_inst/instruction_register/r_reg_reg[2][8]_LDC_i_2/O
                         net (fo=2, routed)           1.162   151.965    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_1
    SLICE_X41Y37         LDCE (SetClr_ldce_CLR_Q)     0.885   152.850 f  tl/datapath_inst/core_register/r_reg_reg[2][8]_LDC/Q
                         net (fo=1, routed)           0.948   153.798    tl/datapath_inst/core_register_n_215
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124   153.922 r  tl/datapath_inst/r_reg[2][8]_C_i_1/O
                         net (fo=3, routed)           0.965   154.887    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_2
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124   155.011 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20/O
                         net (fo=2, routed)           1.551   156.562    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124   156.686 r  tl/datapath_inst/core_register/i__carry__1_i_12/O
                         net (fo=2, routed)           0.783   157.469    tl/control_unit_inst/_inferred__1/i__carry__1
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.150   157.619 r  tl/control_unit_inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000   157.619    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   157.983 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820   158.803    tl/control_unit_inst/data1[9]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.303   159.106 f  tl/control_unit_inst/r_reg_reg[1][9]_LDC_i_3/O
                         net (fo=16, routed)          2.378   161.484    tl/datapath_inst/instruction_register/r_rgf[9]
    SLICE_X42Y25         LUT6 (Prop_lut6_I5_O)        0.124   161.607 r  tl/datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_2/O
                         net (fo=2, routed)           0.677   162.284    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_1
    SLICE_X42Y25         LDCE (SetClr_ldce_CLR_Q)     0.898   163.182 f  tl/datapath_inst/core_register/r_reg_reg[5][9]_LDC/Q
                         net (fo=1, routed)           0.796   163.978    tl/datapath_inst/core_register_n_118
    SLICE_X42Y25         LUT3 (Prop_lut3_I1_O)        0.124   164.102 r  tl/datapath_inst/r_reg[5][9]_C_i_1/O
                         net (fo=3, routed)           1.244   165.347    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_2
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.124   165.471 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19/O
                         net (fo=2, routed)           1.569   167.040    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   167.164 r  tl/datapath_inst/core_register/i__carry__1_i_24/O
                         net (fo=1, routed)           0.000   167.164    tl/datapath_inst/core_register/i__carry__1_i_24_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   167.742 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[2]
                         net (fo=2, routed)           0.417   168.159    tl/control_unit_inst/data0[10]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.301   168.460 r  tl/control_unit_inst/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000   168.460    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[2]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   168.708 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.586   169.294    tl/control_unit_inst/data1[10]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.302   169.596 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          1.846   171.442    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.124   171.566 r  tl/datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_2/O
                         net (fo=2, routed)           0.789   172.355    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_1
    SLICE_X40Y25         LDCE (SetClr_ldce_CLR_Q)     0.885   173.240 f  tl/datapath_inst/core_register/r_reg_reg[7][10]_LDC/Q
                         net (fo=1, routed)           0.510   173.749    tl/datapath_inst/core_register_n_53
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124   173.873 r  tl/datapath_inst/r_reg[7][10]_C_i_1/O
                         net (fo=3, routed)           1.410   175.283    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_2
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124   175.407 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17/O
                         net (fo=2, routed)           0.695   176.101    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   176.225 r  tl/datapath_inst/core_register/i__carry__1_i_23/O
                         net (fo=1, routed)           0.000   176.225    tl/datapath_inst/core_register/i__carry__1_i_23_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   176.605 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   176.605    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   176.824 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.641   177.465    tl/control_unit_inst/data0[12]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.295   177.760 r  tl/control_unit_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   177.760    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   178.007 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.832   178.840    tl/control_unit_inst/data1[12]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.299   179.139 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          1.390   180.529    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X23Y44         LUT6 (Prop_lut6_I4_O)        0.124   180.653 r  tl/datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_2/O
                         net (fo=2, routed)           0.401   181.054    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_1
    SLICE_X22Y44         LDCE (SetClr_ldce_CLR_Q)     0.885   181.939 f  tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC/Q
                         net (fo=1, routed)           0.670   182.609    tl/datapath_inst/core_register_n_19
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.124   182.733 r  tl/datapath_inst/r_reg[1][12]_C_i_1/O
                         net (fo=3, routed)           1.000   183.732    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_2
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.124   183.856 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20/O
                         net (fo=2, routed)           1.463   185.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I0_O)        0.124   185.443 r  tl/datapath_inst/core_register/i__carry__2_i_25/O
                         net (fo=1, routed)           0.000   185.443    tl/datapath_inst/core_register/i__carry__2_i_25_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   185.870 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.593   186.463    tl/control_unit_inst/data0[13]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.306   186.769 r  tl/control_unit_inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   186.769    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   186.996 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.948   187.945    tl/control_unit_inst/data1[13]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.303   188.248 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          1.746   189.994    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124   190.118 r  tl/datapath_inst/instruction_register/r_reg_reg[7][13]_LDC_i_2/O
                         net (fo=2, routed)           0.501   190.619    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_1
    SLICE_X31Y33         LDCE (SetClr_ldce_CLR_Q)     0.885   191.504 f  tl/datapath_inst/core_register/r_reg_reg[7][13]_LDC/Q
                         net (fo=1, routed)           0.635   192.140    tl/datapath_inst/core_register_n_50
    SLICE_X31Y34         LUT3 (Prop_lut3_I1_O)        0.124   192.264 r  tl/datapath_inst/r_reg[7][13]_C_i_1/O
                         net (fo=3, routed)           0.945   193.208    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124   193.332 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19/O
                         net (fo=2, routed)           0.772   194.104    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   194.228 r  tl/datapath_inst/core_register/i__carry__2_i_24/O
                         net (fo=1, routed)           0.000   194.228    tl/datapath_inst/core_register/i__carry__2_i_24_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   194.806 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.423   195.229    tl/control_unit_inst/data0[14]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.301   195.530 r  tl/control_unit_inst/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   195.530    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   195.778 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.449   196.227    tl/control_unit_inst/data1[14]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.302   196.529 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          1.569   198.097    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.124   198.221 r  tl/datapath_inst/instruction_register/r_reg_reg[7][14]_LDC_i_2/O
                         net (fo=2, routed)           0.639   198.861    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_1
    SLICE_X24Y36         LDCE (SetClr_ldce_CLR_Q)     0.898   199.759 f  tl/datapath_inst/core_register/r_reg_reg[7][14]_LDC/Q
                         net (fo=1, routed)           0.519   200.278    tl/datapath_inst/core_register_n_49
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124   200.402 r  tl/datapath_inst/r_reg[7][14]_C_i_1/O
                         net (fo=3, routed)           1.016   201.418    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_2
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124   201.542 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17/O
                         net (fo=2, routed)           1.299   202.842    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   202.966 r  tl/datapath_inst/core_register/i__carry__2_i_23/O
                         net (fo=1, routed)           0.000   202.966    tl/datapath_inst/core_register/i__carry__2_i_23_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   203.346 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   203.346    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.565 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.701   204.266    tl/control_unit_inst/data0[16]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.295   204.561 r  tl/control_unit_inst/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   204.561    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   204.808 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.392   205.200    tl/control_unit_inst/data1[16]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.299   205.499 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          2.731   208.230    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X27Y60         LUT6 (Prop_lut6_I5_O)        0.124   208.354 r  tl/datapath_inst/instruction_register/r_reg_reg[5][16]_LDC_i_2/O
                         net (fo=2, routed)           0.488   208.842    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_1
    SLICE_X27Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   209.727 f  tl/datapath_inst/core_register/r_reg_reg[5][16]_LDC/Q
                         net (fo=1, routed)           0.493   210.221    tl/datapath_inst/core_register_n_111
    SLICE_X27Y62         LUT3 (Prop_lut3_I1_O)        0.124   210.345 r  tl/datapath_inst/r_reg[5][16]_C_i_1/O
                         net (fo=3, routed)           1.530   211.875    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_2
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.124   211.999 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21/O
                         net (fo=2, routed)           1.272   213.271    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   213.395 r  tl/datapath_inst/core_register/i__carry__3_i_25/O
                         net (fo=1, routed)           0.000   213.395    tl/datapath_inst/core_register/i__carry__3_i_25_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   213.822 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.587   214.409    tl/control_unit_inst/data0[17]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.306   214.715 r  tl/control_unit_inst/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   214.715    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   214.942 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.956   215.898    tl/control_unit_inst/data1[17]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.303   216.201 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          1.358   217.559    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X28Y54         LUT6 (Prop_lut6_I5_O)        0.124   217.683 r  tl/datapath_inst/instruction_register/r_reg_reg[3][17]_LDC_i_2/O
                         net (fo=2, routed)           0.782   218.465    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_1
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   219.363 f  tl/datapath_inst/core_register/r_reg_reg[3][17]_LDC/Q
                         net (fo=1, routed)           0.859   220.222    tl/datapath_inst/core_register_n_174
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.124   220.346 r  tl/datapath_inst/r_reg[3][17]_C_i_1/O
                         net (fo=3, routed)           0.811   221.157    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_2
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124   221.281 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18/O
                         net (fo=2, routed)           1.472   222.753    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.124   222.877 r  tl/datapath_inst/core_register/i__carry__3_i_24/O
                         net (fo=1, routed)           0.000   222.877    tl/datapath_inst/core_register/i__carry__3_i_24_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   223.455 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           0.590   224.045    tl/control_unit_inst/data0[18]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.301   224.346 r  tl/control_unit_inst/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   224.346    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   224.594 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.740   225.334    tl/control_unit_inst/data1[18]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.302   225.636 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.126   228.762    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X27Y65         LUT6 (Prop_lut6_I3_O)        0.124   228.886 r  tl/datapath_inst/instruction_register/r_reg_reg[6][18]_LDC_i_2/O
                         net (fo=2, routed)           0.533   229.419    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_1
    SLICE_X27Y66         LDCE (SetClr_ldce_CLR_Q)     0.885   230.304 f  tl/datapath_inst/core_register/r_reg_reg[6][18]_LDC/Q
                         net (fo=1, routed)           0.493   230.797    tl/datapath_inst/core_register_n_77
    SLICE_X27Y66         LUT3 (Prop_lut3_I1_O)        0.124   230.921 r  tl/datapath_inst/r_reg[6][18]_C_i_1/O
                         net (fo=3, routed)           1.364   232.285    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_2
    SLICE_X23Y51         LUT6 (Prop_lut6_I1_O)        0.124   232.409 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17/O
                         net (fo=2, routed)           1.422   233.831    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   233.955 r  tl/datapath_inst/core_register/i__carry__3_i_23/O
                         net (fo=1, routed)           0.000   233.955    tl/datapath_inst/core_register/i__carry__3_i_23_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   234.335 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   234.335    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   234.554 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.873   235.427    tl/control_unit_inst/data0[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.295   235.722 r  tl/control_unit_inst/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   235.722    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   235.969 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.889   236.858    tl/control_unit_inst/data1[20]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.299   237.157 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          2.228   239.385    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X24Y51         LUT6 (Prop_lut6_I3_O)        0.124   239.509 r  tl/datapath_inst/instruction_register/r_reg_reg[2][20]_LDC_i_2/O
                         net (fo=2, routed)           0.623   240.132    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_1
    SLICE_X24Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   241.030 f  tl/datapath_inst/core_register/r_reg_reg[2][20]_LDC/Q
                         net (fo=1, routed)           0.796   241.826    tl/datapath_inst/core_register_n_203
    SLICE_X24Y51         LUT3 (Prop_lut3_I1_O)        0.124   241.950 r  tl/datapath_inst/r_reg[2][20]_C_i_1/O
                         net (fo=3, routed)           0.483   242.433    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_2
    SLICE_X25Y52         LUT6 (Prop_lut6_I1_O)        0.124   242.557 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20/O
                         net (fo=2, routed)           1.762   244.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   244.443 r  tl/datapath_inst/core_register/i__carry__4_i_25/O
                         net (fo=1, routed)           0.000   244.443    tl/datapath_inst/core_register/i__carry__4_i_25_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   244.870 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.587   245.457    tl/control_unit_inst/data0[21]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.306   245.763 r  tl/control_unit_inst/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   245.763    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   245.990 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.948   246.939    tl/control_unit_inst/data1[21]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.303   247.242 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          2.369   249.611    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I3_O)        0.124   249.735 r  tl/datapath_inst/instruction_register/r_reg_reg[2][21]_LDC_i_2/O
                         net (fo=2, routed)           0.662   250.397    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_1
    SLICE_X30Y63         LDCE (SetClr_ldce_CLR_Q)     0.898   251.295 f  tl/datapath_inst/core_register/r_reg_reg[2][21]_LDC/Q
                         net (fo=1, routed)           0.519   251.814    tl/datapath_inst/core_register_n_202
    SLICE_X30Y63         LUT3 (Prop_lut3_I1_O)        0.124   251.938 r  tl/datapath_inst/r_reg[2][21]_C_i_1/O
                         net (fo=3, routed)           1.029   252.967    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_2
    SLICE_X30Y58         LUT6 (Prop_lut6_I1_O)        0.124   253.091 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18/O
                         net (fo=2, routed)           1.539   254.630    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   254.754 r  tl/datapath_inst/core_register/i__carry__4_i_24/O
                         net (fo=1, routed)           0.000   254.754    tl/datapath_inst/core_register/i__carry__4_i_24_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   255.332 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.864   256.196    tl/control_unit_inst/data0[22]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.301   256.497 r  tl/control_unit_inst/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   256.497    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   256.745 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.646   257.391    tl/control_unit_inst/data1[22]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.302   257.693 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.300   259.992    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X29Y61         LUT6 (Prop_lut6_I2_O)        0.124   260.116 r  tl/datapath_inst/instruction_register/r_reg_reg[7][22]_LDC_i_2/O
                         net (fo=2, routed)           0.532   260.649    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_1
    SLICE_X29Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   261.534 f  tl/datapath_inst/core_register/r_reg_reg[7][22]_LDC/Q
                         net (fo=1, routed)           0.493   262.027    tl/datapath_inst/core_register_n_41
    SLICE_X29Y62         LUT3 (Prop_lut3_I1_O)        0.124   262.151 r  tl/datapath_inst/r_reg[7][22]_C_i_1/O
                         net (fo=3, routed)           0.990   263.141    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_2
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.124   263.265 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17/O
                         net (fo=2, routed)           1.343   264.607    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.124   264.731 r  tl/datapath_inst/core_register/i__carry__4_i_23/O
                         net (fo=1, routed)           0.000   264.731    tl/datapath_inst/core_register/i__carry__4_i_23_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   265.111 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   265.111    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   265.330 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.701   266.032    tl/control_unit_inst/data0[24]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.295   266.327 r  tl/control_unit_inst/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   266.327    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   266.574 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.392   266.966    tl/control_unit_inst/data1[24]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.299   267.265 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          1.675   268.940    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124   269.064 r  tl/datapath_inst/instruction_register/r_reg_reg[4][24]_LDC_i_2/O
                         net (fo=2, routed)           0.873   269.936    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_1
    SLICE_X41Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   270.821 f  tl/datapath_inst/core_register/r_reg_reg[4][24]_LDC/Q
                         net (fo=1, routed)           0.798   271.620    tl/datapath_inst/core_register_n_135
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.124   271.744 r  tl/datapath_inst/r_reg[4][24]_C_i_1/O
                         net (fo=3, routed)           0.848   272.592    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_2
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124   272.716 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21/O
                         net (fo=2, routed)           1.665   274.380    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I2_O)        0.124   274.504 r  tl/datapath_inst/core_register/i__carry__5_i_12/O
                         net (fo=2, routed)           1.020   275.524    tl/control_unit_inst/_inferred__1/i__carry__5
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.152   275.676 r  tl/control_unit_inst/i__carry__5_i_4/O
                         net (fo=1, routed)           0.000   275.676    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   276.040 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.812   276.852    tl/control_unit_inst/data1[25]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   277.155 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          1.712   278.867    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124   278.991 r  tl/datapath_inst/instruction_register/r_reg_reg[3][25]_LDC_i_2/O
                         net (fo=2, routed)           0.808   279.799    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_1
    SLICE_X38Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   280.697 f  tl/datapath_inst/core_register/r_reg_reg[3][25]_LDC/Q
                         net (fo=1, routed)           0.519   281.216    tl/datapath_inst/core_register_n_166
    SLICE_X38Y55         LUT3 (Prop_lut3_I1_O)        0.124   281.340 r  tl/datapath_inst/r_reg[3][25]_C_i_1/O
                         net (fo=3, routed)           0.810   282.151    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124   282.275 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18/O
                         net (fo=2, routed)           1.317   283.592    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I0_O)        0.124   283.716 r  tl/datapath_inst/core_register/i__carry__5_i_24/O
                         net (fo=1, routed)           0.000   283.716    tl/datapath_inst/core_register/i__carry__5_i_24_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   284.294 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           0.423   284.717    tl/control_unit_inst/data0[26]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.301   285.018 r  tl/control_unit_inst/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   285.018    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   285.266 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.819   286.085    tl/control_unit_inst/data1[26]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.302   286.387 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          2.142   288.530    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.124   288.654 r  tl/datapath_inst/instruction_register/r_reg_reg[7][26]_LDC_i_2/O
                         net (fo=2, routed)           0.919   289.573    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_1
    SLICE_X36Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   290.458 f  tl/datapath_inst/core_register/r_reg_reg[7][26]_LDC/Q
                         net (fo=1, routed)           0.510   290.968    tl/datapath_inst/core_register_n_37
    SLICE_X36Y65         LUT3 (Prop_lut3_I1_O)        0.124   291.092 r  tl/datapath_inst/r_reg[7][26]_C_i_1/O
                         net (fo=3, routed)           1.086   292.178    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_2
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.124   292.302 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17/O
                         net (fo=2, routed)           1.046   293.348    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I2_O)        0.124   293.472 r  tl/datapath_inst/core_register/i__carry__5_i_23/O
                         net (fo=1, routed)           0.000   293.472    tl/datapath_inst/core_register/i__carry__5_i_23_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   293.852 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   293.852    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   294.071 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[0]
                         net (fo=2, routed)           0.869   294.940    tl/control_unit_inst/data0[28]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.295   295.235 r  tl/control_unit_inst/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   295.235    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   295.482 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.296   295.778    tl/control_unit_inst/data1[28]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.299   296.077 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          2.339   298.415    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124   298.539 r  tl/datapath_inst/instruction_register/r_reg_reg[5][28]_LDC_i_2/O
                         net (fo=2, routed)           0.635   299.175    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_1
    SLICE_X40Y67         LDCE (SetClr_ldce_CLR_Q)     0.885   300.060 f  tl/datapath_inst/core_register/r_reg_reg[5][28]_LDC/Q
                         net (fo=1, routed)           0.586   300.646    tl/datapath_inst/core_register_n_99
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124   300.770 r  tl/datapath_inst/r_reg[5][28]_C_i_1/O
                         net (fo=3, routed)           0.875   301.645    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.124   301.769 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18/O
                         net (fo=2, routed)           1.617   303.385    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124   303.509 r  tl/datapath_inst/core_register/i__carry__6_i_24/O
                         net (fo=1, routed)           0.000   303.509    tl/datapath_inst/core_register/i__carry__6_i_24_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   303.936 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[1]
                         net (fo=2, routed)           0.593   304.530    tl/control_unit_inst/data0[29]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.306   304.836 r  tl/control_unit_inst/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   304.836    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   305.063 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.645   305.708    tl/control_unit_inst/data1[29]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   306.011 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.817   307.827    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X39Y63         LUT6 (Prop_lut6_I3_O)        0.124   307.951 r  tl/datapath_inst/instruction_register/r_reg_reg[6][29]_LDC_i_2/O
                         net (fo=2, routed)           0.533   308.484    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_1
    SLICE_X39Y64         LDCE (SetClr_ldce_CLR_Q)     0.885   309.369 f  tl/datapath_inst/core_register/r_reg_reg[6][29]_LDC/Q
                         net (fo=1, routed)           0.807   310.176    tl/datapath_inst/core_register_n_66
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.124   310.300 r  tl/datapath_inst/r_reg[6][29]_C_i_1/O
                         net (fo=3, routed)           1.101   311.401    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_2
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124   311.525 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16/O
                         net (fo=2, routed)           1.468   312.993    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124   313.117 r  tl/datapath_inst/core_register/i__carry__6_i_9/O
                         net (fo=2, routed)           0.859   313.976    tl/control_unit_inst/_inferred__1/i__carry__6_0
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.152   314.128 r  tl/control_unit_inst/i__carry__6_i_2/O
                         net (fo=1, routed)           0.000   314.128    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498   314.626 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.817   315.442    tl/control_unit_inst/data1[30]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.302   315.744 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          2.784   318.529    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.124   318.653 r  tl/datapath_inst/instruction_register/r_reg_reg[3][30]_LDC_i_2/O
                         net (fo=2, routed)           0.672   319.324    tl/datapath_inst/core_register/r_reg_reg[3][30]_C_1
    SLICE_X38Y65         LDCE (SetClr_ldce_CLR_Q)     0.898   320.222 f  tl/datapath_inst/core_register/r_reg_reg[3][30]_LDC/Q
                         net (fo=1, routed)           0.519   320.741    tl/datapath_inst/core_register_n_161
    SLICE_X38Y65         LUT3 (Prop_lut3_I1_O)        0.124   320.865 r  tl/datapath_inst/r_reg[3][30]_C_i_1/O
                         net (fo=3, routed)           0.347   321.212    tl/datapath_inst/core_register/r_reg_reg[3][30]_C_2
    SLICE_X37Y65         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[3][30]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[5][30]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        321.157ns  (logic 86.899ns (27.058%)  route 234.258ns (72.942%))
  Logic Levels:           293  (CARRY4=67 IBUF=1 LDCE=33 LUT2=4 LUT3=59 LUT4=2 LUT5=58 LUT6=69)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_n_IBUF_inst/O
                         net (fo=515, routed)        13.590    15.079    tl/datapath_inst/instruction_register/rst_n_IBUF
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.203 r  tl/datapath_inst/instruction_register/r_reg_reg[4][3]_LDC_i_2/O
                         net (fo=2, routed)           0.399    15.602    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_1
    SLICE_X39Y30         LDCE (SetClr_ldce_CLR_Q)     0.885    16.487 f  tl/datapath_inst/core_register/r_reg_reg[4][3]_LDC/Q
                         net (fo=1, routed)           0.798    17.286    tl/datapath_inst/core_register_n_156
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.410 r  tl/datapath_inst/r_reg[4][3]_C_i_1/O
                         net (fo=3, routed)           0.934    18.343    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_2
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20/O
                         net (fo=2, routed)           1.412    19.879    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20_n_0
    SLICE_X34Y41         LUT5 (Prop_lut5_I2_O)        0.124    20.003 r  tl/datapath_inst/core_register/i__carry_i_15/O
                         net (fo=1, routed)           0.000    20.003    tl/datapath_inst/core_register/i__carry_i_15_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.258 r  tl/datapath_inst/core_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.655    20.913    tl/control_unit_inst/data0[3]
    SLICE_X35Y41         LUT3 (Prop_lut3_I2_O)        0.307    21.220 r  tl/control_unit_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.220    tl/datapath_inst/alu_inst/S[3]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.621 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.621    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.934 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303    22.237    tl/control_unit_inst/data1[7]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.306    22.543 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_6/O
                         net (fo=16, routed)          2.337    24.881    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.005 r  tl/datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_2/O
                         net (fo=2, routed)           0.625    25.630    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_1
    SLICE_X32Y28         LDCE (SetClr_ldce_CLR_Q)     0.898    26.528 f  tl/datapath_inst/core_register/r_reg_reg[3][7]_LDC/Q
                         net (fo=1, routed)           0.761    27.289    tl/datapath_inst/core_register_n_184
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.124    27.413 f  tl/datapath_inst/r_reg[3][7]_C_i_1/O
                         net (fo=3, routed)           1.017    28.430    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_2
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    28.554 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14/O
                         net (fo=2, routed)           1.191    29.745    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.869 f  tl/datapath_inst/core_register/i__carry__0_i_9/O
                         net (fo=2, routed)           0.801    30.671    tl/control_unit_inst/_inferred__1/i__carry__0_2
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.124    30.795 r  tl/control_unit_inst/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.795    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.196 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.196    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.509 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.303    31.812    tl/control_unit_inst/data1[11]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.306    32.118 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_6/O
                         net (fo=16, routed)          1.582    33.700    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.124    33.824 r  tl/datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_2/O
                         net (fo=2, routed)           0.677    34.501    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_1
    SLICE_X37Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    35.386 f  tl/datapath_inst/core_register/r_reg_reg[2][11]_LDC/Q
                         net (fo=1, routed)           0.797    36.183    tl/datapath_inst/core_register_n_212
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124    36.307 f  tl/datapath_inst/r_reg[2][11]_C_i_1/O
                         net (fo=3, routed)           0.903    37.210    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    37.334 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14/O
                         net (fo=2, routed)           1.264    38.598    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I0_O)        0.124    38.722 f  tl/datapath_inst/core_register/i__carry__1_i_9/O
                         net (fo=2, routed)           0.820    39.542    tl/control_unit_inst/_inferred__1/i__carry__1_2
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.124    39.666 r  tl/control_unit_inst/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    39.666    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.067 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.067    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.380 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.323    40.703    tl/control_unit_inst/data1[15]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.306    41.009 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_6/O
                         net (fo=16, routed)          1.805    42.813    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.937 r  tl/datapath_inst/instruction_register/r_reg_reg[6][15]_LDC_i_2/O
                         net (fo=2, routed)           0.809    43.746    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_1
    SLICE_X22Y38         LDCE (SetClr_ldce_CLR_Q)     0.885    44.631 f  tl/datapath_inst/core_register/r_reg_reg[6][15]_LDC/Q
                         net (fo=1, routed)           0.426    45.057    tl/datapath_inst/core_register_n_80
    SLICE_X22Y39         LUT3 (Prop_lut3_I1_O)        0.124    45.181 f  tl/datapath_inst/r_reg[6][15]_C_i_1/O
                         net (fo=3, routed)           0.432    45.612    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_2
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.124    45.736 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15/O
                         net (fo=2, routed)           1.297    47.033    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124    47.157 f  tl/datapath_inst/core_register/i__carry__2_i_9/O
                         net (fo=2, routed)           0.803    47.960    tl/control_unit_inst/_inferred__1/i__carry__2_2
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    48.084 r  tl/control_unit_inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    48.084    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.485 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.485    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.798 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.669    49.467    tl/control_unit_inst/data1[19]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.306    49.773 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_6/O
                         net (fo=16, routed)          1.763    51.536    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    51.660 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2/O
                         net (fo=2, routed)           0.532    52.192    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898    53.090 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.261    53.351    tl/datapath_inst/core_register_n_108
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.124    53.475 f  tl/datapath_inst/r_reg[5][19]_C_i_1/O
                         net (fo=3, routed)           1.147    54.622    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124    54.746 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15/O
                         net (fo=2, routed)           0.955    55.701    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124    55.825 f  tl/datapath_inst/core_register/i__carry__3_i_9/O
                         net (fo=2, routed)           0.817    56.642    tl/control_unit_inst/_inferred__1/i__carry__3_2
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124    56.766 r  tl/control_unit_inst/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    56.766    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.167 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    57.167    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.480 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.417    57.897    tl/control_unit_inst/data1[23]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.306    58.203 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_6/O
                         net (fo=16, routed)          2.139    60.342    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    60.466 r  tl/datapath_inst/instruction_register/r_reg_reg[7][23]_LDC_i_2/O
                         net (fo=2, routed)           0.673    61.139    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_1
    SLICE_X31Y65         LDCE (SetClr_ldce_CLR_Q)     0.885    62.024 f  tl/datapath_inst/core_register/r_reg_reg[7][23]_LDC/Q
                         net (fo=1, routed)           0.402    62.427    tl/datapath_inst/core_register_n_40
    SLICE_X31Y64         LUT3 (Prop_lut3_I1_O)        0.124    62.551 f  tl/datapath_inst/r_reg[7][23]_C_i_1/O
                         net (fo=3, routed)           1.299    63.850    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_2
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    63.974 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15/O
                         net (fo=2, routed)           0.971    64.944    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I2_O)        0.124    65.068 f  tl/datapath_inst/core_register/i__carry__4_i_9/O
                         net (fo=2, routed)           0.803    65.871    tl/control_unit_inst/_inferred__1/i__carry__4_2
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.124    65.995 r  tl/control_unit_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    65.995    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.396 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.396    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.709 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           1.022    67.731    tl/control_unit_inst/data1[27]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.306    68.037 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_6/O
                         net (fo=16, routed)          1.345    69.382    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    69.506 r  tl/datapath_inst/instruction_register/r_reg_reg[3][27]_LDC_i_2/O
                         net (fo=2, routed)           0.717    70.222    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_1
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    71.107 f  tl/datapath_inst/core_register/r_reg_reg[3][27]_LDC/Q
                         net (fo=1, routed)           0.968    72.076    tl/datapath_inst/core_register_n_164
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    72.200 f  tl/datapath_inst/r_reg[3][27]_C_i_1/O
                         net (fo=3, routed)           0.820    73.020    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_2
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124    73.144 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14/O
                         net (fo=2, routed)           0.834    73.977    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    74.101 f  tl/datapath_inst/core_register/i__carry__5_i_9/O
                         net (fo=2, routed)           0.730    74.831    tl/control_unit_inst/_inferred__1/i__carry__5_2
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.124    74.955 r  tl/control_unit_inst/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    74.955    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.356 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.356    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    75.669 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.802    76.472    tl/control_unit_inst/data1[31]
    SLICE_X35Y50         LUT5 (Prop_lut5_I0_O)        0.306    76.778 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_6/O
                         net (fo=16, routed)          1.636    78.414    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X36Y63         LUT6 (Prop_lut6_I5_O)        0.124    78.538 r  tl/datapath_inst/instruction_register/r_reg_reg[5][31]_LDC_i_2/O
                         net (fo=2, routed)           0.542    79.079    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_1
    SLICE_X36Y63         LDCE (SetClr_ldce_CLR_Q)     0.885    79.964 f  tl/datapath_inst/core_register/r_reg_reg[5][31]_LDC/Q
                         net (fo=1, routed)           0.502    80.466    tl/datapath_inst/core_register_n_96
    SLICE_X36Y63         LUT3 (Prop_lut3_I1_O)        0.124    80.590 r  tl/datapath_inst/r_reg[5][31]_C_i_1/O
                         net (fo=3, routed)           1.227    81.817    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    81.941 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20/O
                         net (fo=2, routed)           1.265    83.206    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    83.330 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.000    83.330    tl/datapath_inst/core_register/i__carry__6_i_21_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.706 r  tl/datapath_inst/core_register/i__carry__6_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.706    tl/datapath_inst/core_register/i__carry__6_i_12_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    83.960 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.460    85.420    tl/control_unit_inst/data0[32]
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.367    85.787 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.637    86.424    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X37Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    87.309 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           0.882    88.191    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.124    88.315 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.315    tl/datapath_inst/alu_inst/S[0]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.562 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.652    89.215    tl/control_unit_inst/data1[0]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.299    89.514 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          1.969    91.483    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124    91.607 r  tl/datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_2/O
                         net (fo=2, routed)           0.403    92.010    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_1
    SLICE_X36Y26         LDCE (SetClr_ldce_CLR_Q)     0.885    92.895 f  tl/datapath_inst/core_register/r_reg_reg[7][0]_LDC/Q
                         net (fo=1, routed)           0.670    93.565    tl/datapath_inst/core_register_n_63
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    93.689 r  tl/datapath_inst/r_reg[7][0]_C_i_1/O
                         net (fo=3, routed)           1.046    94.735    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.124    94.859 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26/O
                         net (fo=1, routed)           1.362    96.221    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124    96.345 r  tl/datapath_inst/core_register/i__carry_i_14/O
                         net (fo=3, routed)           0.659    97.005    tl/datapath_inst/instruction_register/DI[0]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124    97.129 r  tl/datapath_inst/instruction_register/i__carry_i_18/O
                         net (fo=1, routed)           0.000    97.129    tl/datapath_inst/core_register/S[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    97.381 r  tl/datapath_inst/core_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.316    97.697    tl/control_unit_inst/data0[0]
    SLICE_X33Y41         LUT4 (Prop_lut4_I3_O)        0.295    97.992 r  tl/control_unit_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.550    98.542    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    99.140 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.638    99.778    tl/control_unit_inst/data1[1]
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.303   100.081 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          1.782   101.863    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124   101.987 r  tl/datapath_inst/instruction_register/r_reg_reg[5][1]_LDC_i_2/O
                         net (fo=2, routed)           0.753   102.740    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_1
    SLICE_X43Y27         LDCE (SetClr_ldce_CLR_Q)     0.885   103.625 f  tl/datapath_inst/core_register/r_reg_reg[5][1]_LDC/Q
                         net (fo=1, routed)           0.498   104.123    tl/datapath_inst/core_register_n_126
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.124   104.247 r  tl/datapath_inst/r_reg[5][1]_C_i_1/O
                         net (fo=3, routed)           0.938   105.185    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_2
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.124   105.309 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24/O
                         net (fo=1, routed)           1.210   106.519    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124   106.643 r  tl/datapath_inst/core_register/i__carry_i_13/O
                         net (fo=4, routed)           1.046   107.688    tl/datapath_inst/instruction_register/DI[1]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   107.812 r  tl/datapath_inst/instruction_register/i__carry_i_17/O
                         net (fo=1, routed)           0.000   107.812    tl/datapath_inst/core_register/S[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.042 r  tl/datapath_inst/core_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.843   108.886    tl/control_unit_inst/data0[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I2_O)        0.306   109.192 r  tl/control_unit_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000   109.192    tl/datapath_inst/alu_inst/S[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   109.772 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.827   110.599    tl/control_unit_inst/data1[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.302   110.901 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          1.539   112.440    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   112.564 r  tl/datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_2/O
                         net (fo=2, routed)           0.403   112.967    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_1
    SLICE_X36Y34         LDCE (SetClr_ldce_CLR_Q)     0.885   113.852 f  tl/datapath_inst/core_register/r_reg_reg[2][2]_LDC/Q
                         net (fo=1, routed)           0.670   114.522    tl/datapath_inst/core_register_n_221
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124   114.646 r  tl/datapath_inst/r_reg[2][2]_C_i_1/O
                         net (fo=3, routed)           0.979   115.625    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_2
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124   115.749 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21/O
                         net (fo=1, routed)           1.103   116.852    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124   116.976 r  tl/datapath_inst/core_register/i__carry_i_12/O
                         net (fo=4, routed)           1.006   117.982    tl/datapath_inst/instruction_register/DI[2]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   118.106 r  tl/datapath_inst/instruction_register/i__carry_i_16/O
                         net (fo=1, routed)           0.000   118.106    tl/datapath_inst/core_register/S[2]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   118.486 r  tl/datapath_inst/core_register/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.486    tl/datapath_inst/core_register/i__carry_i_10_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   118.705 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.701   119.406    tl/control_unit_inst/data0[4]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.295   119.701 r  tl/control_unit_inst/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   119.701    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   119.948 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.760   120.708    tl/control_unit_inst/data1[4]
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.299   121.007 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          1.902   122.908    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124   123.032 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2/O
                         net (fo=2, routed)           0.487   123.519    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X26Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   124.404 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.723   125.127    tl/datapath_inst/core_register_n_187
    SLICE_X26Y27         LUT3 (Prop_lut3_I1_O)        0.124   125.251 r  tl/datapath_inst/r_reg[3][4]_C_i_1/O
                         net (fo=3, routed)           1.163   126.413    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X27Y36         LUT6 (Prop_lut6_I0_O)        0.124   126.537 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20/O
                         net (fo=2, routed)           1.320   127.857    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.124   127.981 r  tl/datapath_inst/core_register/i__carry__0_i_12/O
                         net (fo=2, routed)           0.942   128.923    tl/control_unit_inst/_inferred__1/i__carry__0
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.152   129.075 r  tl/control_unit_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   129.075    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   129.439 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.860   130.299    tl/control_unit_inst/data1[5]
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.303   130.602 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          1.887   132.489    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124   132.613 r  tl/datapath_inst/instruction_register/r_reg_reg[6][5]_LDC_i_2/O
                         net (fo=2, routed)           0.528   133.140    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_1
    SLICE_X31Y28         LDCE (SetClr_ldce_CLR_Q)     0.885   134.025 f  tl/datapath_inst/core_register/r_reg_reg[6][5]_LDC/Q
                         net (fo=1, routed)           0.760   134.785    tl/datapath_inst/core_register_n_90
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124   134.909 r  tl/datapath_inst/r_reg[6][5]_C_i_1/O
                         net (fo=3, routed)           0.977   135.886    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_2
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124   136.010 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19/O
                         net (fo=2, routed)           1.277   137.287    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   137.411 r  tl/datapath_inst/core_register/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000   137.411    tl/datapath_inst/core_register/i__carry__0_i_24_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   137.989 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           0.423   138.412    tl/control_unit_inst/data0[6]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.301   138.713 r  tl/control_unit_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   138.713    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[2]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   138.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.646   139.607    tl/control_unit_inst/data1[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.302   139.909 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          1.287   141.195    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X29Y31         LUT6 (Prop_lut6_I3_O)        0.124   141.319 r  tl/datapath_inst/instruction_register/r_reg_reg[6][6]_LDC_i_2/O
                         net (fo=2, routed)           0.639   141.959    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_1
    SLICE_X28Y31         LDCE (SetClr_ldce_CLR_Q)     0.898   142.857 f  tl/datapath_inst/core_register/r_reg_reg[6][6]_LDC/Q
                         net (fo=1, routed)           0.519   143.376    tl/datapath_inst/core_register_n_89
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124   143.500 r  tl/datapath_inst/r_reg[6][6]_C_i_1/O
                         net (fo=3, routed)           1.154   144.654    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124   144.778 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17/O
                         net (fo=2, routed)           1.230   146.008    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   146.132 r  tl/datapath_inst/core_register/i__carry__0_i_23/O
                         net (fo=1, routed)           0.000   146.132    tl/datapath_inst/core_register/i__carry__0_i_23_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   146.512 r  tl/datapath_inst/core_register/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000   146.512    tl/datapath_inst/core_register/i__carry__0_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.731 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.873   147.604    tl/control_unit_inst/data0[8]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.295   147.899 r  tl/control_unit_inst/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   147.899    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   148.146 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.870   149.016    tl/control_unit_inst/data1[8]
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.299   149.315 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          1.364   150.679    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124   150.803 r  tl/datapath_inst/instruction_register/r_reg_reg[2][8]_LDC_i_2/O
                         net (fo=2, routed)           1.162   151.965    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_1
    SLICE_X41Y37         LDCE (SetClr_ldce_CLR_Q)     0.885   152.850 f  tl/datapath_inst/core_register/r_reg_reg[2][8]_LDC/Q
                         net (fo=1, routed)           0.948   153.798    tl/datapath_inst/core_register_n_215
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124   153.922 r  tl/datapath_inst/r_reg[2][8]_C_i_1/O
                         net (fo=3, routed)           0.965   154.887    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_2
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124   155.011 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20/O
                         net (fo=2, routed)           1.551   156.562    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124   156.686 r  tl/datapath_inst/core_register/i__carry__1_i_12/O
                         net (fo=2, routed)           0.783   157.469    tl/control_unit_inst/_inferred__1/i__carry__1
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.150   157.619 r  tl/control_unit_inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000   157.619    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   157.983 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820   158.803    tl/control_unit_inst/data1[9]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.303   159.106 f  tl/control_unit_inst/r_reg_reg[1][9]_LDC_i_3/O
                         net (fo=16, routed)          2.378   161.484    tl/datapath_inst/instruction_register/r_rgf[9]
    SLICE_X42Y25         LUT6 (Prop_lut6_I5_O)        0.124   161.607 r  tl/datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_2/O
                         net (fo=2, routed)           0.677   162.284    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_1
    SLICE_X42Y25         LDCE (SetClr_ldce_CLR_Q)     0.898   163.182 f  tl/datapath_inst/core_register/r_reg_reg[5][9]_LDC/Q
                         net (fo=1, routed)           0.796   163.978    tl/datapath_inst/core_register_n_118
    SLICE_X42Y25         LUT3 (Prop_lut3_I1_O)        0.124   164.102 r  tl/datapath_inst/r_reg[5][9]_C_i_1/O
                         net (fo=3, routed)           1.244   165.347    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_2
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.124   165.471 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19/O
                         net (fo=2, routed)           1.569   167.040    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   167.164 r  tl/datapath_inst/core_register/i__carry__1_i_24/O
                         net (fo=1, routed)           0.000   167.164    tl/datapath_inst/core_register/i__carry__1_i_24_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   167.742 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[2]
                         net (fo=2, routed)           0.417   168.159    tl/control_unit_inst/data0[10]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.301   168.460 r  tl/control_unit_inst/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000   168.460    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[2]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   168.708 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.586   169.294    tl/control_unit_inst/data1[10]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.302   169.596 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          1.846   171.442    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.124   171.566 r  tl/datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_2/O
                         net (fo=2, routed)           0.789   172.355    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_1
    SLICE_X40Y25         LDCE (SetClr_ldce_CLR_Q)     0.885   173.240 f  tl/datapath_inst/core_register/r_reg_reg[7][10]_LDC/Q
                         net (fo=1, routed)           0.510   173.749    tl/datapath_inst/core_register_n_53
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124   173.873 r  tl/datapath_inst/r_reg[7][10]_C_i_1/O
                         net (fo=3, routed)           1.410   175.283    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_2
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124   175.407 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17/O
                         net (fo=2, routed)           0.695   176.101    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   176.225 r  tl/datapath_inst/core_register/i__carry__1_i_23/O
                         net (fo=1, routed)           0.000   176.225    tl/datapath_inst/core_register/i__carry__1_i_23_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   176.605 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   176.605    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   176.824 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.641   177.465    tl/control_unit_inst/data0[12]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.295   177.760 r  tl/control_unit_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   177.760    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   178.007 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.832   178.840    tl/control_unit_inst/data1[12]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.299   179.139 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          1.390   180.529    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X23Y44         LUT6 (Prop_lut6_I4_O)        0.124   180.653 r  tl/datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_2/O
                         net (fo=2, routed)           0.401   181.054    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_1
    SLICE_X22Y44         LDCE (SetClr_ldce_CLR_Q)     0.885   181.939 f  tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC/Q
                         net (fo=1, routed)           0.670   182.609    tl/datapath_inst/core_register_n_19
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.124   182.733 r  tl/datapath_inst/r_reg[1][12]_C_i_1/O
                         net (fo=3, routed)           1.000   183.732    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_2
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.124   183.856 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20/O
                         net (fo=2, routed)           1.463   185.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I0_O)        0.124   185.443 r  tl/datapath_inst/core_register/i__carry__2_i_25/O
                         net (fo=1, routed)           0.000   185.443    tl/datapath_inst/core_register/i__carry__2_i_25_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   185.870 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.593   186.463    tl/control_unit_inst/data0[13]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.306   186.769 r  tl/control_unit_inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   186.769    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   186.996 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.948   187.945    tl/control_unit_inst/data1[13]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.303   188.248 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          1.746   189.994    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124   190.118 r  tl/datapath_inst/instruction_register/r_reg_reg[7][13]_LDC_i_2/O
                         net (fo=2, routed)           0.501   190.619    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_1
    SLICE_X31Y33         LDCE (SetClr_ldce_CLR_Q)     0.885   191.504 f  tl/datapath_inst/core_register/r_reg_reg[7][13]_LDC/Q
                         net (fo=1, routed)           0.635   192.140    tl/datapath_inst/core_register_n_50
    SLICE_X31Y34         LUT3 (Prop_lut3_I1_O)        0.124   192.264 r  tl/datapath_inst/r_reg[7][13]_C_i_1/O
                         net (fo=3, routed)           0.945   193.208    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124   193.332 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19/O
                         net (fo=2, routed)           0.772   194.104    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   194.228 r  tl/datapath_inst/core_register/i__carry__2_i_24/O
                         net (fo=1, routed)           0.000   194.228    tl/datapath_inst/core_register/i__carry__2_i_24_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   194.806 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.423   195.229    tl/control_unit_inst/data0[14]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.301   195.530 r  tl/control_unit_inst/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   195.530    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   195.778 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.449   196.227    tl/control_unit_inst/data1[14]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.302   196.529 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          1.569   198.097    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.124   198.221 r  tl/datapath_inst/instruction_register/r_reg_reg[7][14]_LDC_i_2/O
                         net (fo=2, routed)           0.639   198.861    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_1
    SLICE_X24Y36         LDCE (SetClr_ldce_CLR_Q)     0.898   199.759 f  tl/datapath_inst/core_register/r_reg_reg[7][14]_LDC/Q
                         net (fo=1, routed)           0.519   200.278    tl/datapath_inst/core_register_n_49
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124   200.402 r  tl/datapath_inst/r_reg[7][14]_C_i_1/O
                         net (fo=3, routed)           1.016   201.418    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_2
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124   201.542 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17/O
                         net (fo=2, routed)           1.299   202.842    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   202.966 r  tl/datapath_inst/core_register/i__carry__2_i_23/O
                         net (fo=1, routed)           0.000   202.966    tl/datapath_inst/core_register/i__carry__2_i_23_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   203.346 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   203.346    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.565 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.701   204.266    tl/control_unit_inst/data0[16]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.295   204.561 r  tl/control_unit_inst/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   204.561    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   204.808 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.392   205.200    tl/control_unit_inst/data1[16]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.299   205.499 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          2.731   208.230    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X27Y60         LUT6 (Prop_lut6_I5_O)        0.124   208.354 r  tl/datapath_inst/instruction_register/r_reg_reg[5][16]_LDC_i_2/O
                         net (fo=2, routed)           0.488   208.842    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_1
    SLICE_X27Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   209.727 f  tl/datapath_inst/core_register/r_reg_reg[5][16]_LDC/Q
                         net (fo=1, routed)           0.493   210.221    tl/datapath_inst/core_register_n_111
    SLICE_X27Y62         LUT3 (Prop_lut3_I1_O)        0.124   210.345 r  tl/datapath_inst/r_reg[5][16]_C_i_1/O
                         net (fo=3, routed)           1.530   211.875    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_2
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.124   211.999 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21/O
                         net (fo=2, routed)           1.272   213.271    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   213.395 r  tl/datapath_inst/core_register/i__carry__3_i_25/O
                         net (fo=1, routed)           0.000   213.395    tl/datapath_inst/core_register/i__carry__3_i_25_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   213.822 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.587   214.409    tl/control_unit_inst/data0[17]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.306   214.715 r  tl/control_unit_inst/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   214.715    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   214.942 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.956   215.898    tl/control_unit_inst/data1[17]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.303   216.201 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          1.358   217.559    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X28Y54         LUT6 (Prop_lut6_I5_O)        0.124   217.683 r  tl/datapath_inst/instruction_register/r_reg_reg[3][17]_LDC_i_2/O
                         net (fo=2, routed)           0.782   218.465    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_1
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   219.363 f  tl/datapath_inst/core_register/r_reg_reg[3][17]_LDC/Q
                         net (fo=1, routed)           0.859   220.222    tl/datapath_inst/core_register_n_174
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.124   220.346 r  tl/datapath_inst/r_reg[3][17]_C_i_1/O
                         net (fo=3, routed)           0.811   221.157    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_2
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124   221.281 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18/O
                         net (fo=2, routed)           1.472   222.753    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.124   222.877 r  tl/datapath_inst/core_register/i__carry__3_i_24/O
                         net (fo=1, routed)           0.000   222.877    tl/datapath_inst/core_register/i__carry__3_i_24_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   223.455 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           0.590   224.045    tl/control_unit_inst/data0[18]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.301   224.346 r  tl/control_unit_inst/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   224.346    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   224.594 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.740   225.334    tl/control_unit_inst/data1[18]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.302   225.636 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.126   228.762    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X27Y65         LUT6 (Prop_lut6_I3_O)        0.124   228.886 r  tl/datapath_inst/instruction_register/r_reg_reg[6][18]_LDC_i_2/O
                         net (fo=2, routed)           0.533   229.419    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_1
    SLICE_X27Y66         LDCE (SetClr_ldce_CLR_Q)     0.885   230.304 f  tl/datapath_inst/core_register/r_reg_reg[6][18]_LDC/Q
                         net (fo=1, routed)           0.493   230.797    tl/datapath_inst/core_register_n_77
    SLICE_X27Y66         LUT3 (Prop_lut3_I1_O)        0.124   230.921 r  tl/datapath_inst/r_reg[6][18]_C_i_1/O
                         net (fo=3, routed)           1.364   232.285    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_2
    SLICE_X23Y51         LUT6 (Prop_lut6_I1_O)        0.124   232.409 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17/O
                         net (fo=2, routed)           1.422   233.831    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   233.955 r  tl/datapath_inst/core_register/i__carry__3_i_23/O
                         net (fo=1, routed)           0.000   233.955    tl/datapath_inst/core_register/i__carry__3_i_23_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   234.335 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   234.335    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   234.554 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.873   235.427    tl/control_unit_inst/data0[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.295   235.722 r  tl/control_unit_inst/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   235.722    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   235.969 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.889   236.858    tl/control_unit_inst/data1[20]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.299   237.157 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          2.228   239.385    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X24Y51         LUT6 (Prop_lut6_I3_O)        0.124   239.509 r  tl/datapath_inst/instruction_register/r_reg_reg[2][20]_LDC_i_2/O
                         net (fo=2, routed)           0.623   240.132    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_1
    SLICE_X24Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   241.030 f  tl/datapath_inst/core_register/r_reg_reg[2][20]_LDC/Q
                         net (fo=1, routed)           0.796   241.826    tl/datapath_inst/core_register_n_203
    SLICE_X24Y51         LUT3 (Prop_lut3_I1_O)        0.124   241.950 r  tl/datapath_inst/r_reg[2][20]_C_i_1/O
                         net (fo=3, routed)           0.483   242.433    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_2
    SLICE_X25Y52         LUT6 (Prop_lut6_I1_O)        0.124   242.557 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20/O
                         net (fo=2, routed)           1.762   244.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   244.443 r  tl/datapath_inst/core_register/i__carry__4_i_25/O
                         net (fo=1, routed)           0.000   244.443    tl/datapath_inst/core_register/i__carry__4_i_25_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   244.870 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.587   245.457    tl/control_unit_inst/data0[21]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.306   245.763 r  tl/control_unit_inst/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   245.763    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   245.990 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.948   246.939    tl/control_unit_inst/data1[21]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.303   247.242 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          2.369   249.611    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I3_O)        0.124   249.735 r  tl/datapath_inst/instruction_register/r_reg_reg[2][21]_LDC_i_2/O
                         net (fo=2, routed)           0.662   250.397    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_1
    SLICE_X30Y63         LDCE (SetClr_ldce_CLR_Q)     0.898   251.295 f  tl/datapath_inst/core_register/r_reg_reg[2][21]_LDC/Q
                         net (fo=1, routed)           0.519   251.814    tl/datapath_inst/core_register_n_202
    SLICE_X30Y63         LUT3 (Prop_lut3_I1_O)        0.124   251.938 r  tl/datapath_inst/r_reg[2][21]_C_i_1/O
                         net (fo=3, routed)           1.029   252.967    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_2
    SLICE_X30Y58         LUT6 (Prop_lut6_I1_O)        0.124   253.091 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18/O
                         net (fo=2, routed)           1.539   254.630    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   254.754 r  tl/datapath_inst/core_register/i__carry__4_i_24/O
                         net (fo=1, routed)           0.000   254.754    tl/datapath_inst/core_register/i__carry__4_i_24_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   255.332 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.864   256.196    tl/control_unit_inst/data0[22]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.301   256.497 r  tl/control_unit_inst/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   256.497    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   256.745 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.646   257.391    tl/control_unit_inst/data1[22]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.302   257.693 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.300   259.992    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X29Y61         LUT6 (Prop_lut6_I2_O)        0.124   260.116 r  tl/datapath_inst/instruction_register/r_reg_reg[7][22]_LDC_i_2/O
                         net (fo=2, routed)           0.532   260.649    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_1
    SLICE_X29Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   261.534 f  tl/datapath_inst/core_register/r_reg_reg[7][22]_LDC/Q
                         net (fo=1, routed)           0.493   262.027    tl/datapath_inst/core_register_n_41
    SLICE_X29Y62         LUT3 (Prop_lut3_I1_O)        0.124   262.151 r  tl/datapath_inst/r_reg[7][22]_C_i_1/O
                         net (fo=3, routed)           0.990   263.141    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_2
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.124   263.265 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17/O
                         net (fo=2, routed)           1.343   264.607    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.124   264.731 r  tl/datapath_inst/core_register/i__carry__4_i_23/O
                         net (fo=1, routed)           0.000   264.731    tl/datapath_inst/core_register/i__carry__4_i_23_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   265.111 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   265.111    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   265.330 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.701   266.032    tl/control_unit_inst/data0[24]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.295   266.327 r  tl/control_unit_inst/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   266.327    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   266.574 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.392   266.966    tl/control_unit_inst/data1[24]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.299   267.265 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          1.675   268.940    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124   269.064 r  tl/datapath_inst/instruction_register/r_reg_reg[4][24]_LDC_i_2/O
                         net (fo=2, routed)           0.873   269.936    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_1
    SLICE_X41Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   270.821 f  tl/datapath_inst/core_register/r_reg_reg[4][24]_LDC/Q
                         net (fo=1, routed)           0.798   271.620    tl/datapath_inst/core_register_n_135
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.124   271.744 r  tl/datapath_inst/r_reg[4][24]_C_i_1/O
                         net (fo=3, routed)           0.848   272.592    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_2
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124   272.716 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21/O
                         net (fo=2, routed)           1.665   274.380    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I2_O)        0.124   274.504 r  tl/datapath_inst/core_register/i__carry__5_i_12/O
                         net (fo=2, routed)           1.020   275.524    tl/control_unit_inst/_inferred__1/i__carry__5
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.152   275.676 r  tl/control_unit_inst/i__carry__5_i_4/O
                         net (fo=1, routed)           0.000   275.676    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   276.040 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.812   276.852    tl/control_unit_inst/data1[25]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   277.155 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          1.712   278.867    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124   278.991 r  tl/datapath_inst/instruction_register/r_reg_reg[3][25]_LDC_i_2/O
                         net (fo=2, routed)           0.808   279.799    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_1
    SLICE_X38Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   280.697 f  tl/datapath_inst/core_register/r_reg_reg[3][25]_LDC/Q
                         net (fo=1, routed)           0.519   281.216    tl/datapath_inst/core_register_n_166
    SLICE_X38Y55         LUT3 (Prop_lut3_I1_O)        0.124   281.340 r  tl/datapath_inst/r_reg[3][25]_C_i_1/O
                         net (fo=3, routed)           0.810   282.151    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124   282.275 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18/O
                         net (fo=2, routed)           1.317   283.592    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I0_O)        0.124   283.716 r  tl/datapath_inst/core_register/i__carry__5_i_24/O
                         net (fo=1, routed)           0.000   283.716    tl/datapath_inst/core_register/i__carry__5_i_24_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   284.294 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           0.423   284.717    tl/control_unit_inst/data0[26]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.301   285.018 r  tl/control_unit_inst/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   285.018    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   285.266 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.819   286.085    tl/control_unit_inst/data1[26]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.302   286.387 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          2.142   288.530    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.124   288.654 r  tl/datapath_inst/instruction_register/r_reg_reg[7][26]_LDC_i_2/O
                         net (fo=2, routed)           0.919   289.573    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_1
    SLICE_X36Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   290.458 f  tl/datapath_inst/core_register/r_reg_reg[7][26]_LDC/Q
                         net (fo=1, routed)           0.510   290.968    tl/datapath_inst/core_register_n_37
    SLICE_X36Y65         LUT3 (Prop_lut3_I1_O)        0.124   291.092 r  tl/datapath_inst/r_reg[7][26]_C_i_1/O
                         net (fo=3, routed)           1.086   292.178    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_2
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.124   292.302 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17/O
                         net (fo=2, routed)           1.046   293.348    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I2_O)        0.124   293.472 r  tl/datapath_inst/core_register/i__carry__5_i_23/O
                         net (fo=1, routed)           0.000   293.472    tl/datapath_inst/core_register/i__carry__5_i_23_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   293.852 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   293.852    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   294.071 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[0]
                         net (fo=2, routed)           0.869   294.940    tl/control_unit_inst/data0[28]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.295   295.235 r  tl/control_unit_inst/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   295.235    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   295.482 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.296   295.778    tl/control_unit_inst/data1[28]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.299   296.077 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          2.339   298.415    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124   298.539 r  tl/datapath_inst/instruction_register/r_reg_reg[5][28]_LDC_i_2/O
                         net (fo=2, routed)           0.635   299.175    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_1
    SLICE_X40Y67         LDCE (SetClr_ldce_CLR_Q)     0.885   300.060 f  tl/datapath_inst/core_register/r_reg_reg[5][28]_LDC/Q
                         net (fo=1, routed)           0.586   300.646    tl/datapath_inst/core_register_n_99
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124   300.770 r  tl/datapath_inst/r_reg[5][28]_C_i_1/O
                         net (fo=3, routed)           0.875   301.645    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.124   301.769 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18/O
                         net (fo=2, routed)           1.617   303.385    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124   303.509 r  tl/datapath_inst/core_register/i__carry__6_i_24/O
                         net (fo=1, routed)           0.000   303.509    tl/datapath_inst/core_register/i__carry__6_i_24_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   303.936 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[1]
                         net (fo=2, routed)           0.593   304.530    tl/control_unit_inst/data0[29]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.306   304.836 r  tl/control_unit_inst/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   304.836    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   305.063 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.645   305.708    tl/control_unit_inst/data1[29]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   306.011 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.817   307.827    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X39Y63         LUT6 (Prop_lut6_I3_O)        0.124   307.951 r  tl/datapath_inst/instruction_register/r_reg_reg[6][29]_LDC_i_2/O
                         net (fo=2, routed)           0.533   308.484    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_1
    SLICE_X39Y64         LDCE (SetClr_ldce_CLR_Q)     0.885   309.369 f  tl/datapath_inst/core_register/r_reg_reg[6][29]_LDC/Q
                         net (fo=1, routed)           0.807   310.176    tl/datapath_inst/core_register_n_66
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.124   310.300 r  tl/datapath_inst/r_reg[6][29]_C_i_1/O
                         net (fo=3, routed)           1.101   311.401    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_2
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124   311.525 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16/O
                         net (fo=2, routed)           1.468   312.993    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124   313.117 r  tl/datapath_inst/core_register/i__carry__6_i_9/O
                         net (fo=2, routed)           0.859   313.976    tl/control_unit_inst/_inferred__1/i__carry__6_0
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.152   314.128 r  tl/control_unit_inst/i__carry__6_i_2/O
                         net (fo=1, routed)           0.000   314.128    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498   314.626 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.817   315.442    tl/control_unit_inst/data1[30]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.302   315.744 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          2.899   318.644    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X37Y66         LUT6 (Prop_lut6_I5_O)        0.124   318.768 r  tl/datapath_inst/instruction_register/r_reg_reg[5][30]_LDC_i_2/O
                         net (fo=2, routed)           0.533   319.301    tl/datapath_inst/core_register/r_reg_reg[5][30]_C_1
    SLICE_X37Y67         LDCE (SetClr_ldce_CLR_Q)     0.885   320.186 f  tl/datapath_inst/core_register/r_reg_reg[5][30]_LDC/Q
                         net (fo=1, routed)           0.493   320.679    tl/datapath_inst/core_register_n_97
    SLICE_X37Y67         LUT3 (Prop_lut3_I1_O)        0.124   320.803 r  tl/datapath_inst/r_reg[5][30]_C_i_1/O
                         net (fo=3, routed)           0.354   321.156    tl/datapath_inst/core_register/r_reg_reg[5][30]_C_2
    SLICE_X37Y66         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[5][30]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[6][30]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        321.098ns  (logic 86.899ns (27.063%)  route 234.199ns (72.937%))
  Logic Levels:           293  (CARRY4=67 IBUF=1 LDCE=33 LUT2=4 LUT3=59 LUT4=2 LUT5=58 LUT6=69)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_n_IBUF_inst/O
                         net (fo=515, routed)        13.590    15.079    tl/datapath_inst/instruction_register/rst_n_IBUF
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.203 r  tl/datapath_inst/instruction_register/r_reg_reg[4][3]_LDC_i_2/O
                         net (fo=2, routed)           0.399    15.602    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_1
    SLICE_X39Y30         LDCE (SetClr_ldce_CLR_Q)     0.885    16.487 f  tl/datapath_inst/core_register/r_reg_reg[4][3]_LDC/Q
                         net (fo=1, routed)           0.798    17.286    tl/datapath_inst/core_register_n_156
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.410 r  tl/datapath_inst/r_reg[4][3]_C_i_1/O
                         net (fo=3, routed)           0.934    18.343    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_2
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20/O
                         net (fo=2, routed)           1.412    19.879    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20_n_0
    SLICE_X34Y41         LUT5 (Prop_lut5_I2_O)        0.124    20.003 r  tl/datapath_inst/core_register/i__carry_i_15/O
                         net (fo=1, routed)           0.000    20.003    tl/datapath_inst/core_register/i__carry_i_15_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.258 r  tl/datapath_inst/core_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.655    20.913    tl/control_unit_inst/data0[3]
    SLICE_X35Y41         LUT3 (Prop_lut3_I2_O)        0.307    21.220 r  tl/control_unit_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.220    tl/datapath_inst/alu_inst/S[3]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.621 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.621    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.934 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303    22.237    tl/control_unit_inst/data1[7]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.306    22.543 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_6/O
                         net (fo=16, routed)          2.337    24.881    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.005 r  tl/datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_2/O
                         net (fo=2, routed)           0.625    25.630    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_1
    SLICE_X32Y28         LDCE (SetClr_ldce_CLR_Q)     0.898    26.528 f  tl/datapath_inst/core_register/r_reg_reg[3][7]_LDC/Q
                         net (fo=1, routed)           0.761    27.289    tl/datapath_inst/core_register_n_184
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.124    27.413 f  tl/datapath_inst/r_reg[3][7]_C_i_1/O
                         net (fo=3, routed)           1.017    28.430    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_2
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    28.554 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14/O
                         net (fo=2, routed)           1.191    29.745    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.869 f  tl/datapath_inst/core_register/i__carry__0_i_9/O
                         net (fo=2, routed)           0.801    30.671    tl/control_unit_inst/_inferred__1/i__carry__0_2
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.124    30.795 r  tl/control_unit_inst/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.795    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.196 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.196    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.509 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.303    31.812    tl/control_unit_inst/data1[11]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.306    32.118 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_6/O
                         net (fo=16, routed)          1.582    33.700    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.124    33.824 r  tl/datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_2/O
                         net (fo=2, routed)           0.677    34.501    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_1
    SLICE_X37Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    35.386 f  tl/datapath_inst/core_register/r_reg_reg[2][11]_LDC/Q
                         net (fo=1, routed)           0.797    36.183    tl/datapath_inst/core_register_n_212
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124    36.307 f  tl/datapath_inst/r_reg[2][11]_C_i_1/O
                         net (fo=3, routed)           0.903    37.210    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    37.334 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14/O
                         net (fo=2, routed)           1.264    38.598    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I0_O)        0.124    38.722 f  tl/datapath_inst/core_register/i__carry__1_i_9/O
                         net (fo=2, routed)           0.820    39.542    tl/control_unit_inst/_inferred__1/i__carry__1_2
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.124    39.666 r  tl/control_unit_inst/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    39.666    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.067 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.067    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.380 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.323    40.703    tl/control_unit_inst/data1[15]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.306    41.009 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_6/O
                         net (fo=16, routed)          1.805    42.813    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.937 r  tl/datapath_inst/instruction_register/r_reg_reg[6][15]_LDC_i_2/O
                         net (fo=2, routed)           0.809    43.746    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_1
    SLICE_X22Y38         LDCE (SetClr_ldce_CLR_Q)     0.885    44.631 f  tl/datapath_inst/core_register/r_reg_reg[6][15]_LDC/Q
                         net (fo=1, routed)           0.426    45.057    tl/datapath_inst/core_register_n_80
    SLICE_X22Y39         LUT3 (Prop_lut3_I1_O)        0.124    45.181 f  tl/datapath_inst/r_reg[6][15]_C_i_1/O
                         net (fo=3, routed)           0.432    45.612    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_2
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.124    45.736 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15/O
                         net (fo=2, routed)           1.297    47.033    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124    47.157 f  tl/datapath_inst/core_register/i__carry__2_i_9/O
                         net (fo=2, routed)           0.803    47.960    tl/control_unit_inst/_inferred__1/i__carry__2_2
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    48.084 r  tl/control_unit_inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    48.084    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.485 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.485    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.798 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.669    49.467    tl/control_unit_inst/data1[19]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.306    49.773 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_6/O
                         net (fo=16, routed)          1.763    51.536    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    51.660 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2/O
                         net (fo=2, routed)           0.532    52.192    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898    53.090 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.261    53.351    tl/datapath_inst/core_register_n_108
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.124    53.475 f  tl/datapath_inst/r_reg[5][19]_C_i_1/O
                         net (fo=3, routed)           1.147    54.622    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124    54.746 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15/O
                         net (fo=2, routed)           0.955    55.701    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124    55.825 f  tl/datapath_inst/core_register/i__carry__3_i_9/O
                         net (fo=2, routed)           0.817    56.642    tl/control_unit_inst/_inferred__1/i__carry__3_2
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124    56.766 r  tl/control_unit_inst/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    56.766    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.167 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    57.167    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.480 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.417    57.897    tl/control_unit_inst/data1[23]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.306    58.203 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_6/O
                         net (fo=16, routed)          2.139    60.342    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    60.466 r  tl/datapath_inst/instruction_register/r_reg_reg[7][23]_LDC_i_2/O
                         net (fo=2, routed)           0.673    61.139    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_1
    SLICE_X31Y65         LDCE (SetClr_ldce_CLR_Q)     0.885    62.024 f  tl/datapath_inst/core_register/r_reg_reg[7][23]_LDC/Q
                         net (fo=1, routed)           0.402    62.427    tl/datapath_inst/core_register_n_40
    SLICE_X31Y64         LUT3 (Prop_lut3_I1_O)        0.124    62.551 f  tl/datapath_inst/r_reg[7][23]_C_i_1/O
                         net (fo=3, routed)           1.299    63.850    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_2
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    63.974 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15/O
                         net (fo=2, routed)           0.971    64.944    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I2_O)        0.124    65.068 f  tl/datapath_inst/core_register/i__carry__4_i_9/O
                         net (fo=2, routed)           0.803    65.871    tl/control_unit_inst/_inferred__1/i__carry__4_2
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.124    65.995 r  tl/control_unit_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    65.995    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.396 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.396    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.709 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           1.022    67.731    tl/control_unit_inst/data1[27]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.306    68.037 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_6/O
                         net (fo=16, routed)          1.345    69.382    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    69.506 r  tl/datapath_inst/instruction_register/r_reg_reg[3][27]_LDC_i_2/O
                         net (fo=2, routed)           0.717    70.222    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_1
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    71.107 f  tl/datapath_inst/core_register/r_reg_reg[3][27]_LDC/Q
                         net (fo=1, routed)           0.968    72.076    tl/datapath_inst/core_register_n_164
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    72.200 f  tl/datapath_inst/r_reg[3][27]_C_i_1/O
                         net (fo=3, routed)           0.820    73.020    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_2
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124    73.144 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14/O
                         net (fo=2, routed)           0.834    73.977    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    74.101 f  tl/datapath_inst/core_register/i__carry__5_i_9/O
                         net (fo=2, routed)           0.730    74.831    tl/control_unit_inst/_inferred__1/i__carry__5_2
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.124    74.955 r  tl/control_unit_inst/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    74.955    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.356 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.356    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    75.669 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.802    76.472    tl/control_unit_inst/data1[31]
    SLICE_X35Y50         LUT5 (Prop_lut5_I0_O)        0.306    76.778 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_6/O
                         net (fo=16, routed)          1.636    78.414    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X36Y63         LUT6 (Prop_lut6_I5_O)        0.124    78.538 r  tl/datapath_inst/instruction_register/r_reg_reg[5][31]_LDC_i_2/O
                         net (fo=2, routed)           0.542    79.079    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_1
    SLICE_X36Y63         LDCE (SetClr_ldce_CLR_Q)     0.885    79.964 f  tl/datapath_inst/core_register/r_reg_reg[5][31]_LDC/Q
                         net (fo=1, routed)           0.502    80.466    tl/datapath_inst/core_register_n_96
    SLICE_X36Y63         LUT3 (Prop_lut3_I1_O)        0.124    80.590 r  tl/datapath_inst/r_reg[5][31]_C_i_1/O
                         net (fo=3, routed)           1.227    81.817    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    81.941 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20/O
                         net (fo=2, routed)           1.265    83.206    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    83.330 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.000    83.330    tl/datapath_inst/core_register/i__carry__6_i_21_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.706 r  tl/datapath_inst/core_register/i__carry__6_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.706    tl/datapath_inst/core_register/i__carry__6_i_12_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    83.960 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.460    85.420    tl/control_unit_inst/data0[32]
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.367    85.787 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.637    86.424    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X37Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    87.309 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           0.882    88.191    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.124    88.315 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.315    tl/datapath_inst/alu_inst/S[0]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.562 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.652    89.215    tl/control_unit_inst/data1[0]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.299    89.514 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          1.969    91.483    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124    91.607 r  tl/datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_2/O
                         net (fo=2, routed)           0.403    92.010    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_1
    SLICE_X36Y26         LDCE (SetClr_ldce_CLR_Q)     0.885    92.895 f  tl/datapath_inst/core_register/r_reg_reg[7][0]_LDC/Q
                         net (fo=1, routed)           0.670    93.565    tl/datapath_inst/core_register_n_63
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    93.689 r  tl/datapath_inst/r_reg[7][0]_C_i_1/O
                         net (fo=3, routed)           1.046    94.735    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.124    94.859 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26/O
                         net (fo=1, routed)           1.362    96.221    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124    96.345 r  tl/datapath_inst/core_register/i__carry_i_14/O
                         net (fo=3, routed)           0.659    97.005    tl/datapath_inst/instruction_register/DI[0]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124    97.129 r  tl/datapath_inst/instruction_register/i__carry_i_18/O
                         net (fo=1, routed)           0.000    97.129    tl/datapath_inst/core_register/S[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    97.381 r  tl/datapath_inst/core_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.316    97.697    tl/control_unit_inst/data0[0]
    SLICE_X33Y41         LUT4 (Prop_lut4_I3_O)        0.295    97.992 r  tl/control_unit_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.550    98.542    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    99.140 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.638    99.778    tl/control_unit_inst/data1[1]
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.303   100.081 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          1.782   101.863    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124   101.987 r  tl/datapath_inst/instruction_register/r_reg_reg[5][1]_LDC_i_2/O
                         net (fo=2, routed)           0.753   102.740    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_1
    SLICE_X43Y27         LDCE (SetClr_ldce_CLR_Q)     0.885   103.625 f  tl/datapath_inst/core_register/r_reg_reg[5][1]_LDC/Q
                         net (fo=1, routed)           0.498   104.123    tl/datapath_inst/core_register_n_126
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.124   104.247 r  tl/datapath_inst/r_reg[5][1]_C_i_1/O
                         net (fo=3, routed)           0.938   105.185    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_2
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.124   105.309 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24/O
                         net (fo=1, routed)           1.210   106.519    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124   106.643 r  tl/datapath_inst/core_register/i__carry_i_13/O
                         net (fo=4, routed)           1.046   107.688    tl/datapath_inst/instruction_register/DI[1]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   107.812 r  tl/datapath_inst/instruction_register/i__carry_i_17/O
                         net (fo=1, routed)           0.000   107.812    tl/datapath_inst/core_register/S[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.042 r  tl/datapath_inst/core_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.843   108.886    tl/control_unit_inst/data0[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I2_O)        0.306   109.192 r  tl/control_unit_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000   109.192    tl/datapath_inst/alu_inst/S[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   109.772 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.827   110.599    tl/control_unit_inst/data1[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.302   110.901 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          1.539   112.440    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   112.564 r  tl/datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_2/O
                         net (fo=2, routed)           0.403   112.967    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_1
    SLICE_X36Y34         LDCE (SetClr_ldce_CLR_Q)     0.885   113.852 f  tl/datapath_inst/core_register/r_reg_reg[2][2]_LDC/Q
                         net (fo=1, routed)           0.670   114.522    tl/datapath_inst/core_register_n_221
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124   114.646 r  tl/datapath_inst/r_reg[2][2]_C_i_1/O
                         net (fo=3, routed)           0.979   115.625    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_2
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124   115.749 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21/O
                         net (fo=1, routed)           1.103   116.852    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124   116.976 r  tl/datapath_inst/core_register/i__carry_i_12/O
                         net (fo=4, routed)           1.006   117.982    tl/datapath_inst/instruction_register/DI[2]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   118.106 r  tl/datapath_inst/instruction_register/i__carry_i_16/O
                         net (fo=1, routed)           0.000   118.106    tl/datapath_inst/core_register/S[2]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   118.486 r  tl/datapath_inst/core_register/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.486    tl/datapath_inst/core_register/i__carry_i_10_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   118.705 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.701   119.406    tl/control_unit_inst/data0[4]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.295   119.701 r  tl/control_unit_inst/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   119.701    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   119.948 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.760   120.708    tl/control_unit_inst/data1[4]
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.299   121.007 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          1.902   122.908    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124   123.032 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2/O
                         net (fo=2, routed)           0.487   123.519    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X26Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   124.404 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.723   125.127    tl/datapath_inst/core_register_n_187
    SLICE_X26Y27         LUT3 (Prop_lut3_I1_O)        0.124   125.251 r  tl/datapath_inst/r_reg[3][4]_C_i_1/O
                         net (fo=3, routed)           1.163   126.413    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X27Y36         LUT6 (Prop_lut6_I0_O)        0.124   126.537 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20/O
                         net (fo=2, routed)           1.320   127.857    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.124   127.981 r  tl/datapath_inst/core_register/i__carry__0_i_12/O
                         net (fo=2, routed)           0.942   128.923    tl/control_unit_inst/_inferred__1/i__carry__0
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.152   129.075 r  tl/control_unit_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   129.075    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   129.439 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.860   130.299    tl/control_unit_inst/data1[5]
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.303   130.602 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          1.887   132.489    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124   132.613 r  tl/datapath_inst/instruction_register/r_reg_reg[6][5]_LDC_i_2/O
                         net (fo=2, routed)           0.528   133.140    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_1
    SLICE_X31Y28         LDCE (SetClr_ldce_CLR_Q)     0.885   134.025 f  tl/datapath_inst/core_register/r_reg_reg[6][5]_LDC/Q
                         net (fo=1, routed)           0.760   134.785    tl/datapath_inst/core_register_n_90
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124   134.909 r  tl/datapath_inst/r_reg[6][5]_C_i_1/O
                         net (fo=3, routed)           0.977   135.886    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_2
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124   136.010 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19/O
                         net (fo=2, routed)           1.277   137.287    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   137.411 r  tl/datapath_inst/core_register/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000   137.411    tl/datapath_inst/core_register/i__carry__0_i_24_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   137.989 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           0.423   138.412    tl/control_unit_inst/data0[6]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.301   138.713 r  tl/control_unit_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   138.713    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[2]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   138.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.646   139.607    tl/control_unit_inst/data1[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.302   139.909 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          1.287   141.195    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X29Y31         LUT6 (Prop_lut6_I3_O)        0.124   141.319 r  tl/datapath_inst/instruction_register/r_reg_reg[6][6]_LDC_i_2/O
                         net (fo=2, routed)           0.639   141.959    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_1
    SLICE_X28Y31         LDCE (SetClr_ldce_CLR_Q)     0.898   142.857 f  tl/datapath_inst/core_register/r_reg_reg[6][6]_LDC/Q
                         net (fo=1, routed)           0.519   143.376    tl/datapath_inst/core_register_n_89
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124   143.500 r  tl/datapath_inst/r_reg[6][6]_C_i_1/O
                         net (fo=3, routed)           1.154   144.654    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124   144.778 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17/O
                         net (fo=2, routed)           1.230   146.008    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   146.132 r  tl/datapath_inst/core_register/i__carry__0_i_23/O
                         net (fo=1, routed)           0.000   146.132    tl/datapath_inst/core_register/i__carry__0_i_23_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   146.512 r  tl/datapath_inst/core_register/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000   146.512    tl/datapath_inst/core_register/i__carry__0_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.731 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.873   147.604    tl/control_unit_inst/data0[8]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.295   147.899 r  tl/control_unit_inst/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   147.899    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   148.146 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.870   149.016    tl/control_unit_inst/data1[8]
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.299   149.315 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          1.364   150.679    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124   150.803 r  tl/datapath_inst/instruction_register/r_reg_reg[2][8]_LDC_i_2/O
                         net (fo=2, routed)           1.162   151.965    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_1
    SLICE_X41Y37         LDCE (SetClr_ldce_CLR_Q)     0.885   152.850 f  tl/datapath_inst/core_register/r_reg_reg[2][8]_LDC/Q
                         net (fo=1, routed)           0.948   153.798    tl/datapath_inst/core_register_n_215
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124   153.922 r  tl/datapath_inst/r_reg[2][8]_C_i_1/O
                         net (fo=3, routed)           0.965   154.887    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_2
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124   155.011 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20/O
                         net (fo=2, routed)           1.551   156.562    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124   156.686 r  tl/datapath_inst/core_register/i__carry__1_i_12/O
                         net (fo=2, routed)           0.783   157.469    tl/control_unit_inst/_inferred__1/i__carry__1
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.150   157.619 r  tl/control_unit_inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000   157.619    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   157.983 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820   158.803    tl/control_unit_inst/data1[9]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.303   159.106 f  tl/control_unit_inst/r_reg_reg[1][9]_LDC_i_3/O
                         net (fo=16, routed)          2.378   161.484    tl/datapath_inst/instruction_register/r_rgf[9]
    SLICE_X42Y25         LUT6 (Prop_lut6_I5_O)        0.124   161.607 r  tl/datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_2/O
                         net (fo=2, routed)           0.677   162.284    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_1
    SLICE_X42Y25         LDCE (SetClr_ldce_CLR_Q)     0.898   163.182 f  tl/datapath_inst/core_register/r_reg_reg[5][9]_LDC/Q
                         net (fo=1, routed)           0.796   163.978    tl/datapath_inst/core_register_n_118
    SLICE_X42Y25         LUT3 (Prop_lut3_I1_O)        0.124   164.102 r  tl/datapath_inst/r_reg[5][9]_C_i_1/O
                         net (fo=3, routed)           1.244   165.347    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_2
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.124   165.471 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19/O
                         net (fo=2, routed)           1.569   167.040    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   167.164 r  tl/datapath_inst/core_register/i__carry__1_i_24/O
                         net (fo=1, routed)           0.000   167.164    tl/datapath_inst/core_register/i__carry__1_i_24_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   167.742 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[2]
                         net (fo=2, routed)           0.417   168.159    tl/control_unit_inst/data0[10]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.301   168.460 r  tl/control_unit_inst/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000   168.460    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[2]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   168.708 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.586   169.294    tl/control_unit_inst/data1[10]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.302   169.596 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          1.846   171.442    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.124   171.566 r  tl/datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_2/O
                         net (fo=2, routed)           0.789   172.355    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_1
    SLICE_X40Y25         LDCE (SetClr_ldce_CLR_Q)     0.885   173.240 f  tl/datapath_inst/core_register/r_reg_reg[7][10]_LDC/Q
                         net (fo=1, routed)           0.510   173.749    tl/datapath_inst/core_register_n_53
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124   173.873 r  tl/datapath_inst/r_reg[7][10]_C_i_1/O
                         net (fo=3, routed)           1.410   175.283    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_2
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124   175.407 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17/O
                         net (fo=2, routed)           0.695   176.101    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   176.225 r  tl/datapath_inst/core_register/i__carry__1_i_23/O
                         net (fo=1, routed)           0.000   176.225    tl/datapath_inst/core_register/i__carry__1_i_23_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   176.605 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   176.605    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   176.824 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.641   177.465    tl/control_unit_inst/data0[12]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.295   177.760 r  tl/control_unit_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   177.760    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   178.007 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.832   178.840    tl/control_unit_inst/data1[12]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.299   179.139 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          1.390   180.529    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X23Y44         LUT6 (Prop_lut6_I4_O)        0.124   180.653 r  tl/datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_2/O
                         net (fo=2, routed)           0.401   181.054    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_1
    SLICE_X22Y44         LDCE (SetClr_ldce_CLR_Q)     0.885   181.939 f  tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC/Q
                         net (fo=1, routed)           0.670   182.609    tl/datapath_inst/core_register_n_19
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.124   182.733 r  tl/datapath_inst/r_reg[1][12]_C_i_1/O
                         net (fo=3, routed)           1.000   183.732    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_2
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.124   183.856 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20/O
                         net (fo=2, routed)           1.463   185.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I0_O)        0.124   185.443 r  tl/datapath_inst/core_register/i__carry__2_i_25/O
                         net (fo=1, routed)           0.000   185.443    tl/datapath_inst/core_register/i__carry__2_i_25_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   185.870 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.593   186.463    tl/control_unit_inst/data0[13]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.306   186.769 r  tl/control_unit_inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   186.769    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   186.996 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.948   187.945    tl/control_unit_inst/data1[13]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.303   188.248 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          1.746   189.994    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124   190.118 r  tl/datapath_inst/instruction_register/r_reg_reg[7][13]_LDC_i_2/O
                         net (fo=2, routed)           0.501   190.619    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_1
    SLICE_X31Y33         LDCE (SetClr_ldce_CLR_Q)     0.885   191.504 f  tl/datapath_inst/core_register/r_reg_reg[7][13]_LDC/Q
                         net (fo=1, routed)           0.635   192.140    tl/datapath_inst/core_register_n_50
    SLICE_X31Y34         LUT3 (Prop_lut3_I1_O)        0.124   192.264 r  tl/datapath_inst/r_reg[7][13]_C_i_1/O
                         net (fo=3, routed)           0.945   193.208    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124   193.332 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19/O
                         net (fo=2, routed)           0.772   194.104    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   194.228 r  tl/datapath_inst/core_register/i__carry__2_i_24/O
                         net (fo=1, routed)           0.000   194.228    tl/datapath_inst/core_register/i__carry__2_i_24_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   194.806 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.423   195.229    tl/control_unit_inst/data0[14]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.301   195.530 r  tl/control_unit_inst/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   195.530    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   195.778 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.449   196.227    tl/control_unit_inst/data1[14]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.302   196.529 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          1.569   198.097    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.124   198.221 r  tl/datapath_inst/instruction_register/r_reg_reg[7][14]_LDC_i_2/O
                         net (fo=2, routed)           0.639   198.861    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_1
    SLICE_X24Y36         LDCE (SetClr_ldce_CLR_Q)     0.898   199.759 f  tl/datapath_inst/core_register/r_reg_reg[7][14]_LDC/Q
                         net (fo=1, routed)           0.519   200.278    tl/datapath_inst/core_register_n_49
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124   200.402 r  tl/datapath_inst/r_reg[7][14]_C_i_1/O
                         net (fo=3, routed)           1.016   201.418    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_2
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124   201.542 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17/O
                         net (fo=2, routed)           1.299   202.842    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   202.966 r  tl/datapath_inst/core_register/i__carry__2_i_23/O
                         net (fo=1, routed)           0.000   202.966    tl/datapath_inst/core_register/i__carry__2_i_23_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   203.346 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   203.346    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.565 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.701   204.266    tl/control_unit_inst/data0[16]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.295   204.561 r  tl/control_unit_inst/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   204.561    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   204.808 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.392   205.200    tl/control_unit_inst/data1[16]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.299   205.499 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          2.731   208.230    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X27Y60         LUT6 (Prop_lut6_I5_O)        0.124   208.354 r  tl/datapath_inst/instruction_register/r_reg_reg[5][16]_LDC_i_2/O
                         net (fo=2, routed)           0.488   208.842    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_1
    SLICE_X27Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   209.727 f  tl/datapath_inst/core_register/r_reg_reg[5][16]_LDC/Q
                         net (fo=1, routed)           0.493   210.221    tl/datapath_inst/core_register_n_111
    SLICE_X27Y62         LUT3 (Prop_lut3_I1_O)        0.124   210.345 r  tl/datapath_inst/r_reg[5][16]_C_i_1/O
                         net (fo=3, routed)           1.530   211.875    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_2
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.124   211.999 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21/O
                         net (fo=2, routed)           1.272   213.271    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   213.395 r  tl/datapath_inst/core_register/i__carry__3_i_25/O
                         net (fo=1, routed)           0.000   213.395    tl/datapath_inst/core_register/i__carry__3_i_25_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   213.822 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.587   214.409    tl/control_unit_inst/data0[17]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.306   214.715 r  tl/control_unit_inst/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   214.715    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   214.942 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.956   215.898    tl/control_unit_inst/data1[17]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.303   216.201 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          1.358   217.559    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X28Y54         LUT6 (Prop_lut6_I5_O)        0.124   217.683 r  tl/datapath_inst/instruction_register/r_reg_reg[3][17]_LDC_i_2/O
                         net (fo=2, routed)           0.782   218.465    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_1
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   219.363 f  tl/datapath_inst/core_register/r_reg_reg[3][17]_LDC/Q
                         net (fo=1, routed)           0.859   220.222    tl/datapath_inst/core_register_n_174
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.124   220.346 r  tl/datapath_inst/r_reg[3][17]_C_i_1/O
                         net (fo=3, routed)           0.811   221.157    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_2
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124   221.281 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18/O
                         net (fo=2, routed)           1.472   222.753    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.124   222.877 r  tl/datapath_inst/core_register/i__carry__3_i_24/O
                         net (fo=1, routed)           0.000   222.877    tl/datapath_inst/core_register/i__carry__3_i_24_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   223.455 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           0.590   224.045    tl/control_unit_inst/data0[18]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.301   224.346 r  tl/control_unit_inst/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   224.346    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   224.594 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.740   225.334    tl/control_unit_inst/data1[18]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.302   225.636 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.126   228.762    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X27Y65         LUT6 (Prop_lut6_I3_O)        0.124   228.886 r  tl/datapath_inst/instruction_register/r_reg_reg[6][18]_LDC_i_2/O
                         net (fo=2, routed)           0.533   229.419    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_1
    SLICE_X27Y66         LDCE (SetClr_ldce_CLR_Q)     0.885   230.304 f  tl/datapath_inst/core_register/r_reg_reg[6][18]_LDC/Q
                         net (fo=1, routed)           0.493   230.797    tl/datapath_inst/core_register_n_77
    SLICE_X27Y66         LUT3 (Prop_lut3_I1_O)        0.124   230.921 r  tl/datapath_inst/r_reg[6][18]_C_i_1/O
                         net (fo=3, routed)           1.364   232.285    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_2
    SLICE_X23Y51         LUT6 (Prop_lut6_I1_O)        0.124   232.409 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17/O
                         net (fo=2, routed)           1.422   233.831    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   233.955 r  tl/datapath_inst/core_register/i__carry__3_i_23/O
                         net (fo=1, routed)           0.000   233.955    tl/datapath_inst/core_register/i__carry__3_i_23_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   234.335 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   234.335    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   234.554 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.873   235.427    tl/control_unit_inst/data0[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.295   235.722 r  tl/control_unit_inst/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   235.722    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   235.969 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.889   236.858    tl/control_unit_inst/data1[20]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.299   237.157 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          2.228   239.385    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X24Y51         LUT6 (Prop_lut6_I3_O)        0.124   239.509 r  tl/datapath_inst/instruction_register/r_reg_reg[2][20]_LDC_i_2/O
                         net (fo=2, routed)           0.623   240.132    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_1
    SLICE_X24Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   241.030 f  tl/datapath_inst/core_register/r_reg_reg[2][20]_LDC/Q
                         net (fo=1, routed)           0.796   241.826    tl/datapath_inst/core_register_n_203
    SLICE_X24Y51         LUT3 (Prop_lut3_I1_O)        0.124   241.950 r  tl/datapath_inst/r_reg[2][20]_C_i_1/O
                         net (fo=3, routed)           0.483   242.433    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_2
    SLICE_X25Y52         LUT6 (Prop_lut6_I1_O)        0.124   242.557 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20/O
                         net (fo=2, routed)           1.762   244.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   244.443 r  tl/datapath_inst/core_register/i__carry__4_i_25/O
                         net (fo=1, routed)           0.000   244.443    tl/datapath_inst/core_register/i__carry__4_i_25_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   244.870 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.587   245.457    tl/control_unit_inst/data0[21]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.306   245.763 r  tl/control_unit_inst/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   245.763    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   245.990 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.948   246.939    tl/control_unit_inst/data1[21]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.303   247.242 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          2.369   249.611    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I3_O)        0.124   249.735 r  tl/datapath_inst/instruction_register/r_reg_reg[2][21]_LDC_i_2/O
                         net (fo=2, routed)           0.662   250.397    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_1
    SLICE_X30Y63         LDCE (SetClr_ldce_CLR_Q)     0.898   251.295 f  tl/datapath_inst/core_register/r_reg_reg[2][21]_LDC/Q
                         net (fo=1, routed)           0.519   251.814    tl/datapath_inst/core_register_n_202
    SLICE_X30Y63         LUT3 (Prop_lut3_I1_O)        0.124   251.938 r  tl/datapath_inst/r_reg[2][21]_C_i_1/O
                         net (fo=3, routed)           1.029   252.967    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_2
    SLICE_X30Y58         LUT6 (Prop_lut6_I1_O)        0.124   253.091 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18/O
                         net (fo=2, routed)           1.539   254.630    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   254.754 r  tl/datapath_inst/core_register/i__carry__4_i_24/O
                         net (fo=1, routed)           0.000   254.754    tl/datapath_inst/core_register/i__carry__4_i_24_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   255.332 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.864   256.196    tl/control_unit_inst/data0[22]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.301   256.497 r  tl/control_unit_inst/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   256.497    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   256.745 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.646   257.391    tl/control_unit_inst/data1[22]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.302   257.693 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.300   259.992    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X29Y61         LUT6 (Prop_lut6_I2_O)        0.124   260.116 r  tl/datapath_inst/instruction_register/r_reg_reg[7][22]_LDC_i_2/O
                         net (fo=2, routed)           0.532   260.649    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_1
    SLICE_X29Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   261.534 f  tl/datapath_inst/core_register/r_reg_reg[7][22]_LDC/Q
                         net (fo=1, routed)           0.493   262.027    tl/datapath_inst/core_register_n_41
    SLICE_X29Y62         LUT3 (Prop_lut3_I1_O)        0.124   262.151 r  tl/datapath_inst/r_reg[7][22]_C_i_1/O
                         net (fo=3, routed)           0.990   263.141    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_2
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.124   263.265 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17/O
                         net (fo=2, routed)           1.343   264.607    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.124   264.731 r  tl/datapath_inst/core_register/i__carry__4_i_23/O
                         net (fo=1, routed)           0.000   264.731    tl/datapath_inst/core_register/i__carry__4_i_23_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   265.111 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   265.111    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   265.330 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.701   266.032    tl/control_unit_inst/data0[24]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.295   266.327 r  tl/control_unit_inst/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   266.327    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   266.574 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.392   266.966    tl/control_unit_inst/data1[24]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.299   267.265 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          1.675   268.940    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124   269.064 r  tl/datapath_inst/instruction_register/r_reg_reg[4][24]_LDC_i_2/O
                         net (fo=2, routed)           0.873   269.936    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_1
    SLICE_X41Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   270.821 f  tl/datapath_inst/core_register/r_reg_reg[4][24]_LDC/Q
                         net (fo=1, routed)           0.798   271.620    tl/datapath_inst/core_register_n_135
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.124   271.744 r  tl/datapath_inst/r_reg[4][24]_C_i_1/O
                         net (fo=3, routed)           0.848   272.592    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_2
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124   272.716 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21/O
                         net (fo=2, routed)           1.665   274.380    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I2_O)        0.124   274.504 r  tl/datapath_inst/core_register/i__carry__5_i_12/O
                         net (fo=2, routed)           1.020   275.524    tl/control_unit_inst/_inferred__1/i__carry__5
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.152   275.676 r  tl/control_unit_inst/i__carry__5_i_4/O
                         net (fo=1, routed)           0.000   275.676    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   276.040 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.812   276.852    tl/control_unit_inst/data1[25]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   277.155 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          1.712   278.867    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124   278.991 r  tl/datapath_inst/instruction_register/r_reg_reg[3][25]_LDC_i_2/O
                         net (fo=2, routed)           0.808   279.799    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_1
    SLICE_X38Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   280.697 f  tl/datapath_inst/core_register/r_reg_reg[3][25]_LDC/Q
                         net (fo=1, routed)           0.519   281.216    tl/datapath_inst/core_register_n_166
    SLICE_X38Y55         LUT3 (Prop_lut3_I1_O)        0.124   281.340 r  tl/datapath_inst/r_reg[3][25]_C_i_1/O
                         net (fo=3, routed)           0.810   282.151    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124   282.275 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18/O
                         net (fo=2, routed)           1.317   283.592    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I0_O)        0.124   283.716 r  tl/datapath_inst/core_register/i__carry__5_i_24/O
                         net (fo=1, routed)           0.000   283.716    tl/datapath_inst/core_register/i__carry__5_i_24_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   284.294 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           0.423   284.717    tl/control_unit_inst/data0[26]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.301   285.018 r  tl/control_unit_inst/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   285.018    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   285.266 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.819   286.085    tl/control_unit_inst/data1[26]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.302   286.387 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          2.142   288.530    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.124   288.654 r  tl/datapath_inst/instruction_register/r_reg_reg[7][26]_LDC_i_2/O
                         net (fo=2, routed)           0.919   289.573    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_1
    SLICE_X36Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   290.458 f  tl/datapath_inst/core_register/r_reg_reg[7][26]_LDC/Q
                         net (fo=1, routed)           0.510   290.968    tl/datapath_inst/core_register_n_37
    SLICE_X36Y65         LUT3 (Prop_lut3_I1_O)        0.124   291.092 r  tl/datapath_inst/r_reg[7][26]_C_i_1/O
                         net (fo=3, routed)           1.086   292.178    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_2
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.124   292.302 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17/O
                         net (fo=2, routed)           1.046   293.348    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I2_O)        0.124   293.472 r  tl/datapath_inst/core_register/i__carry__5_i_23/O
                         net (fo=1, routed)           0.000   293.472    tl/datapath_inst/core_register/i__carry__5_i_23_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   293.852 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   293.852    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   294.071 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[0]
                         net (fo=2, routed)           0.869   294.940    tl/control_unit_inst/data0[28]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.295   295.235 r  tl/control_unit_inst/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   295.235    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   295.482 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.296   295.778    tl/control_unit_inst/data1[28]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.299   296.077 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          2.339   298.415    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124   298.539 r  tl/datapath_inst/instruction_register/r_reg_reg[5][28]_LDC_i_2/O
                         net (fo=2, routed)           0.635   299.175    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_1
    SLICE_X40Y67         LDCE (SetClr_ldce_CLR_Q)     0.885   300.060 f  tl/datapath_inst/core_register/r_reg_reg[5][28]_LDC/Q
                         net (fo=1, routed)           0.586   300.646    tl/datapath_inst/core_register_n_99
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124   300.770 r  tl/datapath_inst/r_reg[5][28]_C_i_1/O
                         net (fo=3, routed)           0.875   301.645    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.124   301.769 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18/O
                         net (fo=2, routed)           1.617   303.385    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124   303.509 r  tl/datapath_inst/core_register/i__carry__6_i_24/O
                         net (fo=1, routed)           0.000   303.509    tl/datapath_inst/core_register/i__carry__6_i_24_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   303.936 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[1]
                         net (fo=2, routed)           0.593   304.530    tl/control_unit_inst/data0[29]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.306   304.836 r  tl/control_unit_inst/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   304.836    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   305.063 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.645   305.708    tl/control_unit_inst/data1[29]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   306.011 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.817   307.827    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X39Y63         LUT6 (Prop_lut6_I3_O)        0.124   307.951 r  tl/datapath_inst/instruction_register/r_reg_reg[6][29]_LDC_i_2/O
                         net (fo=2, routed)           0.533   308.484    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_1
    SLICE_X39Y64         LDCE (SetClr_ldce_CLR_Q)     0.885   309.369 f  tl/datapath_inst/core_register/r_reg_reg[6][29]_LDC/Q
                         net (fo=1, routed)           0.807   310.176    tl/datapath_inst/core_register_n_66
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.124   310.300 r  tl/datapath_inst/r_reg[6][29]_C_i_1/O
                         net (fo=3, routed)           1.101   311.401    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_2
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124   311.525 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16/O
                         net (fo=2, routed)           1.468   312.993    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124   313.117 r  tl/datapath_inst/core_register/i__carry__6_i_9/O
                         net (fo=2, routed)           0.859   313.976    tl/control_unit_inst/_inferred__1/i__carry__6_0
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.152   314.128 r  tl/control_unit_inst/i__carry__6_i_2/O
                         net (fo=1, routed)           0.000   314.128    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498   314.626 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.817   315.442    tl/control_unit_inst/data1[30]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.302   315.744 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          2.739   318.484    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124   318.608 r  tl/datapath_inst/instruction_register/r_reg_reg[6][30]_LDC_i_2/O
                         net (fo=2, routed)           0.541   319.149    tl/datapath_inst/core_register/r_reg_reg[6][30]_C_1
    SLICE_X39Y66         LDCE (SetClr_ldce_CLR_Q)     0.885   320.034 f  tl/datapath_inst/core_register/r_reg_reg[6][30]_LDC/Q
                         net (fo=1, routed)           0.593   320.627    tl/datapath_inst/core_register_n_65
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.124   320.751 r  tl/datapath_inst/r_reg[6][30]_C_i_1/O
                         net (fo=3, routed)           0.346   321.097    tl/datapath_inst/core_register/r_reg_reg[6][30]_C_2
    SLICE_X40Y65         FDPE                                         r  tl/datapath_inst/core_register/r_reg_reg[6][30]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[5][30]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        321.023ns  (logic 86.899ns (27.069%)  route 234.124ns (72.931%))
  Logic Levels:           293  (CARRY4=67 IBUF=1 LDCE=33 LUT2=4 LUT3=59 LUT4=2 LUT5=58 LUT6=69)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_n_IBUF_inst/O
                         net (fo=515, routed)        13.590    15.079    tl/datapath_inst/instruction_register/rst_n_IBUF
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.203 r  tl/datapath_inst/instruction_register/r_reg_reg[4][3]_LDC_i_2/O
                         net (fo=2, routed)           0.399    15.602    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_1
    SLICE_X39Y30         LDCE (SetClr_ldce_CLR_Q)     0.885    16.487 f  tl/datapath_inst/core_register/r_reg_reg[4][3]_LDC/Q
                         net (fo=1, routed)           0.798    17.286    tl/datapath_inst/core_register_n_156
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.410 r  tl/datapath_inst/r_reg[4][3]_C_i_1/O
                         net (fo=3, routed)           0.934    18.343    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_2
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20/O
                         net (fo=2, routed)           1.412    19.879    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20_n_0
    SLICE_X34Y41         LUT5 (Prop_lut5_I2_O)        0.124    20.003 r  tl/datapath_inst/core_register/i__carry_i_15/O
                         net (fo=1, routed)           0.000    20.003    tl/datapath_inst/core_register/i__carry_i_15_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.258 r  tl/datapath_inst/core_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.655    20.913    tl/control_unit_inst/data0[3]
    SLICE_X35Y41         LUT3 (Prop_lut3_I2_O)        0.307    21.220 r  tl/control_unit_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.220    tl/datapath_inst/alu_inst/S[3]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.621 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.621    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.934 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303    22.237    tl/control_unit_inst/data1[7]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.306    22.543 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_6/O
                         net (fo=16, routed)          2.337    24.881    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.005 r  tl/datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_2/O
                         net (fo=2, routed)           0.625    25.630    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_1
    SLICE_X32Y28         LDCE (SetClr_ldce_CLR_Q)     0.898    26.528 f  tl/datapath_inst/core_register/r_reg_reg[3][7]_LDC/Q
                         net (fo=1, routed)           0.761    27.289    tl/datapath_inst/core_register_n_184
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.124    27.413 f  tl/datapath_inst/r_reg[3][7]_C_i_1/O
                         net (fo=3, routed)           1.017    28.430    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_2
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    28.554 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14/O
                         net (fo=2, routed)           1.191    29.745    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.869 f  tl/datapath_inst/core_register/i__carry__0_i_9/O
                         net (fo=2, routed)           0.801    30.671    tl/control_unit_inst/_inferred__1/i__carry__0_2
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.124    30.795 r  tl/control_unit_inst/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.795    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.196 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.196    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.509 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.303    31.812    tl/control_unit_inst/data1[11]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.306    32.118 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_6/O
                         net (fo=16, routed)          1.582    33.700    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.124    33.824 r  tl/datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_2/O
                         net (fo=2, routed)           0.677    34.501    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_1
    SLICE_X37Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    35.386 f  tl/datapath_inst/core_register/r_reg_reg[2][11]_LDC/Q
                         net (fo=1, routed)           0.797    36.183    tl/datapath_inst/core_register_n_212
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124    36.307 f  tl/datapath_inst/r_reg[2][11]_C_i_1/O
                         net (fo=3, routed)           0.903    37.210    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    37.334 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14/O
                         net (fo=2, routed)           1.264    38.598    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I0_O)        0.124    38.722 f  tl/datapath_inst/core_register/i__carry__1_i_9/O
                         net (fo=2, routed)           0.820    39.542    tl/control_unit_inst/_inferred__1/i__carry__1_2
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.124    39.666 r  tl/control_unit_inst/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    39.666    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.067 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.067    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.380 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.323    40.703    tl/control_unit_inst/data1[15]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.306    41.009 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_6/O
                         net (fo=16, routed)          1.805    42.813    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.937 r  tl/datapath_inst/instruction_register/r_reg_reg[6][15]_LDC_i_2/O
                         net (fo=2, routed)           0.809    43.746    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_1
    SLICE_X22Y38         LDCE (SetClr_ldce_CLR_Q)     0.885    44.631 f  tl/datapath_inst/core_register/r_reg_reg[6][15]_LDC/Q
                         net (fo=1, routed)           0.426    45.057    tl/datapath_inst/core_register_n_80
    SLICE_X22Y39         LUT3 (Prop_lut3_I1_O)        0.124    45.181 f  tl/datapath_inst/r_reg[6][15]_C_i_1/O
                         net (fo=3, routed)           0.432    45.612    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_2
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.124    45.736 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15/O
                         net (fo=2, routed)           1.297    47.033    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124    47.157 f  tl/datapath_inst/core_register/i__carry__2_i_9/O
                         net (fo=2, routed)           0.803    47.960    tl/control_unit_inst/_inferred__1/i__carry__2_2
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    48.084 r  tl/control_unit_inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    48.084    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.485 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.485    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.798 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.669    49.467    tl/control_unit_inst/data1[19]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.306    49.773 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_6/O
                         net (fo=16, routed)          1.763    51.536    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    51.660 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2/O
                         net (fo=2, routed)           0.532    52.192    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898    53.090 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.261    53.351    tl/datapath_inst/core_register_n_108
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.124    53.475 f  tl/datapath_inst/r_reg[5][19]_C_i_1/O
                         net (fo=3, routed)           1.147    54.622    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124    54.746 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15/O
                         net (fo=2, routed)           0.955    55.701    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124    55.825 f  tl/datapath_inst/core_register/i__carry__3_i_9/O
                         net (fo=2, routed)           0.817    56.642    tl/control_unit_inst/_inferred__1/i__carry__3_2
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124    56.766 r  tl/control_unit_inst/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    56.766    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.167 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    57.167    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.480 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.417    57.897    tl/control_unit_inst/data1[23]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.306    58.203 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_6/O
                         net (fo=16, routed)          2.139    60.342    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    60.466 r  tl/datapath_inst/instruction_register/r_reg_reg[7][23]_LDC_i_2/O
                         net (fo=2, routed)           0.673    61.139    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_1
    SLICE_X31Y65         LDCE (SetClr_ldce_CLR_Q)     0.885    62.024 f  tl/datapath_inst/core_register/r_reg_reg[7][23]_LDC/Q
                         net (fo=1, routed)           0.402    62.427    tl/datapath_inst/core_register_n_40
    SLICE_X31Y64         LUT3 (Prop_lut3_I1_O)        0.124    62.551 f  tl/datapath_inst/r_reg[7][23]_C_i_1/O
                         net (fo=3, routed)           1.299    63.850    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_2
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    63.974 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15/O
                         net (fo=2, routed)           0.971    64.944    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I2_O)        0.124    65.068 f  tl/datapath_inst/core_register/i__carry__4_i_9/O
                         net (fo=2, routed)           0.803    65.871    tl/control_unit_inst/_inferred__1/i__carry__4_2
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.124    65.995 r  tl/control_unit_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    65.995    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.396 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.396    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.709 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           1.022    67.731    tl/control_unit_inst/data1[27]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.306    68.037 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_6/O
                         net (fo=16, routed)          1.345    69.382    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    69.506 r  tl/datapath_inst/instruction_register/r_reg_reg[3][27]_LDC_i_2/O
                         net (fo=2, routed)           0.717    70.222    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_1
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    71.107 f  tl/datapath_inst/core_register/r_reg_reg[3][27]_LDC/Q
                         net (fo=1, routed)           0.968    72.076    tl/datapath_inst/core_register_n_164
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    72.200 f  tl/datapath_inst/r_reg[3][27]_C_i_1/O
                         net (fo=3, routed)           0.820    73.020    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_2
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124    73.144 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14/O
                         net (fo=2, routed)           0.834    73.977    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    74.101 f  tl/datapath_inst/core_register/i__carry__5_i_9/O
                         net (fo=2, routed)           0.730    74.831    tl/control_unit_inst/_inferred__1/i__carry__5_2
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.124    74.955 r  tl/control_unit_inst/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    74.955    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.356 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.356    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    75.669 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.802    76.472    tl/control_unit_inst/data1[31]
    SLICE_X35Y50         LUT5 (Prop_lut5_I0_O)        0.306    76.778 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_6/O
                         net (fo=16, routed)          1.636    78.414    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X36Y63         LUT6 (Prop_lut6_I5_O)        0.124    78.538 r  tl/datapath_inst/instruction_register/r_reg_reg[5][31]_LDC_i_2/O
                         net (fo=2, routed)           0.542    79.079    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_1
    SLICE_X36Y63         LDCE (SetClr_ldce_CLR_Q)     0.885    79.964 f  tl/datapath_inst/core_register/r_reg_reg[5][31]_LDC/Q
                         net (fo=1, routed)           0.502    80.466    tl/datapath_inst/core_register_n_96
    SLICE_X36Y63         LUT3 (Prop_lut3_I1_O)        0.124    80.590 r  tl/datapath_inst/r_reg[5][31]_C_i_1/O
                         net (fo=3, routed)           1.227    81.817    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    81.941 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20/O
                         net (fo=2, routed)           1.265    83.206    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    83.330 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.000    83.330    tl/datapath_inst/core_register/i__carry__6_i_21_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.706 r  tl/datapath_inst/core_register/i__carry__6_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.706    tl/datapath_inst/core_register/i__carry__6_i_12_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    83.960 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.460    85.420    tl/control_unit_inst/data0[32]
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.367    85.787 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.637    86.424    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X37Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    87.309 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           0.882    88.191    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.124    88.315 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.315    tl/datapath_inst/alu_inst/S[0]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.562 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.652    89.215    tl/control_unit_inst/data1[0]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.299    89.514 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          1.969    91.483    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124    91.607 r  tl/datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_2/O
                         net (fo=2, routed)           0.403    92.010    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_1
    SLICE_X36Y26         LDCE (SetClr_ldce_CLR_Q)     0.885    92.895 f  tl/datapath_inst/core_register/r_reg_reg[7][0]_LDC/Q
                         net (fo=1, routed)           0.670    93.565    tl/datapath_inst/core_register_n_63
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    93.689 r  tl/datapath_inst/r_reg[7][0]_C_i_1/O
                         net (fo=3, routed)           1.046    94.735    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.124    94.859 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26/O
                         net (fo=1, routed)           1.362    96.221    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124    96.345 r  tl/datapath_inst/core_register/i__carry_i_14/O
                         net (fo=3, routed)           0.659    97.005    tl/datapath_inst/instruction_register/DI[0]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124    97.129 r  tl/datapath_inst/instruction_register/i__carry_i_18/O
                         net (fo=1, routed)           0.000    97.129    tl/datapath_inst/core_register/S[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    97.381 r  tl/datapath_inst/core_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.316    97.697    tl/control_unit_inst/data0[0]
    SLICE_X33Y41         LUT4 (Prop_lut4_I3_O)        0.295    97.992 r  tl/control_unit_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.550    98.542    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    99.140 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.638    99.778    tl/control_unit_inst/data1[1]
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.303   100.081 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          1.782   101.863    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124   101.987 r  tl/datapath_inst/instruction_register/r_reg_reg[5][1]_LDC_i_2/O
                         net (fo=2, routed)           0.753   102.740    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_1
    SLICE_X43Y27         LDCE (SetClr_ldce_CLR_Q)     0.885   103.625 f  tl/datapath_inst/core_register/r_reg_reg[5][1]_LDC/Q
                         net (fo=1, routed)           0.498   104.123    tl/datapath_inst/core_register_n_126
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.124   104.247 r  tl/datapath_inst/r_reg[5][1]_C_i_1/O
                         net (fo=3, routed)           0.938   105.185    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_2
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.124   105.309 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24/O
                         net (fo=1, routed)           1.210   106.519    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124   106.643 r  tl/datapath_inst/core_register/i__carry_i_13/O
                         net (fo=4, routed)           1.046   107.688    tl/datapath_inst/instruction_register/DI[1]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   107.812 r  tl/datapath_inst/instruction_register/i__carry_i_17/O
                         net (fo=1, routed)           0.000   107.812    tl/datapath_inst/core_register/S[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.042 r  tl/datapath_inst/core_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.843   108.886    tl/control_unit_inst/data0[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I2_O)        0.306   109.192 r  tl/control_unit_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000   109.192    tl/datapath_inst/alu_inst/S[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   109.772 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.827   110.599    tl/control_unit_inst/data1[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.302   110.901 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          1.539   112.440    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   112.564 r  tl/datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_2/O
                         net (fo=2, routed)           0.403   112.967    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_1
    SLICE_X36Y34         LDCE (SetClr_ldce_CLR_Q)     0.885   113.852 f  tl/datapath_inst/core_register/r_reg_reg[2][2]_LDC/Q
                         net (fo=1, routed)           0.670   114.522    tl/datapath_inst/core_register_n_221
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124   114.646 r  tl/datapath_inst/r_reg[2][2]_C_i_1/O
                         net (fo=3, routed)           0.979   115.625    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_2
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124   115.749 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21/O
                         net (fo=1, routed)           1.103   116.852    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124   116.976 r  tl/datapath_inst/core_register/i__carry_i_12/O
                         net (fo=4, routed)           1.006   117.982    tl/datapath_inst/instruction_register/DI[2]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   118.106 r  tl/datapath_inst/instruction_register/i__carry_i_16/O
                         net (fo=1, routed)           0.000   118.106    tl/datapath_inst/core_register/S[2]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   118.486 r  tl/datapath_inst/core_register/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.486    tl/datapath_inst/core_register/i__carry_i_10_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   118.705 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.701   119.406    tl/control_unit_inst/data0[4]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.295   119.701 r  tl/control_unit_inst/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   119.701    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   119.948 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.760   120.708    tl/control_unit_inst/data1[4]
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.299   121.007 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          1.902   122.908    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124   123.032 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2/O
                         net (fo=2, routed)           0.487   123.519    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X26Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   124.404 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.723   125.127    tl/datapath_inst/core_register_n_187
    SLICE_X26Y27         LUT3 (Prop_lut3_I1_O)        0.124   125.251 r  tl/datapath_inst/r_reg[3][4]_C_i_1/O
                         net (fo=3, routed)           1.163   126.413    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X27Y36         LUT6 (Prop_lut6_I0_O)        0.124   126.537 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20/O
                         net (fo=2, routed)           1.320   127.857    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.124   127.981 r  tl/datapath_inst/core_register/i__carry__0_i_12/O
                         net (fo=2, routed)           0.942   128.923    tl/control_unit_inst/_inferred__1/i__carry__0
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.152   129.075 r  tl/control_unit_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   129.075    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   129.439 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.860   130.299    tl/control_unit_inst/data1[5]
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.303   130.602 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          1.887   132.489    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124   132.613 r  tl/datapath_inst/instruction_register/r_reg_reg[6][5]_LDC_i_2/O
                         net (fo=2, routed)           0.528   133.140    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_1
    SLICE_X31Y28         LDCE (SetClr_ldce_CLR_Q)     0.885   134.025 f  tl/datapath_inst/core_register/r_reg_reg[6][5]_LDC/Q
                         net (fo=1, routed)           0.760   134.785    tl/datapath_inst/core_register_n_90
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124   134.909 r  tl/datapath_inst/r_reg[6][5]_C_i_1/O
                         net (fo=3, routed)           0.977   135.886    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_2
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124   136.010 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19/O
                         net (fo=2, routed)           1.277   137.287    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   137.411 r  tl/datapath_inst/core_register/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000   137.411    tl/datapath_inst/core_register/i__carry__0_i_24_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   137.989 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           0.423   138.412    tl/control_unit_inst/data0[6]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.301   138.713 r  tl/control_unit_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   138.713    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[2]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   138.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.646   139.607    tl/control_unit_inst/data1[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.302   139.909 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          1.287   141.195    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X29Y31         LUT6 (Prop_lut6_I3_O)        0.124   141.319 r  tl/datapath_inst/instruction_register/r_reg_reg[6][6]_LDC_i_2/O
                         net (fo=2, routed)           0.639   141.959    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_1
    SLICE_X28Y31         LDCE (SetClr_ldce_CLR_Q)     0.898   142.857 f  tl/datapath_inst/core_register/r_reg_reg[6][6]_LDC/Q
                         net (fo=1, routed)           0.519   143.376    tl/datapath_inst/core_register_n_89
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124   143.500 r  tl/datapath_inst/r_reg[6][6]_C_i_1/O
                         net (fo=3, routed)           1.154   144.654    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124   144.778 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17/O
                         net (fo=2, routed)           1.230   146.008    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   146.132 r  tl/datapath_inst/core_register/i__carry__0_i_23/O
                         net (fo=1, routed)           0.000   146.132    tl/datapath_inst/core_register/i__carry__0_i_23_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   146.512 r  tl/datapath_inst/core_register/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000   146.512    tl/datapath_inst/core_register/i__carry__0_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.731 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.873   147.604    tl/control_unit_inst/data0[8]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.295   147.899 r  tl/control_unit_inst/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   147.899    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   148.146 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.870   149.016    tl/control_unit_inst/data1[8]
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.299   149.315 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          1.364   150.679    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124   150.803 r  tl/datapath_inst/instruction_register/r_reg_reg[2][8]_LDC_i_2/O
                         net (fo=2, routed)           1.162   151.965    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_1
    SLICE_X41Y37         LDCE (SetClr_ldce_CLR_Q)     0.885   152.850 f  tl/datapath_inst/core_register/r_reg_reg[2][8]_LDC/Q
                         net (fo=1, routed)           0.948   153.798    tl/datapath_inst/core_register_n_215
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124   153.922 r  tl/datapath_inst/r_reg[2][8]_C_i_1/O
                         net (fo=3, routed)           0.965   154.887    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_2
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124   155.011 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20/O
                         net (fo=2, routed)           1.551   156.562    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124   156.686 r  tl/datapath_inst/core_register/i__carry__1_i_12/O
                         net (fo=2, routed)           0.783   157.469    tl/control_unit_inst/_inferred__1/i__carry__1
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.150   157.619 r  tl/control_unit_inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000   157.619    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   157.983 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820   158.803    tl/control_unit_inst/data1[9]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.303   159.106 f  tl/control_unit_inst/r_reg_reg[1][9]_LDC_i_3/O
                         net (fo=16, routed)          2.378   161.484    tl/datapath_inst/instruction_register/r_rgf[9]
    SLICE_X42Y25         LUT6 (Prop_lut6_I5_O)        0.124   161.607 r  tl/datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_2/O
                         net (fo=2, routed)           0.677   162.284    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_1
    SLICE_X42Y25         LDCE (SetClr_ldce_CLR_Q)     0.898   163.182 f  tl/datapath_inst/core_register/r_reg_reg[5][9]_LDC/Q
                         net (fo=1, routed)           0.796   163.978    tl/datapath_inst/core_register_n_118
    SLICE_X42Y25         LUT3 (Prop_lut3_I1_O)        0.124   164.102 r  tl/datapath_inst/r_reg[5][9]_C_i_1/O
                         net (fo=3, routed)           1.244   165.347    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_2
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.124   165.471 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19/O
                         net (fo=2, routed)           1.569   167.040    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   167.164 r  tl/datapath_inst/core_register/i__carry__1_i_24/O
                         net (fo=1, routed)           0.000   167.164    tl/datapath_inst/core_register/i__carry__1_i_24_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   167.742 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[2]
                         net (fo=2, routed)           0.417   168.159    tl/control_unit_inst/data0[10]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.301   168.460 r  tl/control_unit_inst/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000   168.460    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[2]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   168.708 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.586   169.294    tl/control_unit_inst/data1[10]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.302   169.596 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          1.846   171.442    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.124   171.566 r  tl/datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_2/O
                         net (fo=2, routed)           0.789   172.355    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_1
    SLICE_X40Y25         LDCE (SetClr_ldce_CLR_Q)     0.885   173.240 f  tl/datapath_inst/core_register/r_reg_reg[7][10]_LDC/Q
                         net (fo=1, routed)           0.510   173.749    tl/datapath_inst/core_register_n_53
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124   173.873 r  tl/datapath_inst/r_reg[7][10]_C_i_1/O
                         net (fo=3, routed)           1.410   175.283    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_2
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124   175.407 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17/O
                         net (fo=2, routed)           0.695   176.101    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   176.225 r  tl/datapath_inst/core_register/i__carry__1_i_23/O
                         net (fo=1, routed)           0.000   176.225    tl/datapath_inst/core_register/i__carry__1_i_23_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   176.605 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   176.605    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   176.824 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.641   177.465    tl/control_unit_inst/data0[12]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.295   177.760 r  tl/control_unit_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   177.760    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   178.007 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.832   178.840    tl/control_unit_inst/data1[12]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.299   179.139 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          1.390   180.529    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X23Y44         LUT6 (Prop_lut6_I4_O)        0.124   180.653 r  tl/datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_2/O
                         net (fo=2, routed)           0.401   181.054    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_1
    SLICE_X22Y44         LDCE (SetClr_ldce_CLR_Q)     0.885   181.939 f  tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC/Q
                         net (fo=1, routed)           0.670   182.609    tl/datapath_inst/core_register_n_19
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.124   182.733 r  tl/datapath_inst/r_reg[1][12]_C_i_1/O
                         net (fo=3, routed)           1.000   183.732    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_2
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.124   183.856 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20/O
                         net (fo=2, routed)           1.463   185.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I0_O)        0.124   185.443 r  tl/datapath_inst/core_register/i__carry__2_i_25/O
                         net (fo=1, routed)           0.000   185.443    tl/datapath_inst/core_register/i__carry__2_i_25_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   185.870 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.593   186.463    tl/control_unit_inst/data0[13]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.306   186.769 r  tl/control_unit_inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   186.769    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   186.996 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.948   187.945    tl/control_unit_inst/data1[13]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.303   188.248 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          1.746   189.994    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124   190.118 r  tl/datapath_inst/instruction_register/r_reg_reg[7][13]_LDC_i_2/O
                         net (fo=2, routed)           0.501   190.619    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_1
    SLICE_X31Y33         LDCE (SetClr_ldce_CLR_Q)     0.885   191.504 f  tl/datapath_inst/core_register/r_reg_reg[7][13]_LDC/Q
                         net (fo=1, routed)           0.635   192.140    tl/datapath_inst/core_register_n_50
    SLICE_X31Y34         LUT3 (Prop_lut3_I1_O)        0.124   192.264 r  tl/datapath_inst/r_reg[7][13]_C_i_1/O
                         net (fo=3, routed)           0.945   193.208    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124   193.332 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19/O
                         net (fo=2, routed)           0.772   194.104    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   194.228 r  tl/datapath_inst/core_register/i__carry__2_i_24/O
                         net (fo=1, routed)           0.000   194.228    tl/datapath_inst/core_register/i__carry__2_i_24_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   194.806 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.423   195.229    tl/control_unit_inst/data0[14]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.301   195.530 r  tl/control_unit_inst/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   195.530    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   195.778 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.449   196.227    tl/control_unit_inst/data1[14]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.302   196.529 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          1.569   198.097    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.124   198.221 r  tl/datapath_inst/instruction_register/r_reg_reg[7][14]_LDC_i_2/O
                         net (fo=2, routed)           0.639   198.861    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_1
    SLICE_X24Y36         LDCE (SetClr_ldce_CLR_Q)     0.898   199.759 f  tl/datapath_inst/core_register/r_reg_reg[7][14]_LDC/Q
                         net (fo=1, routed)           0.519   200.278    tl/datapath_inst/core_register_n_49
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124   200.402 r  tl/datapath_inst/r_reg[7][14]_C_i_1/O
                         net (fo=3, routed)           1.016   201.418    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_2
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124   201.542 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17/O
                         net (fo=2, routed)           1.299   202.842    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   202.966 r  tl/datapath_inst/core_register/i__carry__2_i_23/O
                         net (fo=1, routed)           0.000   202.966    tl/datapath_inst/core_register/i__carry__2_i_23_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   203.346 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   203.346    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.565 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.701   204.266    tl/control_unit_inst/data0[16]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.295   204.561 r  tl/control_unit_inst/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   204.561    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   204.808 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.392   205.200    tl/control_unit_inst/data1[16]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.299   205.499 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          2.731   208.230    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X27Y60         LUT6 (Prop_lut6_I5_O)        0.124   208.354 r  tl/datapath_inst/instruction_register/r_reg_reg[5][16]_LDC_i_2/O
                         net (fo=2, routed)           0.488   208.842    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_1
    SLICE_X27Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   209.727 f  tl/datapath_inst/core_register/r_reg_reg[5][16]_LDC/Q
                         net (fo=1, routed)           0.493   210.221    tl/datapath_inst/core_register_n_111
    SLICE_X27Y62         LUT3 (Prop_lut3_I1_O)        0.124   210.345 r  tl/datapath_inst/r_reg[5][16]_C_i_1/O
                         net (fo=3, routed)           1.530   211.875    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_2
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.124   211.999 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21/O
                         net (fo=2, routed)           1.272   213.271    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   213.395 r  tl/datapath_inst/core_register/i__carry__3_i_25/O
                         net (fo=1, routed)           0.000   213.395    tl/datapath_inst/core_register/i__carry__3_i_25_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   213.822 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.587   214.409    tl/control_unit_inst/data0[17]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.306   214.715 r  tl/control_unit_inst/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   214.715    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   214.942 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.956   215.898    tl/control_unit_inst/data1[17]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.303   216.201 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          1.358   217.559    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X28Y54         LUT6 (Prop_lut6_I5_O)        0.124   217.683 r  tl/datapath_inst/instruction_register/r_reg_reg[3][17]_LDC_i_2/O
                         net (fo=2, routed)           0.782   218.465    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_1
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   219.363 f  tl/datapath_inst/core_register/r_reg_reg[3][17]_LDC/Q
                         net (fo=1, routed)           0.859   220.222    tl/datapath_inst/core_register_n_174
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.124   220.346 r  tl/datapath_inst/r_reg[3][17]_C_i_1/O
                         net (fo=3, routed)           0.811   221.157    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_2
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124   221.281 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18/O
                         net (fo=2, routed)           1.472   222.753    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.124   222.877 r  tl/datapath_inst/core_register/i__carry__3_i_24/O
                         net (fo=1, routed)           0.000   222.877    tl/datapath_inst/core_register/i__carry__3_i_24_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   223.455 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           0.590   224.045    tl/control_unit_inst/data0[18]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.301   224.346 r  tl/control_unit_inst/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   224.346    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   224.594 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.740   225.334    tl/control_unit_inst/data1[18]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.302   225.636 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.126   228.762    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X27Y65         LUT6 (Prop_lut6_I3_O)        0.124   228.886 r  tl/datapath_inst/instruction_register/r_reg_reg[6][18]_LDC_i_2/O
                         net (fo=2, routed)           0.533   229.419    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_1
    SLICE_X27Y66         LDCE (SetClr_ldce_CLR_Q)     0.885   230.304 f  tl/datapath_inst/core_register/r_reg_reg[6][18]_LDC/Q
                         net (fo=1, routed)           0.493   230.797    tl/datapath_inst/core_register_n_77
    SLICE_X27Y66         LUT3 (Prop_lut3_I1_O)        0.124   230.921 r  tl/datapath_inst/r_reg[6][18]_C_i_1/O
                         net (fo=3, routed)           1.364   232.285    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_2
    SLICE_X23Y51         LUT6 (Prop_lut6_I1_O)        0.124   232.409 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17/O
                         net (fo=2, routed)           1.422   233.831    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   233.955 r  tl/datapath_inst/core_register/i__carry__3_i_23/O
                         net (fo=1, routed)           0.000   233.955    tl/datapath_inst/core_register/i__carry__3_i_23_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   234.335 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   234.335    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   234.554 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.873   235.427    tl/control_unit_inst/data0[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.295   235.722 r  tl/control_unit_inst/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   235.722    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   235.969 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.889   236.858    tl/control_unit_inst/data1[20]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.299   237.157 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          2.228   239.385    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X24Y51         LUT6 (Prop_lut6_I3_O)        0.124   239.509 r  tl/datapath_inst/instruction_register/r_reg_reg[2][20]_LDC_i_2/O
                         net (fo=2, routed)           0.623   240.132    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_1
    SLICE_X24Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   241.030 f  tl/datapath_inst/core_register/r_reg_reg[2][20]_LDC/Q
                         net (fo=1, routed)           0.796   241.826    tl/datapath_inst/core_register_n_203
    SLICE_X24Y51         LUT3 (Prop_lut3_I1_O)        0.124   241.950 r  tl/datapath_inst/r_reg[2][20]_C_i_1/O
                         net (fo=3, routed)           0.483   242.433    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_2
    SLICE_X25Y52         LUT6 (Prop_lut6_I1_O)        0.124   242.557 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20/O
                         net (fo=2, routed)           1.762   244.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   244.443 r  tl/datapath_inst/core_register/i__carry__4_i_25/O
                         net (fo=1, routed)           0.000   244.443    tl/datapath_inst/core_register/i__carry__4_i_25_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   244.870 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.587   245.457    tl/control_unit_inst/data0[21]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.306   245.763 r  tl/control_unit_inst/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   245.763    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   245.990 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.948   246.939    tl/control_unit_inst/data1[21]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.303   247.242 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          2.369   249.611    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I3_O)        0.124   249.735 r  tl/datapath_inst/instruction_register/r_reg_reg[2][21]_LDC_i_2/O
                         net (fo=2, routed)           0.662   250.397    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_1
    SLICE_X30Y63         LDCE (SetClr_ldce_CLR_Q)     0.898   251.295 f  tl/datapath_inst/core_register/r_reg_reg[2][21]_LDC/Q
                         net (fo=1, routed)           0.519   251.814    tl/datapath_inst/core_register_n_202
    SLICE_X30Y63         LUT3 (Prop_lut3_I1_O)        0.124   251.938 r  tl/datapath_inst/r_reg[2][21]_C_i_1/O
                         net (fo=3, routed)           1.029   252.967    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_2
    SLICE_X30Y58         LUT6 (Prop_lut6_I1_O)        0.124   253.091 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18/O
                         net (fo=2, routed)           1.539   254.630    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   254.754 r  tl/datapath_inst/core_register/i__carry__4_i_24/O
                         net (fo=1, routed)           0.000   254.754    tl/datapath_inst/core_register/i__carry__4_i_24_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   255.332 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.864   256.196    tl/control_unit_inst/data0[22]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.301   256.497 r  tl/control_unit_inst/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   256.497    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   256.745 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.646   257.391    tl/control_unit_inst/data1[22]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.302   257.693 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.300   259.992    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X29Y61         LUT6 (Prop_lut6_I2_O)        0.124   260.116 r  tl/datapath_inst/instruction_register/r_reg_reg[7][22]_LDC_i_2/O
                         net (fo=2, routed)           0.532   260.649    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_1
    SLICE_X29Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   261.534 f  tl/datapath_inst/core_register/r_reg_reg[7][22]_LDC/Q
                         net (fo=1, routed)           0.493   262.027    tl/datapath_inst/core_register_n_41
    SLICE_X29Y62         LUT3 (Prop_lut3_I1_O)        0.124   262.151 r  tl/datapath_inst/r_reg[7][22]_C_i_1/O
                         net (fo=3, routed)           0.990   263.141    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_2
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.124   263.265 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17/O
                         net (fo=2, routed)           1.343   264.607    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.124   264.731 r  tl/datapath_inst/core_register/i__carry__4_i_23/O
                         net (fo=1, routed)           0.000   264.731    tl/datapath_inst/core_register/i__carry__4_i_23_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   265.111 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   265.111    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   265.330 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.701   266.032    tl/control_unit_inst/data0[24]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.295   266.327 r  tl/control_unit_inst/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   266.327    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   266.574 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.392   266.966    tl/control_unit_inst/data1[24]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.299   267.265 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          1.675   268.940    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124   269.064 r  tl/datapath_inst/instruction_register/r_reg_reg[4][24]_LDC_i_2/O
                         net (fo=2, routed)           0.873   269.936    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_1
    SLICE_X41Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   270.821 f  tl/datapath_inst/core_register/r_reg_reg[4][24]_LDC/Q
                         net (fo=1, routed)           0.798   271.620    tl/datapath_inst/core_register_n_135
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.124   271.744 r  tl/datapath_inst/r_reg[4][24]_C_i_1/O
                         net (fo=3, routed)           0.848   272.592    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_2
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124   272.716 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21/O
                         net (fo=2, routed)           1.665   274.380    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I2_O)        0.124   274.504 r  tl/datapath_inst/core_register/i__carry__5_i_12/O
                         net (fo=2, routed)           1.020   275.524    tl/control_unit_inst/_inferred__1/i__carry__5
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.152   275.676 r  tl/control_unit_inst/i__carry__5_i_4/O
                         net (fo=1, routed)           0.000   275.676    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   276.040 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.812   276.852    tl/control_unit_inst/data1[25]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   277.155 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          1.712   278.867    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124   278.991 r  tl/datapath_inst/instruction_register/r_reg_reg[3][25]_LDC_i_2/O
                         net (fo=2, routed)           0.808   279.799    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_1
    SLICE_X38Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   280.697 f  tl/datapath_inst/core_register/r_reg_reg[3][25]_LDC/Q
                         net (fo=1, routed)           0.519   281.216    tl/datapath_inst/core_register_n_166
    SLICE_X38Y55         LUT3 (Prop_lut3_I1_O)        0.124   281.340 r  tl/datapath_inst/r_reg[3][25]_C_i_1/O
                         net (fo=3, routed)           0.810   282.151    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124   282.275 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18/O
                         net (fo=2, routed)           1.317   283.592    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I0_O)        0.124   283.716 r  tl/datapath_inst/core_register/i__carry__5_i_24/O
                         net (fo=1, routed)           0.000   283.716    tl/datapath_inst/core_register/i__carry__5_i_24_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   284.294 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           0.423   284.717    tl/control_unit_inst/data0[26]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.301   285.018 r  tl/control_unit_inst/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   285.018    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   285.266 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.819   286.085    tl/control_unit_inst/data1[26]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.302   286.387 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          2.142   288.530    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.124   288.654 r  tl/datapath_inst/instruction_register/r_reg_reg[7][26]_LDC_i_2/O
                         net (fo=2, routed)           0.919   289.573    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_1
    SLICE_X36Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   290.458 f  tl/datapath_inst/core_register/r_reg_reg[7][26]_LDC/Q
                         net (fo=1, routed)           0.510   290.968    tl/datapath_inst/core_register_n_37
    SLICE_X36Y65         LUT3 (Prop_lut3_I1_O)        0.124   291.092 r  tl/datapath_inst/r_reg[7][26]_C_i_1/O
                         net (fo=3, routed)           1.086   292.178    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_2
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.124   292.302 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17/O
                         net (fo=2, routed)           1.046   293.348    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I2_O)        0.124   293.472 r  tl/datapath_inst/core_register/i__carry__5_i_23/O
                         net (fo=1, routed)           0.000   293.472    tl/datapath_inst/core_register/i__carry__5_i_23_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   293.852 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   293.852    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   294.071 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[0]
                         net (fo=2, routed)           0.869   294.940    tl/control_unit_inst/data0[28]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.295   295.235 r  tl/control_unit_inst/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   295.235    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   295.482 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.296   295.778    tl/control_unit_inst/data1[28]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.299   296.077 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          2.339   298.415    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124   298.539 r  tl/datapath_inst/instruction_register/r_reg_reg[5][28]_LDC_i_2/O
                         net (fo=2, routed)           0.635   299.175    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_1
    SLICE_X40Y67         LDCE (SetClr_ldce_CLR_Q)     0.885   300.060 f  tl/datapath_inst/core_register/r_reg_reg[5][28]_LDC/Q
                         net (fo=1, routed)           0.586   300.646    tl/datapath_inst/core_register_n_99
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124   300.770 r  tl/datapath_inst/r_reg[5][28]_C_i_1/O
                         net (fo=3, routed)           0.875   301.645    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.124   301.769 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18/O
                         net (fo=2, routed)           1.617   303.385    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124   303.509 r  tl/datapath_inst/core_register/i__carry__6_i_24/O
                         net (fo=1, routed)           0.000   303.509    tl/datapath_inst/core_register/i__carry__6_i_24_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   303.936 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[1]
                         net (fo=2, routed)           0.593   304.530    tl/control_unit_inst/data0[29]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.306   304.836 r  tl/control_unit_inst/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   304.836    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   305.063 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.645   305.708    tl/control_unit_inst/data1[29]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   306.011 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.817   307.827    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X39Y63         LUT6 (Prop_lut6_I3_O)        0.124   307.951 r  tl/datapath_inst/instruction_register/r_reg_reg[6][29]_LDC_i_2/O
                         net (fo=2, routed)           0.533   308.484    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_1
    SLICE_X39Y64         LDCE (SetClr_ldce_CLR_Q)     0.885   309.369 f  tl/datapath_inst/core_register/r_reg_reg[6][29]_LDC/Q
                         net (fo=1, routed)           0.807   310.176    tl/datapath_inst/core_register_n_66
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.124   310.300 r  tl/datapath_inst/r_reg[6][29]_C_i_1/O
                         net (fo=3, routed)           1.101   311.401    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_2
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124   311.525 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16/O
                         net (fo=2, routed)           1.468   312.993    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124   313.117 r  tl/datapath_inst/core_register/i__carry__6_i_9/O
                         net (fo=2, routed)           0.859   313.976    tl/control_unit_inst/_inferred__1/i__carry__6_0
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.152   314.128 r  tl/control_unit_inst/i__carry__6_i_2/O
                         net (fo=1, routed)           0.000   314.128    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498   314.626 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.817   315.442    tl/control_unit_inst/data1[30]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.302   315.744 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          2.899   318.644    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X37Y66         LUT6 (Prop_lut6_I5_O)        0.124   318.768 r  tl/datapath_inst/instruction_register/r_reg_reg[5][30]_LDC_i_2/O
                         net (fo=2, routed)           0.533   319.301    tl/datapath_inst/core_register/r_reg_reg[5][30]_C_1
    SLICE_X37Y67         LDCE (SetClr_ldce_CLR_Q)     0.885   320.186 f  tl/datapath_inst/core_register/r_reg_reg[5][30]_LDC/Q
                         net (fo=1, routed)           0.493   320.679    tl/datapath_inst/core_register_n_97
    SLICE_X37Y67         LUT3 (Prop_lut3_I1_O)        0.124   320.803 r  tl/datapath_inst/r_reg[5][30]_C_i_1/O
                         net (fo=3, routed)           0.220   321.022    tl/datapath_inst/core_register/r_reg_reg[5][30]_C_2
    SLICE_X36Y67         FDPE                                         r  tl/datapath_inst/core_register/r_reg_reg[5][30]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[6][30]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        320.752ns  (logic 86.899ns (27.092%)  route 233.853ns (72.908%))
  Logic Levels:           293  (CARRY4=67 IBUF=1 LDCE=33 LUT2=4 LUT3=59 LUT4=2 LUT5=58 LUT6=69)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_n_IBUF_inst/O
                         net (fo=515, routed)        13.590    15.079    tl/datapath_inst/instruction_register/rst_n_IBUF
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.203 r  tl/datapath_inst/instruction_register/r_reg_reg[4][3]_LDC_i_2/O
                         net (fo=2, routed)           0.399    15.602    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_1
    SLICE_X39Y30         LDCE (SetClr_ldce_CLR_Q)     0.885    16.487 f  tl/datapath_inst/core_register/r_reg_reg[4][3]_LDC/Q
                         net (fo=1, routed)           0.798    17.286    tl/datapath_inst/core_register_n_156
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.410 r  tl/datapath_inst/r_reg[4][3]_C_i_1/O
                         net (fo=3, routed)           0.934    18.343    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_2
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20/O
                         net (fo=2, routed)           1.412    19.879    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20_n_0
    SLICE_X34Y41         LUT5 (Prop_lut5_I2_O)        0.124    20.003 r  tl/datapath_inst/core_register/i__carry_i_15/O
                         net (fo=1, routed)           0.000    20.003    tl/datapath_inst/core_register/i__carry_i_15_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.258 r  tl/datapath_inst/core_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.655    20.913    tl/control_unit_inst/data0[3]
    SLICE_X35Y41         LUT3 (Prop_lut3_I2_O)        0.307    21.220 r  tl/control_unit_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.220    tl/datapath_inst/alu_inst/S[3]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.621 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.621    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.934 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303    22.237    tl/control_unit_inst/data1[7]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.306    22.543 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_6/O
                         net (fo=16, routed)          2.337    24.881    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.005 r  tl/datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_2/O
                         net (fo=2, routed)           0.625    25.630    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_1
    SLICE_X32Y28         LDCE (SetClr_ldce_CLR_Q)     0.898    26.528 f  tl/datapath_inst/core_register/r_reg_reg[3][7]_LDC/Q
                         net (fo=1, routed)           0.761    27.289    tl/datapath_inst/core_register_n_184
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.124    27.413 f  tl/datapath_inst/r_reg[3][7]_C_i_1/O
                         net (fo=3, routed)           1.017    28.430    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_2
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    28.554 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14/O
                         net (fo=2, routed)           1.191    29.745    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.869 f  tl/datapath_inst/core_register/i__carry__0_i_9/O
                         net (fo=2, routed)           0.801    30.671    tl/control_unit_inst/_inferred__1/i__carry__0_2
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.124    30.795 r  tl/control_unit_inst/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.795    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.196 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.196    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.509 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.303    31.812    tl/control_unit_inst/data1[11]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.306    32.118 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_6/O
                         net (fo=16, routed)          1.582    33.700    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.124    33.824 r  tl/datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_2/O
                         net (fo=2, routed)           0.677    34.501    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_1
    SLICE_X37Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    35.386 f  tl/datapath_inst/core_register/r_reg_reg[2][11]_LDC/Q
                         net (fo=1, routed)           0.797    36.183    tl/datapath_inst/core_register_n_212
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124    36.307 f  tl/datapath_inst/r_reg[2][11]_C_i_1/O
                         net (fo=3, routed)           0.903    37.210    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    37.334 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14/O
                         net (fo=2, routed)           1.264    38.598    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I0_O)        0.124    38.722 f  tl/datapath_inst/core_register/i__carry__1_i_9/O
                         net (fo=2, routed)           0.820    39.542    tl/control_unit_inst/_inferred__1/i__carry__1_2
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.124    39.666 r  tl/control_unit_inst/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    39.666    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.067 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.067    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.380 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.323    40.703    tl/control_unit_inst/data1[15]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.306    41.009 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_6/O
                         net (fo=16, routed)          1.805    42.813    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.937 r  tl/datapath_inst/instruction_register/r_reg_reg[6][15]_LDC_i_2/O
                         net (fo=2, routed)           0.809    43.746    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_1
    SLICE_X22Y38         LDCE (SetClr_ldce_CLR_Q)     0.885    44.631 f  tl/datapath_inst/core_register/r_reg_reg[6][15]_LDC/Q
                         net (fo=1, routed)           0.426    45.057    tl/datapath_inst/core_register_n_80
    SLICE_X22Y39         LUT3 (Prop_lut3_I1_O)        0.124    45.181 f  tl/datapath_inst/r_reg[6][15]_C_i_1/O
                         net (fo=3, routed)           0.432    45.612    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_2
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.124    45.736 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15/O
                         net (fo=2, routed)           1.297    47.033    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124    47.157 f  tl/datapath_inst/core_register/i__carry__2_i_9/O
                         net (fo=2, routed)           0.803    47.960    tl/control_unit_inst/_inferred__1/i__carry__2_2
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    48.084 r  tl/control_unit_inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    48.084    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.485 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.485    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.798 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.669    49.467    tl/control_unit_inst/data1[19]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.306    49.773 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_6/O
                         net (fo=16, routed)          1.763    51.536    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    51.660 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2/O
                         net (fo=2, routed)           0.532    52.192    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898    53.090 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.261    53.351    tl/datapath_inst/core_register_n_108
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.124    53.475 f  tl/datapath_inst/r_reg[5][19]_C_i_1/O
                         net (fo=3, routed)           1.147    54.622    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124    54.746 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15/O
                         net (fo=2, routed)           0.955    55.701    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124    55.825 f  tl/datapath_inst/core_register/i__carry__3_i_9/O
                         net (fo=2, routed)           0.817    56.642    tl/control_unit_inst/_inferred__1/i__carry__3_2
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124    56.766 r  tl/control_unit_inst/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    56.766    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.167 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    57.167    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.480 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.417    57.897    tl/control_unit_inst/data1[23]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.306    58.203 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_6/O
                         net (fo=16, routed)          2.139    60.342    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    60.466 r  tl/datapath_inst/instruction_register/r_reg_reg[7][23]_LDC_i_2/O
                         net (fo=2, routed)           0.673    61.139    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_1
    SLICE_X31Y65         LDCE (SetClr_ldce_CLR_Q)     0.885    62.024 f  tl/datapath_inst/core_register/r_reg_reg[7][23]_LDC/Q
                         net (fo=1, routed)           0.402    62.427    tl/datapath_inst/core_register_n_40
    SLICE_X31Y64         LUT3 (Prop_lut3_I1_O)        0.124    62.551 f  tl/datapath_inst/r_reg[7][23]_C_i_1/O
                         net (fo=3, routed)           1.299    63.850    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_2
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    63.974 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15/O
                         net (fo=2, routed)           0.971    64.944    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I2_O)        0.124    65.068 f  tl/datapath_inst/core_register/i__carry__4_i_9/O
                         net (fo=2, routed)           0.803    65.871    tl/control_unit_inst/_inferred__1/i__carry__4_2
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.124    65.995 r  tl/control_unit_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    65.995    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.396 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.396    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.709 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           1.022    67.731    tl/control_unit_inst/data1[27]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.306    68.037 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_6/O
                         net (fo=16, routed)          1.345    69.382    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    69.506 r  tl/datapath_inst/instruction_register/r_reg_reg[3][27]_LDC_i_2/O
                         net (fo=2, routed)           0.717    70.222    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_1
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    71.107 f  tl/datapath_inst/core_register/r_reg_reg[3][27]_LDC/Q
                         net (fo=1, routed)           0.968    72.076    tl/datapath_inst/core_register_n_164
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    72.200 f  tl/datapath_inst/r_reg[3][27]_C_i_1/O
                         net (fo=3, routed)           0.820    73.020    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_2
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124    73.144 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14/O
                         net (fo=2, routed)           0.834    73.977    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    74.101 f  tl/datapath_inst/core_register/i__carry__5_i_9/O
                         net (fo=2, routed)           0.730    74.831    tl/control_unit_inst/_inferred__1/i__carry__5_2
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.124    74.955 r  tl/control_unit_inst/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    74.955    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.356 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.356    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    75.669 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.802    76.472    tl/control_unit_inst/data1[31]
    SLICE_X35Y50         LUT5 (Prop_lut5_I0_O)        0.306    76.778 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_6/O
                         net (fo=16, routed)          1.636    78.414    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X36Y63         LUT6 (Prop_lut6_I5_O)        0.124    78.538 r  tl/datapath_inst/instruction_register/r_reg_reg[5][31]_LDC_i_2/O
                         net (fo=2, routed)           0.542    79.079    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_1
    SLICE_X36Y63         LDCE (SetClr_ldce_CLR_Q)     0.885    79.964 f  tl/datapath_inst/core_register/r_reg_reg[5][31]_LDC/Q
                         net (fo=1, routed)           0.502    80.466    tl/datapath_inst/core_register_n_96
    SLICE_X36Y63         LUT3 (Prop_lut3_I1_O)        0.124    80.590 r  tl/datapath_inst/r_reg[5][31]_C_i_1/O
                         net (fo=3, routed)           1.227    81.817    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    81.941 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20/O
                         net (fo=2, routed)           1.265    83.206    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    83.330 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.000    83.330    tl/datapath_inst/core_register/i__carry__6_i_21_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.706 r  tl/datapath_inst/core_register/i__carry__6_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.706    tl/datapath_inst/core_register/i__carry__6_i_12_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    83.960 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.460    85.420    tl/control_unit_inst/data0[32]
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.367    85.787 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.637    86.424    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X37Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    87.309 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           0.882    88.191    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.124    88.315 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.315    tl/datapath_inst/alu_inst/S[0]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.562 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.652    89.215    tl/control_unit_inst/data1[0]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.299    89.514 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          1.969    91.483    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124    91.607 r  tl/datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_2/O
                         net (fo=2, routed)           0.403    92.010    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_1
    SLICE_X36Y26         LDCE (SetClr_ldce_CLR_Q)     0.885    92.895 f  tl/datapath_inst/core_register/r_reg_reg[7][0]_LDC/Q
                         net (fo=1, routed)           0.670    93.565    tl/datapath_inst/core_register_n_63
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    93.689 r  tl/datapath_inst/r_reg[7][0]_C_i_1/O
                         net (fo=3, routed)           1.046    94.735    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.124    94.859 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26/O
                         net (fo=1, routed)           1.362    96.221    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124    96.345 r  tl/datapath_inst/core_register/i__carry_i_14/O
                         net (fo=3, routed)           0.659    97.005    tl/datapath_inst/instruction_register/DI[0]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124    97.129 r  tl/datapath_inst/instruction_register/i__carry_i_18/O
                         net (fo=1, routed)           0.000    97.129    tl/datapath_inst/core_register/S[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    97.381 r  tl/datapath_inst/core_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.316    97.697    tl/control_unit_inst/data0[0]
    SLICE_X33Y41         LUT4 (Prop_lut4_I3_O)        0.295    97.992 r  tl/control_unit_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.550    98.542    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    99.140 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.638    99.778    tl/control_unit_inst/data1[1]
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.303   100.081 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          1.782   101.863    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124   101.987 r  tl/datapath_inst/instruction_register/r_reg_reg[5][1]_LDC_i_2/O
                         net (fo=2, routed)           0.753   102.740    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_1
    SLICE_X43Y27         LDCE (SetClr_ldce_CLR_Q)     0.885   103.625 f  tl/datapath_inst/core_register/r_reg_reg[5][1]_LDC/Q
                         net (fo=1, routed)           0.498   104.123    tl/datapath_inst/core_register_n_126
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.124   104.247 r  tl/datapath_inst/r_reg[5][1]_C_i_1/O
                         net (fo=3, routed)           0.938   105.185    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_2
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.124   105.309 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24/O
                         net (fo=1, routed)           1.210   106.519    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124   106.643 r  tl/datapath_inst/core_register/i__carry_i_13/O
                         net (fo=4, routed)           1.046   107.688    tl/datapath_inst/instruction_register/DI[1]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   107.812 r  tl/datapath_inst/instruction_register/i__carry_i_17/O
                         net (fo=1, routed)           0.000   107.812    tl/datapath_inst/core_register/S[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.042 r  tl/datapath_inst/core_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.843   108.886    tl/control_unit_inst/data0[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I2_O)        0.306   109.192 r  tl/control_unit_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000   109.192    tl/datapath_inst/alu_inst/S[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   109.772 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.827   110.599    tl/control_unit_inst/data1[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.302   110.901 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          1.539   112.440    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   112.564 r  tl/datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_2/O
                         net (fo=2, routed)           0.403   112.967    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_1
    SLICE_X36Y34         LDCE (SetClr_ldce_CLR_Q)     0.885   113.852 f  tl/datapath_inst/core_register/r_reg_reg[2][2]_LDC/Q
                         net (fo=1, routed)           0.670   114.522    tl/datapath_inst/core_register_n_221
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124   114.646 r  tl/datapath_inst/r_reg[2][2]_C_i_1/O
                         net (fo=3, routed)           0.979   115.625    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_2
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124   115.749 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21/O
                         net (fo=1, routed)           1.103   116.852    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124   116.976 r  tl/datapath_inst/core_register/i__carry_i_12/O
                         net (fo=4, routed)           1.006   117.982    tl/datapath_inst/instruction_register/DI[2]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   118.106 r  tl/datapath_inst/instruction_register/i__carry_i_16/O
                         net (fo=1, routed)           0.000   118.106    tl/datapath_inst/core_register/S[2]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   118.486 r  tl/datapath_inst/core_register/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.486    tl/datapath_inst/core_register/i__carry_i_10_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   118.705 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.701   119.406    tl/control_unit_inst/data0[4]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.295   119.701 r  tl/control_unit_inst/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   119.701    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   119.948 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.760   120.708    tl/control_unit_inst/data1[4]
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.299   121.007 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          1.902   122.908    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124   123.032 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2/O
                         net (fo=2, routed)           0.487   123.519    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X26Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   124.404 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.723   125.127    tl/datapath_inst/core_register_n_187
    SLICE_X26Y27         LUT3 (Prop_lut3_I1_O)        0.124   125.251 r  tl/datapath_inst/r_reg[3][4]_C_i_1/O
                         net (fo=3, routed)           1.163   126.413    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X27Y36         LUT6 (Prop_lut6_I0_O)        0.124   126.537 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20/O
                         net (fo=2, routed)           1.320   127.857    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.124   127.981 r  tl/datapath_inst/core_register/i__carry__0_i_12/O
                         net (fo=2, routed)           0.942   128.923    tl/control_unit_inst/_inferred__1/i__carry__0
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.152   129.075 r  tl/control_unit_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   129.075    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   129.439 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.860   130.299    tl/control_unit_inst/data1[5]
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.303   130.602 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          1.887   132.489    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124   132.613 r  tl/datapath_inst/instruction_register/r_reg_reg[6][5]_LDC_i_2/O
                         net (fo=2, routed)           0.528   133.140    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_1
    SLICE_X31Y28         LDCE (SetClr_ldce_CLR_Q)     0.885   134.025 f  tl/datapath_inst/core_register/r_reg_reg[6][5]_LDC/Q
                         net (fo=1, routed)           0.760   134.785    tl/datapath_inst/core_register_n_90
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124   134.909 r  tl/datapath_inst/r_reg[6][5]_C_i_1/O
                         net (fo=3, routed)           0.977   135.886    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_2
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124   136.010 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19/O
                         net (fo=2, routed)           1.277   137.287    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   137.411 r  tl/datapath_inst/core_register/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000   137.411    tl/datapath_inst/core_register/i__carry__0_i_24_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   137.989 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           0.423   138.412    tl/control_unit_inst/data0[6]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.301   138.713 r  tl/control_unit_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   138.713    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[2]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   138.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.646   139.607    tl/control_unit_inst/data1[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.302   139.909 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          1.287   141.195    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X29Y31         LUT6 (Prop_lut6_I3_O)        0.124   141.319 r  tl/datapath_inst/instruction_register/r_reg_reg[6][6]_LDC_i_2/O
                         net (fo=2, routed)           0.639   141.959    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_1
    SLICE_X28Y31         LDCE (SetClr_ldce_CLR_Q)     0.898   142.857 f  tl/datapath_inst/core_register/r_reg_reg[6][6]_LDC/Q
                         net (fo=1, routed)           0.519   143.376    tl/datapath_inst/core_register_n_89
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124   143.500 r  tl/datapath_inst/r_reg[6][6]_C_i_1/O
                         net (fo=3, routed)           1.154   144.654    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124   144.778 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17/O
                         net (fo=2, routed)           1.230   146.008    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   146.132 r  tl/datapath_inst/core_register/i__carry__0_i_23/O
                         net (fo=1, routed)           0.000   146.132    tl/datapath_inst/core_register/i__carry__0_i_23_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   146.512 r  tl/datapath_inst/core_register/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000   146.512    tl/datapath_inst/core_register/i__carry__0_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.731 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.873   147.604    tl/control_unit_inst/data0[8]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.295   147.899 r  tl/control_unit_inst/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   147.899    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   148.146 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.870   149.016    tl/control_unit_inst/data1[8]
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.299   149.315 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          1.364   150.679    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124   150.803 r  tl/datapath_inst/instruction_register/r_reg_reg[2][8]_LDC_i_2/O
                         net (fo=2, routed)           1.162   151.965    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_1
    SLICE_X41Y37         LDCE (SetClr_ldce_CLR_Q)     0.885   152.850 f  tl/datapath_inst/core_register/r_reg_reg[2][8]_LDC/Q
                         net (fo=1, routed)           0.948   153.798    tl/datapath_inst/core_register_n_215
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124   153.922 r  tl/datapath_inst/r_reg[2][8]_C_i_1/O
                         net (fo=3, routed)           0.965   154.887    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_2
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124   155.011 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20/O
                         net (fo=2, routed)           1.551   156.562    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124   156.686 r  tl/datapath_inst/core_register/i__carry__1_i_12/O
                         net (fo=2, routed)           0.783   157.469    tl/control_unit_inst/_inferred__1/i__carry__1
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.150   157.619 r  tl/control_unit_inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000   157.619    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   157.983 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820   158.803    tl/control_unit_inst/data1[9]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.303   159.106 f  tl/control_unit_inst/r_reg_reg[1][9]_LDC_i_3/O
                         net (fo=16, routed)          2.378   161.484    tl/datapath_inst/instruction_register/r_rgf[9]
    SLICE_X42Y25         LUT6 (Prop_lut6_I5_O)        0.124   161.607 r  tl/datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_2/O
                         net (fo=2, routed)           0.677   162.284    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_1
    SLICE_X42Y25         LDCE (SetClr_ldce_CLR_Q)     0.898   163.182 f  tl/datapath_inst/core_register/r_reg_reg[5][9]_LDC/Q
                         net (fo=1, routed)           0.796   163.978    tl/datapath_inst/core_register_n_118
    SLICE_X42Y25         LUT3 (Prop_lut3_I1_O)        0.124   164.102 r  tl/datapath_inst/r_reg[5][9]_C_i_1/O
                         net (fo=3, routed)           1.244   165.347    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_2
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.124   165.471 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19/O
                         net (fo=2, routed)           1.569   167.040    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   167.164 r  tl/datapath_inst/core_register/i__carry__1_i_24/O
                         net (fo=1, routed)           0.000   167.164    tl/datapath_inst/core_register/i__carry__1_i_24_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   167.742 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[2]
                         net (fo=2, routed)           0.417   168.159    tl/control_unit_inst/data0[10]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.301   168.460 r  tl/control_unit_inst/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000   168.460    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[2]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   168.708 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.586   169.294    tl/control_unit_inst/data1[10]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.302   169.596 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          1.846   171.442    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.124   171.566 r  tl/datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_2/O
                         net (fo=2, routed)           0.789   172.355    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_1
    SLICE_X40Y25         LDCE (SetClr_ldce_CLR_Q)     0.885   173.240 f  tl/datapath_inst/core_register/r_reg_reg[7][10]_LDC/Q
                         net (fo=1, routed)           0.510   173.749    tl/datapath_inst/core_register_n_53
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124   173.873 r  tl/datapath_inst/r_reg[7][10]_C_i_1/O
                         net (fo=3, routed)           1.410   175.283    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_2
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124   175.407 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17/O
                         net (fo=2, routed)           0.695   176.101    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   176.225 r  tl/datapath_inst/core_register/i__carry__1_i_23/O
                         net (fo=1, routed)           0.000   176.225    tl/datapath_inst/core_register/i__carry__1_i_23_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   176.605 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   176.605    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   176.824 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.641   177.465    tl/control_unit_inst/data0[12]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.295   177.760 r  tl/control_unit_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   177.760    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   178.007 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.832   178.840    tl/control_unit_inst/data1[12]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.299   179.139 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          1.390   180.529    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X23Y44         LUT6 (Prop_lut6_I4_O)        0.124   180.653 r  tl/datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_2/O
                         net (fo=2, routed)           0.401   181.054    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_1
    SLICE_X22Y44         LDCE (SetClr_ldce_CLR_Q)     0.885   181.939 f  tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC/Q
                         net (fo=1, routed)           0.670   182.609    tl/datapath_inst/core_register_n_19
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.124   182.733 r  tl/datapath_inst/r_reg[1][12]_C_i_1/O
                         net (fo=3, routed)           1.000   183.732    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_2
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.124   183.856 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20/O
                         net (fo=2, routed)           1.463   185.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I0_O)        0.124   185.443 r  tl/datapath_inst/core_register/i__carry__2_i_25/O
                         net (fo=1, routed)           0.000   185.443    tl/datapath_inst/core_register/i__carry__2_i_25_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   185.870 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.593   186.463    tl/control_unit_inst/data0[13]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.306   186.769 r  tl/control_unit_inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   186.769    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   186.996 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.948   187.945    tl/control_unit_inst/data1[13]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.303   188.248 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          1.746   189.994    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124   190.118 r  tl/datapath_inst/instruction_register/r_reg_reg[7][13]_LDC_i_2/O
                         net (fo=2, routed)           0.501   190.619    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_1
    SLICE_X31Y33         LDCE (SetClr_ldce_CLR_Q)     0.885   191.504 f  tl/datapath_inst/core_register/r_reg_reg[7][13]_LDC/Q
                         net (fo=1, routed)           0.635   192.140    tl/datapath_inst/core_register_n_50
    SLICE_X31Y34         LUT3 (Prop_lut3_I1_O)        0.124   192.264 r  tl/datapath_inst/r_reg[7][13]_C_i_1/O
                         net (fo=3, routed)           0.945   193.208    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124   193.332 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19/O
                         net (fo=2, routed)           0.772   194.104    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   194.228 r  tl/datapath_inst/core_register/i__carry__2_i_24/O
                         net (fo=1, routed)           0.000   194.228    tl/datapath_inst/core_register/i__carry__2_i_24_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   194.806 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.423   195.229    tl/control_unit_inst/data0[14]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.301   195.530 r  tl/control_unit_inst/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   195.530    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   195.778 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.449   196.227    tl/control_unit_inst/data1[14]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.302   196.529 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          1.569   198.097    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.124   198.221 r  tl/datapath_inst/instruction_register/r_reg_reg[7][14]_LDC_i_2/O
                         net (fo=2, routed)           0.639   198.861    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_1
    SLICE_X24Y36         LDCE (SetClr_ldce_CLR_Q)     0.898   199.759 f  tl/datapath_inst/core_register/r_reg_reg[7][14]_LDC/Q
                         net (fo=1, routed)           0.519   200.278    tl/datapath_inst/core_register_n_49
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124   200.402 r  tl/datapath_inst/r_reg[7][14]_C_i_1/O
                         net (fo=3, routed)           1.016   201.418    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_2
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124   201.542 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17/O
                         net (fo=2, routed)           1.299   202.842    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   202.966 r  tl/datapath_inst/core_register/i__carry__2_i_23/O
                         net (fo=1, routed)           0.000   202.966    tl/datapath_inst/core_register/i__carry__2_i_23_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   203.346 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   203.346    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.565 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.701   204.266    tl/control_unit_inst/data0[16]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.295   204.561 r  tl/control_unit_inst/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   204.561    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   204.808 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.392   205.200    tl/control_unit_inst/data1[16]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.299   205.499 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          2.731   208.230    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X27Y60         LUT6 (Prop_lut6_I5_O)        0.124   208.354 r  tl/datapath_inst/instruction_register/r_reg_reg[5][16]_LDC_i_2/O
                         net (fo=2, routed)           0.488   208.842    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_1
    SLICE_X27Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   209.727 f  tl/datapath_inst/core_register/r_reg_reg[5][16]_LDC/Q
                         net (fo=1, routed)           0.493   210.221    tl/datapath_inst/core_register_n_111
    SLICE_X27Y62         LUT3 (Prop_lut3_I1_O)        0.124   210.345 r  tl/datapath_inst/r_reg[5][16]_C_i_1/O
                         net (fo=3, routed)           1.530   211.875    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_2
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.124   211.999 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21/O
                         net (fo=2, routed)           1.272   213.271    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   213.395 r  tl/datapath_inst/core_register/i__carry__3_i_25/O
                         net (fo=1, routed)           0.000   213.395    tl/datapath_inst/core_register/i__carry__3_i_25_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   213.822 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.587   214.409    tl/control_unit_inst/data0[17]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.306   214.715 r  tl/control_unit_inst/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   214.715    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   214.942 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.956   215.898    tl/control_unit_inst/data1[17]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.303   216.201 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          1.358   217.559    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X28Y54         LUT6 (Prop_lut6_I5_O)        0.124   217.683 r  tl/datapath_inst/instruction_register/r_reg_reg[3][17]_LDC_i_2/O
                         net (fo=2, routed)           0.782   218.465    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_1
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   219.363 f  tl/datapath_inst/core_register/r_reg_reg[3][17]_LDC/Q
                         net (fo=1, routed)           0.859   220.222    tl/datapath_inst/core_register_n_174
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.124   220.346 r  tl/datapath_inst/r_reg[3][17]_C_i_1/O
                         net (fo=3, routed)           0.811   221.157    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_2
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124   221.281 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18/O
                         net (fo=2, routed)           1.472   222.753    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.124   222.877 r  tl/datapath_inst/core_register/i__carry__3_i_24/O
                         net (fo=1, routed)           0.000   222.877    tl/datapath_inst/core_register/i__carry__3_i_24_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   223.455 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           0.590   224.045    tl/control_unit_inst/data0[18]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.301   224.346 r  tl/control_unit_inst/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   224.346    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   224.594 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.740   225.334    tl/control_unit_inst/data1[18]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.302   225.636 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.126   228.762    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X27Y65         LUT6 (Prop_lut6_I3_O)        0.124   228.886 r  tl/datapath_inst/instruction_register/r_reg_reg[6][18]_LDC_i_2/O
                         net (fo=2, routed)           0.533   229.419    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_1
    SLICE_X27Y66         LDCE (SetClr_ldce_CLR_Q)     0.885   230.304 f  tl/datapath_inst/core_register/r_reg_reg[6][18]_LDC/Q
                         net (fo=1, routed)           0.493   230.797    tl/datapath_inst/core_register_n_77
    SLICE_X27Y66         LUT3 (Prop_lut3_I1_O)        0.124   230.921 r  tl/datapath_inst/r_reg[6][18]_C_i_1/O
                         net (fo=3, routed)           1.364   232.285    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_2
    SLICE_X23Y51         LUT6 (Prop_lut6_I1_O)        0.124   232.409 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17/O
                         net (fo=2, routed)           1.422   233.831    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   233.955 r  tl/datapath_inst/core_register/i__carry__3_i_23/O
                         net (fo=1, routed)           0.000   233.955    tl/datapath_inst/core_register/i__carry__3_i_23_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   234.335 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   234.335    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   234.554 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.873   235.427    tl/control_unit_inst/data0[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.295   235.722 r  tl/control_unit_inst/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   235.722    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   235.969 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.889   236.858    tl/control_unit_inst/data1[20]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.299   237.157 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          2.228   239.385    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X24Y51         LUT6 (Prop_lut6_I3_O)        0.124   239.509 r  tl/datapath_inst/instruction_register/r_reg_reg[2][20]_LDC_i_2/O
                         net (fo=2, routed)           0.623   240.132    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_1
    SLICE_X24Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   241.030 f  tl/datapath_inst/core_register/r_reg_reg[2][20]_LDC/Q
                         net (fo=1, routed)           0.796   241.826    tl/datapath_inst/core_register_n_203
    SLICE_X24Y51         LUT3 (Prop_lut3_I1_O)        0.124   241.950 r  tl/datapath_inst/r_reg[2][20]_C_i_1/O
                         net (fo=3, routed)           0.483   242.433    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_2
    SLICE_X25Y52         LUT6 (Prop_lut6_I1_O)        0.124   242.557 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20/O
                         net (fo=2, routed)           1.762   244.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   244.443 r  tl/datapath_inst/core_register/i__carry__4_i_25/O
                         net (fo=1, routed)           0.000   244.443    tl/datapath_inst/core_register/i__carry__4_i_25_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   244.870 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.587   245.457    tl/control_unit_inst/data0[21]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.306   245.763 r  tl/control_unit_inst/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   245.763    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   245.990 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.948   246.939    tl/control_unit_inst/data1[21]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.303   247.242 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          2.369   249.611    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I3_O)        0.124   249.735 r  tl/datapath_inst/instruction_register/r_reg_reg[2][21]_LDC_i_2/O
                         net (fo=2, routed)           0.662   250.397    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_1
    SLICE_X30Y63         LDCE (SetClr_ldce_CLR_Q)     0.898   251.295 f  tl/datapath_inst/core_register/r_reg_reg[2][21]_LDC/Q
                         net (fo=1, routed)           0.519   251.814    tl/datapath_inst/core_register_n_202
    SLICE_X30Y63         LUT3 (Prop_lut3_I1_O)        0.124   251.938 r  tl/datapath_inst/r_reg[2][21]_C_i_1/O
                         net (fo=3, routed)           1.029   252.967    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_2
    SLICE_X30Y58         LUT6 (Prop_lut6_I1_O)        0.124   253.091 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18/O
                         net (fo=2, routed)           1.539   254.630    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   254.754 r  tl/datapath_inst/core_register/i__carry__4_i_24/O
                         net (fo=1, routed)           0.000   254.754    tl/datapath_inst/core_register/i__carry__4_i_24_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   255.332 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.864   256.196    tl/control_unit_inst/data0[22]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.301   256.497 r  tl/control_unit_inst/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   256.497    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   256.745 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.646   257.391    tl/control_unit_inst/data1[22]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.302   257.693 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.300   259.992    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X29Y61         LUT6 (Prop_lut6_I2_O)        0.124   260.116 r  tl/datapath_inst/instruction_register/r_reg_reg[7][22]_LDC_i_2/O
                         net (fo=2, routed)           0.532   260.649    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_1
    SLICE_X29Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   261.534 f  tl/datapath_inst/core_register/r_reg_reg[7][22]_LDC/Q
                         net (fo=1, routed)           0.493   262.027    tl/datapath_inst/core_register_n_41
    SLICE_X29Y62         LUT3 (Prop_lut3_I1_O)        0.124   262.151 r  tl/datapath_inst/r_reg[7][22]_C_i_1/O
                         net (fo=3, routed)           0.990   263.141    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_2
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.124   263.265 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17/O
                         net (fo=2, routed)           1.343   264.607    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.124   264.731 r  tl/datapath_inst/core_register/i__carry__4_i_23/O
                         net (fo=1, routed)           0.000   264.731    tl/datapath_inst/core_register/i__carry__4_i_23_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   265.111 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   265.111    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   265.330 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.701   266.032    tl/control_unit_inst/data0[24]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.295   266.327 r  tl/control_unit_inst/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   266.327    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   266.574 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.392   266.966    tl/control_unit_inst/data1[24]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.299   267.265 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          1.675   268.940    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124   269.064 r  tl/datapath_inst/instruction_register/r_reg_reg[4][24]_LDC_i_2/O
                         net (fo=2, routed)           0.873   269.936    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_1
    SLICE_X41Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   270.821 f  tl/datapath_inst/core_register/r_reg_reg[4][24]_LDC/Q
                         net (fo=1, routed)           0.798   271.620    tl/datapath_inst/core_register_n_135
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.124   271.744 r  tl/datapath_inst/r_reg[4][24]_C_i_1/O
                         net (fo=3, routed)           0.848   272.592    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_2
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124   272.716 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21/O
                         net (fo=2, routed)           1.665   274.380    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I2_O)        0.124   274.504 r  tl/datapath_inst/core_register/i__carry__5_i_12/O
                         net (fo=2, routed)           1.020   275.524    tl/control_unit_inst/_inferred__1/i__carry__5
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.152   275.676 r  tl/control_unit_inst/i__carry__5_i_4/O
                         net (fo=1, routed)           0.000   275.676    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   276.040 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.812   276.852    tl/control_unit_inst/data1[25]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   277.155 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          1.712   278.867    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124   278.991 r  tl/datapath_inst/instruction_register/r_reg_reg[3][25]_LDC_i_2/O
                         net (fo=2, routed)           0.808   279.799    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_1
    SLICE_X38Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   280.697 f  tl/datapath_inst/core_register/r_reg_reg[3][25]_LDC/Q
                         net (fo=1, routed)           0.519   281.216    tl/datapath_inst/core_register_n_166
    SLICE_X38Y55         LUT3 (Prop_lut3_I1_O)        0.124   281.340 r  tl/datapath_inst/r_reg[3][25]_C_i_1/O
                         net (fo=3, routed)           0.810   282.151    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124   282.275 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18/O
                         net (fo=2, routed)           1.317   283.592    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I0_O)        0.124   283.716 r  tl/datapath_inst/core_register/i__carry__5_i_24/O
                         net (fo=1, routed)           0.000   283.716    tl/datapath_inst/core_register/i__carry__5_i_24_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   284.294 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           0.423   284.717    tl/control_unit_inst/data0[26]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.301   285.018 r  tl/control_unit_inst/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   285.018    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   285.266 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.819   286.085    tl/control_unit_inst/data1[26]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.302   286.387 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          2.142   288.530    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.124   288.654 r  tl/datapath_inst/instruction_register/r_reg_reg[7][26]_LDC_i_2/O
                         net (fo=2, routed)           0.919   289.573    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_1
    SLICE_X36Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   290.458 f  tl/datapath_inst/core_register/r_reg_reg[7][26]_LDC/Q
                         net (fo=1, routed)           0.510   290.968    tl/datapath_inst/core_register_n_37
    SLICE_X36Y65         LUT3 (Prop_lut3_I1_O)        0.124   291.092 r  tl/datapath_inst/r_reg[7][26]_C_i_1/O
                         net (fo=3, routed)           1.086   292.178    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_2
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.124   292.302 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17/O
                         net (fo=2, routed)           1.046   293.348    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I2_O)        0.124   293.472 r  tl/datapath_inst/core_register/i__carry__5_i_23/O
                         net (fo=1, routed)           0.000   293.472    tl/datapath_inst/core_register/i__carry__5_i_23_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   293.852 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   293.852    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   294.071 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[0]
                         net (fo=2, routed)           0.869   294.940    tl/control_unit_inst/data0[28]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.295   295.235 r  tl/control_unit_inst/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   295.235    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   295.482 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.296   295.778    tl/control_unit_inst/data1[28]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.299   296.077 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          2.339   298.415    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124   298.539 r  tl/datapath_inst/instruction_register/r_reg_reg[5][28]_LDC_i_2/O
                         net (fo=2, routed)           0.635   299.175    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_1
    SLICE_X40Y67         LDCE (SetClr_ldce_CLR_Q)     0.885   300.060 f  tl/datapath_inst/core_register/r_reg_reg[5][28]_LDC/Q
                         net (fo=1, routed)           0.586   300.646    tl/datapath_inst/core_register_n_99
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124   300.770 r  tl/datapath_inst/r_reg[5][28]_C_i_1/O
                         net (fo=3, routed)           0.875   301.645    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.124   301.769 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18/O
                         net (fo=2, routed)           1.617   303.385    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124   303.509 r  tl/datapath_inst/core_register/i__carry__6_i_24/O
                         net (fo=1, routed)           0.000   303.509    tl/datapath_inst/core_register/i__carry__6_i_24_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   303.936 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[1]
                         net (fo=2, routed)           0.593   304.530    tl/control_unit_inst/data0[29]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.306   304.836 r  tl/control_unit_inst/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   304.836    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   305.063 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.645   305.708    tl/control_unit_inst/data1[29]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   306.011 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.817   307.827    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X39Y63         LUT6 (Prop_lut6_I3_O)        0.124   307.951 r  tl/datapath_inst/instruction_register/r_reg_reg[6][29]_LDC_i_2/O
                         net (fo=2, routed)           0.533   308.484    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_1
    SLICE_X39Y64         LDCE (SetClr_ldce_CLR_Q)     0.885   309.369 f  tl/datapath_inst/core_register/r_reg_reg[6][29]_LDC/Q
                         net (fo=1, routed)           0.807   310.176    tl/datapath_inst/core_register_n_66
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.124   310.300 r  tl/datapath_inst/r_reg[6][29]_C_i_1/O
                         net (fo=3, routed)           1.101   311.401    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_2
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124   311.525 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16/O
                         net (fo=2, routed)           1.468   312.993    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124   313.117 r  tl/datapath_inst/core_register/i__carry__6_i_9/O
                         net (fo=2, routed)           0.859   313.976    tl/control_unit_inst/_inferred__1/i__carry__6_0
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.152   314.128 r  tl/control_unit_inst/i__carry__6_i_2/O
                         net (fo=1, routed)           0.000   314.128    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498   314.626 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.817   315.442    tl/control_unit_inst/data1[30]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.302   315.744 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          2.739   318.484    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124   318.608 r  tl/datapath_inst/instruction_register/r_reg_reg[6][30]_LDC_i_2/O
                         net (fo=2, routed)           0.541   319.149    tl/datapath_inst/core_register/r_reg_reg[6][30]_C_1
    SLICE_X39Y66         LDCE (SetClr_ldce_CLR_Q)     0.885   320.034 f  tl/datapath_inst/core_register/r_reg_reg[6][30]_LDC/Q
                         net (fo=1, routed)           0.593   320.627    tl/datapath_inst/core_register_n_65
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.124   320.751 r  tl/datapath_inst/r_reg[6][30]_C_i_1/O
                         net (fo=3, routed)           0.000   320.751    tl/datapath_inst/core_register/r_reg_reg[6][30]_C_2
    SLICE_X40Y66         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[6][30]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[7][30]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        320.356ns  (logic 86.899ns (27.126%)  route 233.457ns (72.874%))
  Logic Levels:           293  (CARRY4=67 IBUF=1 LDCE=33 LUT2=4 LUT3=59 LUT4=2 LUT5=58 LUT6=69)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_n_IBUF_inst/O
                         net (fo=515, routed)        13.590    15.079    tl/datapath_inst/instruction_register/rst_n_IBUF
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.203 r  tl/datapath_inst/instruction_register/r_reg_reg[4][3]_LDC_i_2/O
                         net (fo=2, routed)           0.399    15.602    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_1
    SLICE_X39Y30         LDCE (SetClr_ldce_CLR_Q)     0.885    16.487 f  tl/datapath_inst/core_register/r_reg_reg[4][3]_LDC/Q
                         net (fo=1, routed)           0.798    17.286    tl/datapath_inst/core_register_n_156
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.410 r  tl/datapath_inst/r_reg[4][3]_C_i_1/O
                         net (fo=3, routed)           0.934    18.343    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_2
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20/O
                         net (fo=2, routed)           1.412    19.879    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20_n_0
    SLICE_X34Y41         LUT5 (Prop_lut5_I2_O)        0.124    20.003 r  tl/datapath_inst/core_register/i__carry_i_15/O
                         net (fo=1, routed)           0.000    20.003    tl/datapath_inst/core_register/i__carry_i_15_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.258 r  tl/datapath_inst/core_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.655    20.913    tl/control_unit_inst/data0[3]
    SLICE_X35Y41         LUT3 (Prop_lut3_I2_O)        0.307    21.220 r  tl/control_unit_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.220    tl/datapath_inst/alu_inst/S[3]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.621 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.621    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.934 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303    22.237    tl/control_unit_inst/data1[7]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.306    22.543 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_6/O
                         net (fo=16, routed)          2.337    24.881    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.005 r  tl/datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_2/O
                         net (fo=2, routed)           0.625    25.630    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_1
    SLICE_X32Y28         LDCE (SetClr_ldce_CLR_Q)     0.898    26.528 f  tl/datapath_inst/core_register/r_reg_reg[3][7]_LDC/Q
                         net (fo=1, routed)           0.761    27.289    tl/datapath_inst/core_register_n_184
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.124    27.413 f  tl/datapath_inst/r_reg[3][7]_C_i_1/O
                         net (fo=3, routed)           1.017    28.430    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_2
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    28.554 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14/O
                         net (fo=2, routed)           1.191    29.745    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.869 f  tl/datapath_inst/core_register/i__carry__0_i_9/O
                         net (fo=2, routed)           0.801    30.671    tl/control_unit_inst/_inferred__1/i__carry__0_2
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.124    30.795 r  tl/control_unit_inst/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.795    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.196 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.196    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.509 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.303    31.812    tl/control_unit_inst/data1[11]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.306    32.118 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_6/O
                         net (fo=16, routed)          1.582    33.700    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.124    33.824 r  tl/datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_2/O
                         net (fo=2, routed)           0.677    34.501    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_1
    SLICE_X37Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    35.386 f  tl/datapath_inst/core_register/r_reg_reg[2][11]_LDC/Q
                         net (fo=1, routed)           0.797    36.183    tl/datapath_inst/core_register_n_212
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124    36.307 f  tl/datapath_inst/r_reg[2][11]_C_i_1/O
                         net (fo=3, routed)           0.903    37.210    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    37.334 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14/O
                         net (fo=2, routed)           1.264    38.598    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I0_O)        0.124    38.722 f  tl/datapath_inst/core_register/i__carry__1_i_9/O
                         net (fo=2, routed)           0.820    39.542    tl/control_unit_inst/_inferred__1/i__carry__1_2
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.124    39.666 r  tl/control_unit_inst/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    39.666    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.067 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.067    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.380 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.323    40.703    tl/control_unit_inst/data1[15]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.306    41.009 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_6/O
                         net (fo=16, routed)          1.805    42.813    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.937 r  tl/datapath_inst/instruction_register/r_reg_reg[6][15]_LDC_i_2/O
                         net (fo=2, routed)           0.809    43.746    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_1
    SLICE_X22Y38         LDCE (SetClr_ldce_CLR_Q)     0.885    44.631 f  tl/datapath_inst/core_register/r_reg_reg[6][15]_LDC/Q
                         net (fo=1, routed)           0.426    45.057    tl/datapath_inst/core_register_n_80
    SLICE_X22Y39         LUT3 (Prop_lut3_I1_O)        0.124    45.181 f  tl/datapath_inst/r_reg[6][15]_C_i_1/O
                         net (fo=3, routed)           0.432    45.612    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_2
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.124    45.736 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15/O
                         net (fo=2, routed)           1.297    47.033    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124    47.157 f  tl/datapath_inst/core_register/i__carry__2_i_9/O
                         net (fo=2, routed)           0.803    47.960    tl/control_unit_inst/_inferred__1/i__carry__2_2
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    48.084 r  tl/control_unit_inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    48.084    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.485 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.485    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.798 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.669    49.467    tl/control_unit_inst/data1[19]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.306    49.773 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_6/O
                         net (fo=16, routed)          1.763    51.536    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    51.660 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2/O
                         net (fo=2, routed)           0.532    52.192    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898    53.090 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.261    53.351    tl/datapath_inst/core_register_n_108
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.124    53.475 f  tl/datapath_inst/r_reg[5][19]_C_i_1/O
                         net (fo=3, routed)           1.147    54.622    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124    54.746 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15/O
                         net (fo=2, routed)           0.955    55.701    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124    55.825 f  tl/datapath_inst/core_register/i__carry__3_i_9/O
                         net (fo=2, routed)           0.817    56.642    tl/control_unit_inst/_inferred__1/i__carry__3_2
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124    56.766 r  tl/control_unit_inst/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    56.766    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.167 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    57.167    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.480 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.417    57.897    tl/control_unit_inst/data1[23]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.306    58.203 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_6/O
                         net (fo=16, routed)          2.139    60.342    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    60.466 r  tl/datapath_inst/instruction_register/r_reg_reg[7][23]_LDC_i_2/O
                         net (fo=2, routed)           0.673    61.139    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_1
    SLICE_X31Y65         LDCE (SetClr_ldce_CLR_Q)     0.885    62.024 f  tl/datapath_inst/core_register/r_reg_reg[7][23]_LDC/Q
                         net (fo=1, routed)           0.402    62.427    tl/datapath_inst/core_register_n_40
    SLICE_X31Y64         LUT3 (Prop_lut3_I1_O)        0.124    62.551 f  tl/datapath_inst/r_reg[7][23]_C_i_1/O
                         net (fo=3, routed)           1.299    63.850    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_2
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    63.974 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15/O
                         net (fo=2, routed)           0.971    64.944    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I2_O)        0.124    65.068 f  tl/datapath_inst/core_register/i__carry__4_i_9/O
                         net (fo=2, routed)           0.803    65.871    tl/control_unit_inst/_inferred__1/i__carry__4_2
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.124    65.995 r  tl/control_unit_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    65.995    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.396 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.396    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.709 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           1.022    67.731    tl/control_unit_inst/data1[27]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.306    68.037 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_6/O
                         net (fo=16, routed)          1.345    69.382    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    69.506 r  tl/datapath_inst/instruction_register/r_reg_reg[3][27]_LDC_i_2/O
                         net (fo=2, routed)           0.717    70.222    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_1
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    71.107 f  tl/datapath_inst/core_register/r_reg_reg[3][27]_LDC/Q
                         net (fo=1, routed)           0.968    72.076    tl/datapath_inst/core_register_n_164
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    72.200 f  tl/datapath_inst/r_reg[3][27]_C_i_1/O
                         net (fo=3, routed)           0.820    73.020    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_2
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124    73.144 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14/O
                         net (fo=2, routed)           0.834    73.977    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    74.101 f  tl/datapath_inst/core_register/i__carry__5_i_9/O
                         net (fo=2, routed)           0.730    74.831    tl/control_unit_inst/_inferred__1/i__carry__5_2
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.124    74.955 r  tl/control_unit_inst/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    74.955    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.356 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.356    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    75.669 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.802    76.472    tl/control_unit_inst/data1[31]
    SLICE_X35Y50         LUT5 (Prop_lut5_I0_O)        0.306    76.778 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_6/O
                         net (fo=16, routed)          1.636    78.414    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X36Y63         LUT6 (Prop_lut6_I5_O)        0.124    78.538 r  tl/datapath_inst/instruction_register/r_reg_reg[5][31]_LDC_i_2/O
                         net (fo=2, routed)           0.542    79.079    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_1
    SLICE_X36Y63         LDCE (SetClr_ldce_CLR_Q)     0.885    79.964 f  tl/datapath_inst/core_register/r_reg_reg[5][31]_LDC/Q
                         net (fo=1, routed)           0.502    80.466    tl/datapath_inst/core_register_n_96
    SLICE_X36Y63         LUT3 (Prop_lut3_I1_O)        0.124    80.590 r  tl/datapath_inst/r_reg[5][31]_C_i_1/O
                         net (fo=3, routed)           1.227    81.817    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    81.941 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20/O
                         net (fo=2, routed)           1.265    83.206    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    83.330 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.000    83.330    tl/datapath_inst/core_register/i__carry__6_i_21_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.706 r  tl/datapath_inst/core_register/i__carry__6_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.706    tl/datapath_inst/core_register/i__carry__6_i_12_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    83.960 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.460    85.420    tl/control_unit_inst/data0[32]
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.367    85.787 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.637    86.424    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X37Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    87.309 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           0.882    88.191    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.124    88.315 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.315    tl/datapath_inst/alu_inst/S[0]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.562 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.652    89.215    tl/control_unit_inst/data1[0]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.299    89.514 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          1.969    91.483    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124    91.607 r  tl/datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_2/O
                         net (fo=2, routed)           0.403    92.010    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_1
    SLICE_X36Y26         LDCE (SetClr_ldce_CLR_Q)     0.885    92.895 f  tl/datapath_inst/core_register/r_reg_reg[7][0]_LDC/Q
                         net (fo=1, routed)           0.670    93.565    tl/datapath_inst/core_register_n_63
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    93.689 r  tl/datapath_inst/r_reg[7][0]_C_i_1/O
                         net (fo=3, routed)           1.046    94.735    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.124    94.859 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26/O
                         net (fo=1, routed)           1.362    96.221    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124    96.345 r  tl/datapath_inst/core_register/i__carry_i_14/O
                         net (fo=3, routed)           0.659    97.005    tl/datapath_inst/instruction_register/DI[0]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124    97.129 r  tl/datapath_inst/instruction_register/i__carry_i_18/O
                         net (fo=1, routed)           0.000    97.129    tl/datapath_inst/core_register/S[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    97.381 r  tl/datapath_inst/core_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.316    97.697    tl/control_unit_inst/data0[0]
    SLICE_X33Y41         LUT4 (Prop_lut4_I3_O)        0.295    97.992 r  tl/control_unit_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.550    98.542    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    99.140 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.638    99.778    tl/control_unit_inst/data1[1]
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.303   100.081 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          1.782   101.863    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124   101.987 r  tl/datapath_inst/instruction_register/r_reg_reg[5][1]_LDC_i_2/O
                         net (fo=2, routed)           0.753   102.740    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_1
    SLICE_X43Y27         LDCE (SetClr_ldce_CLR_Q)     0.885   103.625 f  tl/datapath_inst/core_register/r_reg_reg[5][1]_LDC/Q
                         net (fo=1, routed)           0.498   104.123    tl/datapath_inst/core_register_n_126
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.124   104.247 r  tl/datapath_inst/r_reg[5][1]_C_i_1/O
                         net (fo=3, routed)           0.938   105.185    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_2
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.124   105.309 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24/O
                         net (fo=1, routed)           1.210   106.519    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124   106.643 r  tl/datapath_inst/core_register/i__carry_i_13/O
                         net (fo=4, routed)           1.046   107.688    tl/datapath_inst/instruction_register/DI[1]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   107.812 r  tl/datapath_inst/instruction_register/i__carry_i_17/O
                         net (fo=1, routed)           0.000   107.812    tl/datapath_inst/core_register/S[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.042 r  tl/datapath_inst/core_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.843   108.886    tl/control_unit_inst/data0[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I2_O)        0.306   109.192 r  tl/control_unit_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000   109.192    tl/datapath_inst/alu_inst/S[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   109.772 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.827   110.599    tl/control_unit_inst/data1[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.302   110.901 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          1.539   112.440    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   112.564 r  tl/datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_2/O
                         net (fo=2, routed)           0.403   112.967    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_1
    SLICE_X36Y34         LDCE (SetClr_ldce_CLR_Q)     0.885   113.852 f  tl/datapath_inst/core_register/r_reg_reg[2][2]_LDC/Q
                         net (fo=1, routed)           0.670   114.522    tl/datapath_inst/core_register_n_221
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124   114.646 r  tl/datapath_inst/r_reg[2][2]_C_i_1/O
                         net (fo=3, routed)           0.979   115.625    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_2
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124   115.749 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21/O
                         net (fo=1, routed)           1.103   116.852    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124   116.976 r  tl/datapath_inst/core_register/i__carry_i_12/O
                         net (fo=4, routed)           1.006   117.982    tl/datapath_inst/instruction_register/DI[2]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   118.106 r  tl/datapath_inst/instruction_register/i__carry_i_16/O
                         net (fo=1, routed)           0.000   118.106    tl/datapath_inst/core_register/S[2]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   118.486 r  tl/datapath_inst/core_register/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.486    tl/datapath_inst/core_register/i__carry_i_10_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   118.705 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.701   119.406    tl/control_unit_inst/data0[4]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.295   119.701 r  tl/control_unit_inst/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   119.701    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   119.948 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.760   120.708    tl/control_unit_inst/data1[4]
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.299   121.007 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          1.902   122.908    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124   123.032 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2/O
                         net (fo=2, routed)           0.487   123.519    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X26Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   124.404 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.723   125.127    tl/datapath_inst/core_register_n_187
    SLICE_X26Y27         LUT3 (Prop_lut3_I1_O)        0.124   125.251 r  tl/datapath_inst/r_reg[3][4]_C_i_1/O
                         net (fo=3, routed)           1.163   126.413    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X27Y36         LUT6 (Prop_lut6_I0_O)        0.124   126.537 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20/O
                         net (fo=2, routed)           1.320   127.857    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.124   127.981 r  tl/datapath_inst/core_register/i__carry__0_i_12/O
                         net (fo=2, routed)           0.942   128.923    tl/control_unit_inst/_inferred__1/i__carry__0
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.152   129.075 r  tl/control_unit_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   129.075    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   129.439 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.860   130.299    tl/control_unit_inst/data1[5]
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.303   130.602 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          1.887   132.489    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124   132.613 r  tl/datapath_inst/instruction_register/r_reg_reg[6][5]_LDC_i_2/O
                         net (fo=2, routed)           0.528   133.140    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_1
    SLICE_X31Y28         LDCE (SetClr_ldce_CLR_Q)     0.885   134.025 f  tl/datapath_inst/core_register/r_reg_reg[6][5]_LDC/Q
                         net (fo=1, routed)           0.760   134.785    tl/datapath_inst/core_register_n_90
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124   134.909 r  tl/datapath_inst/r_reg[6][5]_C_i_1/O
                         net (fo=3, routed)           0.977   135.886    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_2
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124   136.010 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19/O
                         net (fo=2, routed)           1.277   137.287    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   137.411 r  tl/datapath_inst/core_register/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000   137.411    tl/datapath_inst/core_register/i__carry__0_i_24_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   137.989 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           0.423   138.412    tl/control_unit_inst/data0[6]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.301   138.713 r  tl/control_unit_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   138.713    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[2]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   138.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.646   139.607    tl/control_unit_inst/data1[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.302   139.909 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          1.287   141.195    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X29Y31         LUT6 (Prop_lut6_I3_O)        0.124   141.319 r  tl/datapath_inst/instruction_register/r_reg_reg[6][6]_LDC_i_2/O
                         net (fo=2, routed)           0.639   141.959    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_1
    SLICE_X28Y31         LDCE (SetClr_ldce_CLR_Q)     0.898   142.857 f  tl/datapath_inst/core_register/r_reg_reg[6][6]_LDC/Q
                         net (fo=1, routed)           0.519   143.376    tl/datapath_inst/core_register_n_89
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124   143.500 r  tl/datapath_inst/r_reg[6][6]_C_i_1/O
                         net (fo=3, routed)           1.154   144.654    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124   144.778 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17/O
                         net (fo=2, routed)           1.230   146.008    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   146.132 r  tl/datapath_inst/core_register/i__carry__0_i_23/O
                         net (fo=1, routed)           0.000   146.132    tl/datapath_inst/core_register/i__carry__0_i_23_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   146.512 r  tl/datapath_inst/core_register/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000   146.512    tl/datapath_inst/core_register/i__carry__0_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.731 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.873   147.604    tl/control_unit_inst/data0[8]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.295   147.899 r  tl/control_unit_inst/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   147.899    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   148.146 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.870   149.016    tl/control_unit_inst/data1[8]
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.299   149.315 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          1.364   150.679    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124   150.803 r  tl/datapath_inst/instruction_register/r_reg_reg[2][8]_LDC_i_2/O
                         net (fo=2, routed)           1.162   151.965    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_1
    SLICE_X41Y37         LDCE (SetClr_ldce_CLR_Q)     0.885   152.850 f  tl/datapath_inst/core_register/r_reg_reg[2][8]_LDC/Q
                         net (fo=1, routed)           0.948   153.798    tl/datapath_inst/core_register_n_215
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124   153.922 r  tl/datapath_inst/r_reg[2][8]_C_i_1/O
                         net (fo=3, routed)           0.965   154.887    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_2
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124   155.011 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20/O
                         net (fo=2, routed)           1.551   156.562    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124   156.686 r  tl/datapath_inst/core_register/i__carry__1_i_12/O
                         net (fo=2, routed)           0.783   157.469    tl/control_unit_inst/_inferred__1/i__carry__1
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.150   157.619 r  tl/control_unit_inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000   157.619    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   157.983 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820   158.803    tl/control_unit_inst/data1[9]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.303   159.106 f  tl/control_unit_inst/r_reg_reg[1][9]_LDC_i_3/O
                         net (fo=16, routed)          2.378   161.484    tl/datapath_inst/instruction_register/r_rgf[9]
    SLICE_X42Y25         LUT6 (Prop_lut6_I5_O)        0.124   161.607 r  tl/datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_2/O
                         net (fo=2, routed)           0.677   162.284    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_1
    SLICE_X42Y25         LDCE (SetClr_ldce_CLR_Q)     0.898   163.182 f  tl/datapath_inst/core_register/r_reg_reg[5][9]_LDC/Q
                         net (fo=1, routed)           0.796   163.978    tl/datapath_inst/core_register_n_118
    SLICE_X42Y25         LUT3 (Prop_lut3_I1_O)        0.124   164.102 r  tl/datapath_inst/r_reg[5][9]_C_i_1/O
                         net (fo=3, routed)           1.244   165.347    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_2
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.124   165.471 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19/O
                         net (fo=2, routed)           1.569   167.040    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   167.164 r  tl/datapath_inst/core_register/i__carry__1_i_24/O
                         net (fo=1, routed)           0.000   167.164    tl/datapath_inst/core_register/i__carry__1_i_24_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   167.742 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[2]
                         net (fo=2, routed)           0.417   168.159    tl/control_unit_inst/data0[10]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.301   168.460 r  tl/control_unit_inst/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000   168.460    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[2]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   168.708 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.586   169.294    tl/control_unit_inst/data1[10]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.302   169.596 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          1.846   171.442    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.124   171.566 r  tl/datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_2/O
                         net (fo=2, routed)           0.789   172.355    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_1
    SLICE_X40Y25         LDCE (SetClr_ldce_CLR_Q)     0.885   173.240 f  tl/datapath_inst/core_register/r_reg_reg[7][10]_LDC/Q
                         net (fo=1, routed)           0.510   173.749    tl/datapath_inst/core_register_n_53
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124   173.873 r  tl/datapath_inst/r_reg[7][10]_C_i_1/O
                         net (fo=3, routed)           1.410   175.283    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_2
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124   175.407 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17/O
                         net (fo=2, routed)           0.695   176.101    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   176.225 r  tl/datapath_inst/core_register/i__carry__1_i_23/O
                         net (fo=1, routed)           0.000   176.225    tl/datapath_inst/core_register/i__carry__1_i_23_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   176.605 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   176.605    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   176.824 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.641   177.465    tl/control_unit_inst/data0[12]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.295   177.760 r  tl/control_unit_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   177.760    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   178.007 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.832   178.840    tl/control_unit_inst/data1[12]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.299   179.139 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          1.390   180.529    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X23Y44         LUT6 (Prop_lut6_I4_O)        0.124   180.653 r  tl/datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_2/O
                         net (fo=2, routed)           0.401   181.054    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_1
    SLICE_X22Y44         LDCE (SetClr_ldce_CLR_Q)     0.885   181.939 f  tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC/Q
                         net (fo=1, routed)           0.670   182.609    tl/datapath_inst/core_register_n_19
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.124   182.733 r  tl/datapath_inst/r_reg[1][12]_C_i_1/O
                         net (fo=3, routed)           1.000   183.732    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_2
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.124   183.856 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20/O
                         net (fo=2, routed)           1.463   185.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I0_O)        0.124   185.443 r  tl/datapath_inst/core_register/i__carry__2_i_25/O
                         net (fo=1, routed)           0.000   185.443    tl/datapath_inst/core_register/i__carry__2_i_25_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   185.870 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.593   186.463    tl/control_unit_inst/data0[13]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.306   186.769 r  tl/control_unit_inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   186.769    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   186.996 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.948   187.945    tl/control_unit_inst/data1[13]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.303   188.248 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          1.746   189.994    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124   190.118 r  tl/datapath_inst/instruction_register/r_reg_reg[7][13]_LDC_i_2/O
                         net (fo=2, routed)           0.501   190.619    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_1
    SLICE_X31Y33         LDCE (SetClr_ldce_CLR_Q)     0.885   191.504 f  tl/datapath_inst/core_register/r_reg_reg[7][13]_LDC/Q
                         net (fo=1, routed)           0.635   192.140    tl/datapath_inst/core_register_n_50
    SLICE_X31Y34         LUT3 (Prop_lut3_I1_O)        0.124   192.264 r  tl/datapath_inst/r_reg[7][13]_C_i_1/O
                         net (fo=3, routed)           0.945   193.208    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124   193.332 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19/O
                         net (fo=2, routed)           0.772   194.104    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   194.228 r  tl/datapath_inst/core_register/i__carry__2_i_24/O
                         net (fo=1, routed)           0.000   194.228    tl/datapath_inst/core_register/i__carry__2_i_24_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   194.806 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.423   195.229    tl/control_unit_inst/data0[14]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.301   195.530 r  tl/control_unit_inst/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   195.530    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   195.778 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.449   196.227    tl/control_unit_inst/data1[14]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.302   196.529 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          1.569   198.097    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.124   198.221 r  tl/datapath_inst/instruction_register/r_reg_reg[7][14]_LDC_i_2/O
                         net (fo=2, routed)           0.639   198.861    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_1
    SLICE_X24Y36         LDCE (SetClr_ldce_CLR_Q)     0.898   199.759 f  tl/datapath_inst/core_register/r_reg_reg[7][14]_LDC/Q
                         net (fo=1, routed)           0.519   200.278    tl/datapath_inst/core_register_n_49
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124   200.402 r  tl/datapath_inst/r_reg[7][14]_C_i_1/O
                         net (fo=3, routed)           1.016   201.418    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_2
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124   201.542 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17/O
                         net (fo=2, routed)           1.299   202.842    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   202.966 r  tl/datapath_inst/core_register/i__carry__2_i_23/O
                         net (fo=1, routed)           0.000   202.966    tl/datapath_inst/core_register/i__carry__2_i_23_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   203.346 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   203.346    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.565 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.701   204.266    tl/control_unit_inst/data0[16]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.295   204.561 r  tl/control_unit_inst/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   204.561    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   204.808 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.392   205.200    tl/control_unit_inst/data1[16]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.299   205.499 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          2.731   208.230    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X27Y60         LUT6 (Prop_lut6_I5_O)        0.124   208.354 r  tl/datapath_inst/instruction_register/r_reg_reg[5][16]_LDC_i_2/O
                         net (fo=2, routed)           0.488   208.842    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_1
    SLICE_X27Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   209.727 f  tl/datapath_inst/core_register/r_reg_reg[5][16]_LDC/Q
                         net (fo=1, routed)           0.493   210.221    tl/datapath_inst/core_register_n_111
    SLICE_X27Y62         LUT3 (Prop_lut3_I1_O)        0.124   210.345 r  tl/datapath_inst/r_reg[5][16]_C_i_1/O
                         net (fo=3, routed)           1.530   211.875    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_2
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.124   211.999 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21/O
                         net (fo=2, routed)           1.272   213.271    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   213.395 r  tl/datapath_inst/core_register/i__carry__3_i_25/O
                         net (fo=1, routed)           0.000   213.395    tl/datapath_inst/core_register/i__carry__3_i_25_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   213.822 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.587   214.409    tl/control_unit_inst/data0[17]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.306   214.715 r  tl/control_unit_inst/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   214.715    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   214.942 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.956   215.898    tl/control_unit_inst/data1[17]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.303   216.201 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          1.358   217.559    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X28Y54         LUT6 (Prop_lut6_I5_O)        0.124   217.683 r  tl/datapath_inst/instruction_register/r_reg_reg[3][17]_LDC_i_2/O
                         net (fo=2, routed)           0.782   218.465    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_1
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   219.363 f  tl/datapath_inst/core_register/r_reg_reg[3][17]_LDC/Q
                         net (fo=1, routed)           0.859   220.222    tl/datapath_inst/core_register_n_174
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.124   220.346 r  tl/datapath_inst/r_reg[3][17]_C_i_1/O
                         net (fo=3, routed)           0.811   221.157    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_2
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124   221.281 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18/O
                         net (fo=2, routed)           1.472   222.753    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.124   222.877 r  tl/datapath_inst/core_register/i__carry__3_i_24/O
                         net (fo=1, routed)           0.000   222.877    tl/datapath_inst/core_register/i__carry__3_i_24_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   223.455 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           0.590   224.045    tl/control_unit_inst/data0[18]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.301   224.346 r  tl/control_unit_inst/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   224.346    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   224.594 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.740   225.334    tl/control_unit_inst/data1[18]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.302   225.636 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.126   228.762    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X27Y65         LUT6 (Prop_lut6_I3_O)        0.124   228.886 r  tl/datapath_inst/instruction_register/r_reg_reg[6][18]_LDC_i_2/O
                         net (fo=2, routed)           0.533   229.419    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_1
    SLICE_X27Y66         LDCE (SetClr_ldce_CLR_Q)     0.885   230.304 f  tl/datapath_inst/core_register/r_reg_reg[6][18]_LDC/Q
                         net (fo=1, routed)           0.493   230.797    tl/datapath_inst/core_register_n_77
    SLICE_X27Y66         LUT3 (Prop_lut3_I1_O)        0.124   230.921 r  tl/datapath_inst/r_reg[6][18]_C_i_1/O
                         net (fo=3, routed)           1.364   232.285    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_2
    SLICE_X23Y51         LUT6 (Prop_lut6_I1_O)        0.124   232.409 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17/O
                         net (fo=2, routed)           1.422   233.831    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   233.955 r  tl/datapath_inst/core_register/i__carry__3_i_23/O
                         net (fo=1, routed)           0.000   233.955    tl/datapath_inst/core_register/i__carry__3_i_23_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   234.335 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   234.335    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   234.554 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.873   235.427    tl/control_unit_inst/data0[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.295   235.722 r  tl/control_unit_inst/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   235.722    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   235.969 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.889   236.858    tl/control_unit_inst/data1[20]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.299   237.157 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          2.228   239.385    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X24Y51         LUT6 (Prop_lut6_I3_O)        0.124   239.509 r  tl/datapath_inst/instruction_register/r_reg_reg[2][20]_LDC_i_2/O
                         net (fo=2, routed)           0.623   240.132    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_1
    SLICE_X24Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   241.030 f  tl/datapath_inst/core_register/r_reg_reg[2][20]_LDC/Q
                         net (fo=1, routed)           0.796   241.826    tl/datapath_inst/core_register_n_203
    SLICE_X24Y51         LUT3 (Prop_lut3_I1_O)        0.124   241.950 r  tl/datapath_inst/r_reg[2][20]_C_i_1/O
                         net (fo=3, routed)           0.483   242.433    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_2
    SLICE_X25Y52         LUT6 (Prop_lut6_I1_O)        0.124   242.557 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20/O
                         net (fo=2, routed)           1.762   244.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   244.443 r  tl/datapath_inst/core_register/i__carry__4_i_25/O
                         net (fo=1, routed)           0.000   244.443    tl/datapath_inst/core_register/i__carry__4_i_25_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   244.870 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.587   245.457    tl/control_unit_inst/data0[21]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.306   245.763 r  tl/control_unit_inst/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   245.763    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   245.990 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.948   246.939    tl/control_unit_inst/data1[21]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.303   247.242 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          2.369   249.611    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I3_O)        0.124   249.735 r  tl/datapath_inst/instruction_register/r_reg_reg[2][21]_LDC_i_2/O
                         net (fo=2, routed)           0.662   250.397    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_1
    SLICE_X30Y63         LDCE (SetClr_ldce_CLR_Q)     0.898   251.295 f  tl/datapath_inst/core_register/r_reg_reg[2][21]_LDC/Q
                         net (fo=1, routed)           0.519   251.814    tl/datapath_inst/core_register_n_202
    SLICE_X30Y63         LUT3 (Prop_lut3_I1_O)        0.124   251.938 r  tl/datapath_inst/r_reg[2][21]_C_i_1/O
                         net (fo=3, routed)           1.029   252.967    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_2
    SLICE_X30Y58         LUT6 (Prop_lut6_I1_O)        0.124   253.091 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18/O
                         net (fo=2, routed)           1.539   254.630    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   254.754 r  tl/datapath_inst/core_register/i__carry__4_i_24/O
                         net (fo=1, routed)           0.000   254.754    tl/datapath_inst/core_register/i__carry__4_i_24_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   255.332 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.864   256.196    tl/control_unit_inst/data0[22]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.301   256.497 r  tl/control_unit_inst/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   256.497    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   256.745 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.646   257.391    tl/control_unit_inst/data1[22]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.302   257.693 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.300   259.992    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X29Y61         LUT6 (Prop_lut6_I2_O)        0.124   260.116 r  tl/datapath_inst/instruction_register/r_reg_reg[7][22]_LDC_i_2/O
                         net (fo=2, routed)           0.532   260.649    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_1
    SLICE_X29Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   261.534 f  tl/datapath_inst/core_register/r_reg_reg[7][22]_LDC/Q
                         net (fo=1, routed)           0.493   262.027    tl/datapath_inst/core_register_n_41
    SLICE_X29Y62         LUT3 (Prop_lut3_I1_O)        0.124   262.151 r  tl/datapath_inst/r_reg[7][22]_C_i_1/O
                         net (fo=3, routed)           0.990   263.141    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_2
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.124   263.265 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17/O
                         net (fo=2, routed)           1.343   264.607    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.124   264.731 r  tl/datapath_inst/core_register/i__carry__4_i_23/O
                         net (fo=1, routed)           0.000   264.731    tl/datapath_inst/core_register/i__carry__4_i_23_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   265.111 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   265.111    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   265.330 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.701   266.032    tl/control_unit_inst/data0[24]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.295   266.327 r  tl/control_unit_inst/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   266.327    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   266.574 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.392   266.966    tl/control_unit_inst/data1[24]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.299   267.265 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          1.675   268.940    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124   269.064 r  tl/datapath_inst/instruction_register/r_reg_reg[4][24]_LDC_i_2/O
                         net (fo=2, routed)           0.873   269.936    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_1
    SLICE_X41Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   270.821 f  tl/datapath_inst/core_register/r_reg_reg[4][24]_LDC/Q
                         net (fo=1, routed)           0.798   271.620    tl/datapath_inst/core_register_n_135
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.124   271.744 r  tl/datapath_inst/r_reg[4][24]_C_i_1/O
                         net (fo=3, routed)           0.848   272.592    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_2
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124   272.716 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21/O
                         net (fo=2, routed)           1.665   274.380    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I2_O)        0.124   274.504 r  tl/datapath_inst/core_register/i__carry__5_i_12/O
                         net (fo=2, routed)           1.020   275.524    tl/control_unit_inst/_inferred__1/i__carry__5
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.152   275.676 r  tl/control_unit_inst/i__carry__5_i_4/O
                         net (fo=1, routed)           0.000   275.676    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   276.040 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.812   276.852    tl/control_unit_inst/data1[25]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   277.155 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          1.712   278.867    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124   278.991 r  tl/datapath_inst/instruction_register/r_reg_reg[3][25]_LDC_i_2/O
                         net (fo=2, routed)           0.808   279.799    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_1
    SLICE_X38Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   280.697 f  tl/datapath_inst/core_register/r_reg_reg[3][25]_LDC/Q
                         net (fo=1, routed)           0.519   281.216    tl/datapath_inst/core_register_n_166
    SLICE_X38Y55         LUT3 (Prop_lut3_I1_O)        0.124   281.340 r  tl/datapath_inst/r_reg[3][25]_C_i_1/O
                         net (fo=3, routed)           0.810   282.151    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124   282.275 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18/O
                         net (fo=2, routed)           1.317   283.592    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I0_O)        0.124   283.716 r  tl/datapath_inst/core_register/i__carry__5_i_24/O
                         net (fo=1, routed)           0.000   283.716    tl/datapath_inst/core_register/i__carry__5_i_24_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   284.294 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           0.423   284.717    tl/control_unit_inst/data0[26]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.301   285.018 r  tl/control_unit_inst/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   285.018    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   285.266 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.819   286.085    tl/control_unit_inst/data1[26]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.302   286.387 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          2.142   288.530    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.124   288.654 r  tl/datapath_inst/instruction_register/r_reg_reg[7][26]_LDC_i_2/O
                         net (fo=2, routed)           0.919   289.573    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_1
    SLICE_X36Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   290.458 f  tl/datapath_inst/core_register/r_reg_reg[7][26]_LDC/Q
                         net (fo=1, routed)           0.510   290.968    tl/datapath_inst/core_register_n_37
    SLICE_X36Y65         LUT3 (Prop_lut3_I1_O)        0.124   291.092 r  tl/datapath_inst/r_reg[7][26]_C_i_1/O
                         net (fo=3, routed)           1.086   292.178    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_2
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.124   292.302 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17/O
                         net (fo=2, routed)           1.046   293.348    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I2_O)        0.124   293.472 r  tl/datapath_inst/core_register/i__carry__5_i_23/O
                         net (fo=1, routed)           0.000   293.472    tl/datapath_inst/core_register/i__carry__5_i_23_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   293.852 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   293.852    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   294.071 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[0]
                         net (fo=2, routed)           0.869   294.940    tl/control_unit_inst/data0[28]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.295   295.235 r  tl/control_unit_inst/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   295.235    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   295.482 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.296   295.778    tl/control_unit_inst/data1[28]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.299   296.077 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          2.339   298.415    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124   298.539 r  tl/datapath_inst/instruction_register/r_reg_reg[5][28]_LDC_i_2/O
                         net (fo=2, routed)           0.635   299.175    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_1
    SLICE_X40Y67         LDCE (SetClr_ldce_CLR_Q)     0.885   300.060 f  tl/datapath_inst/core_register/r_reg_reg[5][28]_LDC/Q
                         net (fo=1, routed)           0.586   300.646    tl/datapath_inst/core_register_n_99
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124   300.770 r  tl/datapath_inst/r_reg[5][28]_C_i_1/O
                         net (fo=3, routed)           0.875   301.645    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.124   301.769 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18/O
                         net (fo=2, routed)           1.617   303.385    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124   303.509 r  tl/datapath_inst/core_register/i__carry__6_i_24/O
                         net (fo=1, routed)           0.000   303.509    tl/datapath_inst/core_register/i__carry__6_i_24_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   303.936 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[1]
                         net (fo=2, routed)           0.593   304.530    tl/control_unit_inst/data0[29]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.306   304.836 r  tl/control_unit_inst/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   304.836    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   305.063 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.645   305.708    tl/control_unit_inst/data1[29]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   306.011 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.817   307.827    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X39Y63         LUT6 (Prop_lut6_I3_O)        0.124   307.951 r  tl/datapath_inst/instruction_register/r_reg_reg[6][29]_LDC_i_2/O
                         net (fo=2, routed)           0.533   308.484    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_1
    SLICE_X39Y64         LDCE (SetClr_ldce_CLR_Q)     0.885   309.369 f  tl/datapath_inst/core_register/r_reg_reg[6][29]_LDC/Q
                         net (fo=1, routed)           0.807   310.176    tl/datapath_inst/core_register_n_66
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.124   310.300 r  tl/datapath_inst/r_reg[6][29]_C_i_1/O
                         net (fo=3, routed)           1.101   311.401    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_2
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124   311.525 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16/O
                         net (fo=2, routed)           1.468   312.993    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124   313.117 r  tl/datapath_inst/core_register/i__carry__6_i_9/O
                         net (fo=2, routed)           0.859   313.976    tl/control_unit_inst/_inferred__1/i__carry__6_0
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.152   314.128 r  tl/control_unit_inst/i__carry__6_i_2/O
                         net (fo=1, routed)           0.000   314.128    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498   314.626 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.817   315.442    tl/control_unit_inst/data1[30]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.302   315.744 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          1.704   317.448    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X41Y62         LUT6 (Prop_lut6_I2_O)        0.124   317.572 r  tl/datapath_inst/instruction_register/r_reg_reg[7][30]_LDC_i_2/O
                         net (fo=2, routed)           0.397   317.969    tl/datapath_inst/core_register/r_reg_reg[7][30]_C_1
    SLICE_X41Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   318.854 f  tl/datapath_inst/core_register/r_reg_reg[7][30]_LDC/Q
                         net (fo=1, routed)           0.808   319.662    tl/datapath_inst/core_register_n_33
    SLICE_X41Y62         LUT3 (Prop_lut3_I1_O)        0.124   319.786 r  tl/datapath_inst/r_reg[7][30]_C_i_1/O
                         net (fo=3, routed)           0.570   320.356    tl/datapath_inst/core_register/r_reg_reg[7][30]_C_2
    SLICE_X41Y63         FDPE                                         r  tl/datapath_inst/core_register/r_reg_reg[7][30]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[7][30]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        320.221ns  (logic 86.899ns (27.137%)  route 233.322ns (72.863%))
  Logic Levels:           293  (CARRY4=67 IBUF=1 LDCE=33 LUT2=4 LUT3=59 LUT4=2 LUT5=58 LUT6=69)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_n_IBUF_inst/O
                         net (fo=515, routed)        13.590    15.079    tl/datapath_inst/instruction_register/rst_n_IBUF
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.203 r  tl/datapath_inst/instruction_register/r_reg_reg[4][3]_LDC_i_2/O
                         net (fo=2, routed)           0.399    15.602    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_1
    SLICE_X39Y30         LDCE (SetClr_ldce_CLR_Q)     0.885    16.487 f  tl/datapath_inst/core_register/r_reg_reg[4][3]_LDC/Q
                         net (fo=1, routed)           0.798    17.286    tl/datapath_inst/core_register_n_156
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.410 r  tl/datapath_inst/r_reg[4][3]_C_i_1/O
                         net (fo=3, routed)           0.934    18.343    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_2
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20/O
                         net (fo=2, routed)           1.412    19.879    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20_n_0
    SLICE_X34Y41         LUT5 (Prop_lut5_I2_O)        0.124    20.003 r  tl/datapath_inst/core_register/i__carry_i_15/O
                         net (fo=1, routed)           0.000    20.003    tl/datapath_inst/core_register/i__carry_i_15_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.258 r  tl/datapath_inst/core_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.655    20.913    tl/control_unit_inst/data0[3]
    SLICE_X35Y41         LUT3 (Prop_lut3_I2_O)        0.307    21.220 r  tl/control_unit_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.220    tl/datapath_inst/alu_inst/S[3]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.621 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.621    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.934 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303    22.237    tl/control_unit_inst/data1[7]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.306    22.543 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_6/O
                         net (fo=16, routed)          2.337    24.881    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.005 r  tl/datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_2/O
                         net (fo=2, routed)           0.625    25.630    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_1
    SLICE_X32Y28         LDCE (SetClr_ldce_CLR_Q)     0.898    26.528 f  tl/datapath_inst/core_register/r_reg_reg[3][7]_LDC/Q
                         net (fo=1, routed)           0.761    27.289    tl/datapath_inst/core_register_n_184
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.124    27.413 f  tl/datapath_inst/r_reg[3][7]_C_i_1/O
                         net (fo=3, routed)           1.017    28.430    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_2
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    28.554 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14/O
                         net (fo=2, routed)           1.191    29.745    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.869 f  tl/datapath_inst/core_register/i__carry__0_i_9/O
                         net (fo=2, routed)           0.801    30.671    tl/control_unit_inst/_inferred__1/i__carry__0_2
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.124    30.795 r  tl/control_unit_inst/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.795    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.196 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.196    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.509 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.303    31.812    tl/control_unit_inst/data1[11]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.306    32.118 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_6/O
                         net (fo=16, routed)          1.582    33.700    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.124    33.824 r  tl/datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_2/O
                         net (fo=2, routed)           0.677    34.501    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_1
    SLICE_X37Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    35.386 f  tl/datapath_inst/core_register/r_reg_reg[2][11]_LDC/Q
                         net (fo=1, routed)           0.797    36.183    tl/datapath_inst/core_register_n_212
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124    36.307 f  tl/datapath_inst/r_reg[2][11]_C_i_1/O
                         net (fo=3, routed)           0.903    37.210    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    37.334 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14/O
                         net (fo=2, routed)           1.264    38.598    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I0_O)        0.124    38.722 f  tl/datapath_inst/core_register/i__carry__1_i_9/O
                         net (fo=2, routed)           0.820    39.542    tl/control_unit_inst/_inferred__1/i__carry__1_2
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.124    39.666 r  tl/control_unit_inst/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    39.666    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.067 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.067    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.380 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.323    40.703    tl/control_unit_inst/data1[15]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.306    41.009 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_6/O
                         net (fo=16, routed)          1.805    42.813    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.937 r  tl/datapath_inst/instruction_register/r_reg_reg[6][15]_LDC_i_2/O
                         net (fo=2, routed)           0.809    43.746    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_1
    SLICE_X22Y38         LDCE (SetClr_ldce_CLR_Q)     0.885    44.631 f  tl/datapath_inst/core_register/r_reg_reg[6][15]_LDC/Q
                         net (fo=1, routed)           0.426    45.057    tl/datapath_inst/core_register_n_80
    SLICE_X22Y39         LUT3 (Prop_lut3_I1_O)        0.124    45.181 f  tl/datapath_inst/r_reg[6][15]_C_i_1/O
                         net (fo=3, routed)           0.432    45.612    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_2
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.124    45.736 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15/O
                         net (fo=2, routed)           1.297    47.033    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124    47.157 f  tl/datapath_inst/core_register/i__carry__2_i_9/O
                         net (fo=2, routed)           0.803    47.960    tl/control_unit_inst/_inferred__1/i__carry__2_2
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    48.084 r  tl/control_unit_inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    48.084    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.485 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.485    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.798 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.669    49.467    tl/control_unit_inst/data1[19]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.306    49.773 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_6/O
                         net (fo=16, routed)          1.763    51.536    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    51.660 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2/O
                         net (fo=2, routed)           0.532    52.192    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898    53.090 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.261    53.351    tl/datapath_inst/core_register_n_108
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.124    53.475 f  tl/datapath_inst/r_reg[5][19]_C_i_1/O
                         net (fo=3, routed)           1.147    54.622    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124    54.746 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15/O
                         net (fo=2, routed)           0.955    55.701    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124    55.825 f  tl/datapath_inst/core_register/i__carry__3_i_9/O
                         net (fo=2, routed)           0.817    56.642    tl/control_unit_inst/_inferred__1/i__carry__3_2
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124    56.766 r  tl/control_unit_inst/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    56.766    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.167 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    57.167    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.480 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.417    57.897    tl/control_unit_inst/data1[23]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.306    58.203 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_6/O
                         net (fo=16, routed)          2.139    60.342    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    60.466 r  tl/datapath_inst/instruction_register/r_reg_reg[7][23]_LDC_i_2/O
                         net (fo=2, routed)           0.673    61.139    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_1
    SLICE_X31Y65         LDCE (SetClr_ldce_CLR_Q)     0.885    62.024 f  tl/datapath_inst/core_register/r_reg_reg[7][23]_LDC/Q
                         net (fo=1, routed)           0.402    62.427    tl/datapath_inst/core_register_n_40
    SLICE_X31Y64         LUT3 (Prop_lut3_I1_O)        0.124    62.551 f  tl/datapath_inst/r_reg[7][23]_C_i_1/O
                         net (fo=3, routed)           1.299    63.850    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_2
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    63.974 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15/O
                         net (fo=2, routed)           0.971    64.944    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I2_O)        0.124    65.068 f  tl/datapath_inst/core_register/i__carry__4_i_9/O
                         net (fo=2, routed)           0.803    65.871    tl/control_unit_inst/_inferred__1/i__carry__4_2
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.124    65.995 r  tl/control_unit_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    65.995    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.396 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.396    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.709 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           1.022    67.731    tl/control_unit_inst/data1[27]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.306    68.037 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_6/O
                         net (fo=16, routed)          1.345    69.382    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    69.506 r  tl/datapath_inst/instruction_register/r_reg_reg[3][27]_LDC_i_2/O
                         net (fo=2, routed)           0.717    70.222    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_1
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    71.107 f  tl/datapath_inst/core_register/r_reg_reg[3][27]_LDC/Q
                         net (fo=1, routed)           0.968    72.076    tl/datapath_inst/core_register_n_164
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    72.200 f  tl/datapath_inst/r_reg[3][27]_C_i_1/O
                         net (fo=3, routed)           0.820    73.020    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_2
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124    73.144 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14/O
                         net (fo=2, routed)           0.834    73.977    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    74.101 f  tl/datapath_inst/core_register/i__carry__5_i_9/O
                         net (fo=2, routed)           0.730    74.831    tl/control_unit_inst/_inferred__1/i__carry__5_2
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.124    74.955 r  tl/control_unit_inst/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    74.955    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.356 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.356    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    75.669 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.802    76.472    tl/control_unit_inst/data1[31]
    SLICE_X35Y50         LUT5 (Prop_lut5_I0_O)        0.306    76.778 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_6/O
                         net (fo=16, routed)          1.636    78.414    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X36Y63         LUT6 (Prop_lut6_I5_O)        0.124    78.538 r  tl/datapath_inst/instruction_register/r_reg_reg[5][31]_LDC_i_2/O
                         net (fo=2, routed)           0.542    79.079    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_1
    SLICE_X36Y63         LDCE (SetClr_ldce_CLR_Q)     0.885    79.964 f  tl/datapath_inst/core_register/r_reg_reg[5][31]_LDC/Q
                         net (fo=1, routed)           0.502    80.466    tl/datapath_inst/core_register_n_96
    SLICE_X36Y63         LUT3 (Prop_lut3_I1_O)        0.124    80.590 r  tl/datapath_inst/r_reg[5][31]_C_i_1/O
                         net (fo=3, routed)           1.227    81.817    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    81.941 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20/O
                         net (fo=2, routed)           1.265    83.206    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    83.330 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.000    83.330    tl/datapath_inst/core_register/i__carry__6_i_21_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.706 r  tl/datapath_inst/core_register/i__carry__6_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.706    tl/datapath_inst/core_register/i__carry__6_i_12_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    83.960 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.460    85.420    tl/control_unit_inst/data0[32]
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.367    85.787 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.637    86.424    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X37Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    87.309 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           0.882    88.191    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.124    88.315 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.315    tl/datapath_inst/alu_inst/S[0]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.562 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.652    89.215    tl/control_unit_inst/data1[0]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.299    89.514 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          1.969    91.483    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124    91.607 r  tl/datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_2/O
                         net (fo=2, routed)           0.403    92.010    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_1
    SLICE_X36Y26         LDCE (SetClr_ldce_CLR_Q)     0.885    92.895 f  tl/datapath_inst/core_register/r_reg_reg[7][0]_LDC/Q
                         net (fo=1, routed)           0.670    93.565    tl/datapath_inst/core_register_n_63
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    93.689 r  tl/datapath_inst/r_reg[7][0]_C_i_1/O
                         net (fo=3, routed)           1.046    94.735    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.124    94.859 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26/O
                         net (fo=1, routed)           1.362    96.221    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124    96.345 r  tl/datapath_inst/core_register/i__carry_i_14/O
                         net (fo=3, routed)           0.659    97.005    tl/datapath_inst/instruction_register/DI[0]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124    97.129 r  tl/datapath_inst/instruction_register/i__carry_i_18/O
                         net (fo=1, routed)           0.000    97.129    tl/datapath_inst/core_register/S[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    97.381 r  tl/datapath_inst/core_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.316    97.697    tl/control_unit_inst/data0[0]
    SLICE_X33Y41         LUT4 (Prop_lut4_I3_O)        0.295    97.992 r  tl/control_unit_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.550    98.542    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    99.140 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.638    99.778    tl/control_unit_inst/data1[1]
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.303   100.081 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          1.782   101.863    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124   101.987 r  tl/datapath_inst/instruction_register/r_reg_reg[5][1]_LDC_i_2/O
                         net (fo=2, routed)           0.753   102.740    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_1
    SLICE_X43Y27         LDCE (SetClr_ldce_CLR_Q)     0.885   103.625 f  tl/datapath_inst/core_register/r_reg_reg[5][1]_LDC/Q
                         net (fo=1, routed)           0.498   104.123    tl/datapath_inst/core_register_n_126
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.124   104.247 r  tl/datapath_inst/r_reg[5][1]_C_i_1/O
                         net (fo=3, routed)           0.938   105.185    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_2
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.124   105.309 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24/O
                         net (fo=1, routed)           1.210   106.519    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124   106.643 r  tl/datapath_inst/core_register/i__carry_i_13/O
                         net (fo=4, routed)           1.046   107.688    tl/datapath_inst/instruction_register/DI[1]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   107.812 r  tl/datapath_inst/instruction_register/i__carry_i_17/O
                         net (fo=1, routed)           0.000   107.812    tl/datapath_inst/core_register/S[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.042 r  tl/datapath_inst/core_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.843   108.886    tl/control_unit_inst/data0[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I2_O)        0.306   109.192 r  tl/control_unit_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000   109.192    tl/datapath_inst/alu_inst/S[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   109.772 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.827   110.599    tl/control_unit_inst/data1[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.302   110.901 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          1.539   112.440    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   112.564 r  tl/datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_2/O
                         net (fo=2, routed)           0.403   112.967    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_1
    SLICE_X36Y34         LDCE (SetClr_ldce_CLR_Q)     0.885   113.852 f  tl/datapath_inst/core_register/r_reg_reg[2][2]_LDC/Q
                         net (fo=1, routed)           0.670   114.522    tl/datapath_inst/core_register_n_221
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124   114.646 r  tl/datapath_inst/r_reg[2][2]_C_i_1/O
                         net (fo=3, routed)           0.979   115.625    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_2
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124   115.749 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21/O
                         net (fo=1, routed)           1.103   116.852    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124   116.976 r  tl/datapath_inst/core_register/i__carry_i_12/O
                         net (fo=4, routed)           1.006   117.982    tl/datapath_inst/instruction_register/DI[2]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   118.106 r  tl/datapath_inst/instruction_register/i__carry_i_16/O
                         net (fo=1, routed)           0.000   118.106    tl/datapath_inst/core_register/S[2]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   118.486 r  tl/datapath_inst/core_register/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.486    tl/datapath_inst/core_register/i__carry_i_10_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   118.705 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.701   119.406    tl/control_unit_inst/data0[4]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.295   119.701 r  tl/control_unit_inst/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   119.701    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   119.948 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.760   120.708    tl/control_unit_inst/data1[4]
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.299   121.007 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          1.902   122.908    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124   123.032 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2/O
                         net (fo=2, routed)           0.487   123.519    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X26Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   124.404 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.723   125.127    tl/datapath_inst/core_register_n_187
    SLICE_X26Y27         LUT3 (Prop_lut3_I1_O)        0.124   125.251 r  tl/datapath_inst/r_reg[3][4]_C_i_1/O
                         net (fo=3, routed)           1.163   126.413    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X27Y36         LUT6 (Prop_lut6_I0_O)        0.124   126.537 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20/O
                         net (fo=2, routed)           1.320   127.857    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.124   127.981 r  tl/datapath_inst/core_register/i__carry__0_i_12/O
                         net (fo=2, routed)           0.942   128.923    tl/control_unit_inst/_inferred__1/i__carry__0
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.152   129.075 r  tl/control_unit_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   129.075    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   129.439 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.860   130.299    tl/control_unit_inst/data1[5]
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.303   130.602 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          1.887   132.489    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124   132.613 r  tl/datapath_inst/instruction_register/r_reg_reg[6][5]_LDC_i_2/O
                         net (fo=2, routed)           0.528   133.140    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_1
    SLICE_X31Y28         LDCE (SetClr_ldce_CLR_Q)     0.885   134.025 f  tl/datapath_inst/core_register/r_reg_reg[6][5]_LDC/Q
                         net (fo=1, routed)           0.760   134.785    tl/datapath_inst/core_register_n_90
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124   134.909 r  tl/datapath_inst/r_reg[6][5]_C_i_1/O
                         net (fo=3, routed)           0.977   135.886    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_2
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124   136.010 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19/O
                         net (fo=2, routed)           1.277   137.287    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   137.411 r  tl/datapath_inst/core_register/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000   137.411    tl/datapath_inst/core_register/i__carry__0_i_24_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   137.989 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           0.423   138.412    tl/control_unit_inst/data0[6]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.301   138.713 r  tl/control_unit_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   138.713    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[2]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   138.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.646   139.607    tl/control_unit_inst/data1[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.302   139.909 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          1.287   141.195    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X29Y31         LUT6 (Prop_lut6_I3_O)        0.124   141.319 r  tl/datapath_inst/instruction_register/r_reg_reg[6][6]_LDC_i_2/O
                         net (fo=2, routed)           0.639   141.959    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_1
    SLICE_X28Y31         LDCE (SetClr_ldce_CLR_Q)     0.898   142.857 f  tl/datapath_inst/core_register/r_reg_reg[6][6]_LDC/Q
                         net (fo=1, routed)           0.519   143.376    tl/datapath_inst/core_register_n_89
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124   143.500 r  tl/datapath_inst/r_reg[6][6]_C_i_1/O
                         net (fo=3, routed)           1.154   144.654    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124   144.778 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17/O
                         net (fo=2, routed)           1.230   146.008    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   146.132 r  tl/datapath_inst/core_register/i__carry__0_i_23/O
                         net (fo=1, routed)           0.000   146.132    tl/datapath_inst/core_register/i__carry__0_i_23_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   146.512 r  tl/datapath_inst/core_register/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000   146.512    tl/datapath_inst/core_register/i__carry__0_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.731 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.873   147.604    tl/control_unit_inst/data0[8]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.295   147.899 r  tl/control_unit_inst/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   147.899    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   148.146 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.870   149.016    tl/control_unit_inst/data1[8]
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.299   149.315 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          1.364   150.679    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124   150.803 r  tl/datapath_inst/instruction_register/r_reg_reg[2][8]_LDC_i_2/O
                         net (fo=2, routed)           1.162   151.965    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_1
    SLICE_X41Y37         LDCE (SetClr_ldce_CLR_Q)     0.885   152.850 f  tl/datapath_inst/core_register/r_reg_reg[2][8]_LDC/Q
                         net (fo=1, routed)           0.948   153.798    tl/datapath_inst/core_register_n_215
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124   153.922 r  tl/datapath_inst/r_reg[2][8]_C_i_1/O
                         net (fo=3, routed)           0.965   154.887    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_2
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124   155.011 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20/O
                         net (fo=2, routed)           1.551   156.562    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124   156.686 r  tl/datapath_inst/core_register/i__carry__1_i_12/O
                         net (fo=2, routed)           0.783   157.469    tl/control_unit_inst/_inferred__1/i__carry__1
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.150   157.619 r  tl/control_unit_inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000   157.619    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   157.983 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820   158.803    tl/control_unit_inst/data1[9]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.303   159.106 f  tl/control_unit_inst/r_reg_reg[1][9]_LDC_i_3/O
                         net (fo=16, routed)          2.378   161.484    tl/datapath_inst/instruction_register/r_rgf[9]
    SLICE_X42Y25         LUT6 (Prop_lut6_I5_O)        0.124   161.607 r  tl/datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_2/O
                         net (fo=2, routed)           0.677   162.284    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_1
    SLICE_X42Y25         LDCE (SetClr_ldce_CLR_Q)     0.898   163.182 f  tl/datapath_inst/core_register/r_reg_reg[5][9]_LDC/Q
                         net (fo=1, routed)           0.796   163.978    tl/datapath_inst/core_register_n_118
    SLICE_X42Y25         LUT3 (Prop_lut3_I1_O)        0.124   164.102 r  tl/datapath_inst/r_reg[5][9]_C_i_1/O
                         net (fo=3, routed)           1.244   165.347    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_2
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.124   165.471 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19/O
                         net (fo=2, routed)           1.569   167.040    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   167.164 r  tl/datapath_inst/core_register/i__carry__1_i_24/O
                         net (fo=1, routed)           0.000   167.164    tl/datapath_inst/core_register/i__carry__1_i_24_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   167.742 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[2]
                         net (fo=2, routed)           0.417   168.159    tl/control_unit_inst/data0[10]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.301   168.460 r  tl/control_unit_inst/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000   168.460    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[2]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   168.708 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.586   169.294    tl/control_unit_inst/data1[10]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.302   169.596 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          1.846   171.442    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.124   171.566 r  tl/datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_2/O
                         net (fo=2, routed)           0.789   172.355    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_1
    SLICE_X40Y25         LDCE (SetClr_ldce_CLR_Q)     0.885   173.240 f  tl/datapath_inst/core_register/r_reg_reg[7][10]_LDC/Q
                         net (fo=1, routed)           0.510   173.749    tl/datapath_inst/core_register_n_53
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124   173.873 r  tl/datapath_inst/r_reg[7][10]_C_i_1/O
                         net (fo=3, routed)           1.410   175.283    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_2
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124   175.407 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17/O
                         net (fo=2, routed)           0.695   176.101    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   176.225 r  tl/datapath_inst/core_register/i__carry__1_i_23/O
                         net (fo=1, routed)           0.000   176.225    tl/datapath_inst/core_register/i__carry__1_i_23_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   176.605 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   176.605    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   176.824 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.641   177.465    tl/control_unit_inst/data0[12]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.295   177.760 r  tl/control_unit_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   177.760    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   178.007 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.832   178.840    tl/control_unit_inst/data1[12]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.299   179.139 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          1.390   180.529    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X23Y44         LUT6 (Prop_lut6_I4_O)        0.124   180.653 r  tl/datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_2/O
                         net (fo=2, routed)           0.401   181.054    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_1
    SLICE_X22Y44         LDCE (SetClr_ldce_CLR_Q)     0.885   181.939 f  tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC/Q
                         net (fo=1, routed)           0.670   182.609    tl/datapath_inst/core_register_n_19
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.124   182.733 r  tl/datapath_inst/r_reg[1][12]_C_i_1/O
                         net (fo=3, routed)           1.000   183.732    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_2
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.124   183.856 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20/O
                         net (fo=2, routed)           1.463   185.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I0_O)        0.124   185.443 r  tl/datapath_inst/core_register/i__carry__2_i_25/O
                         net (fo=1, routed)           0.000   185.443    tl/datapath_inst/core_register/i__carry__2_i_25_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   185.870 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.593   186.463    tl/control_unit_inst/data0[13]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.306   186.769 r  tl/control_unit_inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   186.769    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   186.996 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.948   187.945    tl/control_unit_inst/data1[13]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.303   188.248 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          1.746   189.994    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124   190.118 r  tl/datapath_inst/instruction_register/r_reg_reg[7][13]_LDC_i_2/O
                         net (fo=2, routed)           0.501   190.619    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_1
    SLICE_X31Y33         LDCE (SetClr_ldce_CLR_Q)     0.885   191.504 f  tl/datapath_inst/core_register/r_reg_reg[7][13]_LDC/Q
                         net (fo=1, routed)           0.635   192.140    tl/datapath_inst/core_register_n_50
    SLICE_X31Y34         LUT3 (Prop_lut3_I1_O)        0.124   192.264 r  tl/datapath_inst/r_reg[7][13]_C_i_1/O
                         net (fo=3, routed)           0.945   193.208    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124   193.332 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19/O
                         net (fo=2, routed)           0.772   194.104    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   194.228 r  tl/datapath_inst/core_register/i__carry__2_i_24/O
                         net (fo=1, routed)           0.000   194.228    tl/datapath_inst/core_register/i__carry__2_i_24_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   194.806 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.423   195.229    tl/control_unit_inst/data0[14]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.301   195.530 r  tl/control_unit_inst/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   195.530    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   195.778 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.449   196.227    tl/control_unit_inst/data1[14]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.302   196.529 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          1.569   198.097    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.124   198.221 r  tl/datapath_inst/instruction_register/r_reg_reg[7][14]_LDC_i_2/O
                         net (fo=2, routed)           0.639   198.861    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_1
    SLICE_X24Y36         LDCE (SetClr_ldce_CLR_Q)     0.898   199.759 f  tl/datapath_inst/core_register/r_reg_reg[7][14]_LDC/Q
                         net (fo=1, routed)           0.519   200.278    tl/datapath_inst/core_register_n_49
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124   200.402 r  tl/datapath_inst/r_reg[7][14]_C_i_1/O
                         net (fo=3, routed)           1.016   201.418    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_2
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124   201.542 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17/O
                         net (fo=2, routed)           1.299   202.842    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   202.966 r  tl/datapath_inst/core_register/i__carry__2_i_23/O
                         net (fo=1, routed)           0.000   202.966    tl/datapath_inst/core_register/i__carry__2_i_23_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   203.346 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   203.346    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.565 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.701   204.266    tl/control_unit_inst/data0[16]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.295   204.561 r  tl/control_unit_inst/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   204.561    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   204.808 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.392   205.200    tl/control_unit_inst/data1[16]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.299   205.499 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          2.731   208.230    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X27Y60         LUT6 (Prop_lut6_I5_O)        0.124   208.354 r  tl/datapath_inst/instruction_register/r_reg_reg[5][16]_LDC_i_2/O
                         net (fo=2, routed)           0.488   208.842    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_1
    SLICE_X27Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   209.727 f  tl/datapath_inst/core_register/r_reg_reg[5][16]_LDC/Q
                         net (fo=1, routed)           0.493   210.221    tl/datapath_inst/core_register_n_111
    SLICE_X27Y62         LUT3 (Prop_lut3_I1_O)        0.124   210.345 r  tl/datapath_inst/r_reg[5][16]_C_i_1/O
                         net (fo=3, routed)           1.530   211.875    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_2
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.124   211.999 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21/O
                         net (fo=2, routed)           1.272   213.271    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   213.395 r  tl/datapath_inst/core_register/i__carry__3_i_25/O
                         net (fo=1, routed)           0.000   213.395    tl/datapath_inst/core_register/i__carry__3_i_25_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   213.822 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.587   214.409    tl/control_unit_inst/data0[17]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.306   214.715 r  tl/control_unit_inst/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   214.715    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   214.942 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.956   215.898    tl/control_unit_inst/data1[17]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.303   216.201 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          1.358   217.559    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X28Y54         LUT6 (Prop_lut6_I5_O)        0.124   217.683 r  tl/datapath_inst/instruction_register/r_reg_reg[3][17]_LDC_i_2/O
                         net (fo=2, routed)           0.782   218.465    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_1
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   219.363 f  tl/datapath_inst/core_register/r_reg_reg[3][17]_LDC/Q
                         net (fo=1, routed)           0.859   220.222    tl/datapath_inst/core_register_n_174
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.124   220.346 r  tl/datapath_inst/r_reg[3][17]_C_i_1/O
                         net (fo=3, routed)           0.811   221.157    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_2
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124   221.281 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18/O
                         net (fo=2, routed)           1.472   222.753    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.124   222.877 r  tl/datapath_inst/core_register/i__carry__3_i_24/O
                         net (fo=1, routed)           0.000   222.877    tl/datapath_inst/core_register/i__carry__3_i_24_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   223.455 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           0.590   224.045    tl/control_unit_inst/data0[18]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.301   224.346 r  tl/control_unit_inst/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   224.346    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   224.594 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.740   225.334    tl/control_unit_inst/data1[18]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.302   225.636 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.126   228.762    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X27Y65         LUT6 (Prop_lut6_I3_O)        0.124   228.886 r  tl/datapath_inst/instruction_register/r_reg_reg[6][18]_LDC_i_2/O
                         net (fo=2, routed)           0.533   229.419    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_1
    SLICE_X27Y66         LDCE (SetClr_ldce_CLR_Q)     0.885   230.304 f  tl/datapath_inst/core_register/r_reg_reg[6][18]_LDC/Q
                         net (fo=1, routed)           0.493   230.797    tl/datapath_inst/core_register_n_77
    SLICE_X27Y66         LUT3 (Prop_lut3_I1_O)        0.124   230.921 r  tl/datapath_inst/r_reg[6][18]_C_i_1/O
                         net (fo=3, routed)           1.364   232.285    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_2
    SLICE_X23Y51         LUT6 (Prop_lut6_I1_O)        0.124   232.409 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17/O
                         net (fo=2, routed)           1.422   233.831    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   233.955 r  tl/datapath_inst/core_register/i__carry__3_i_23/O
                         net (fo=1, routed)           0.000   233.955    tl/datapath_inst/core_register/i__carry__3_i_23_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   234.335 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   234.335    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   234.554 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.873   235.427    tl/control_unit_inst/data0[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.295   235.722 r  tl/control_unit_inst/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   235.722    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   235.969 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.889   236.858    tl/control_unit_inst/data1[20]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.299   237.157 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          2.228   239.385    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X24Y51         LUT6 (Prop_lut6_I3_O)        0.124   239.509 r  tl/datapath_inst/instruction_register/r_reg_reg[2][20]_LDC_i_2/O
                         net (fo=2, routed)           0.623   240.132    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_1
    SLICE_X24Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   241.030 f  tl/datapath_inst/core_register/r_reg_reg[2][20]_LDC/Q
                         net (fo=1, routed)           0.796   241.826    tl/datapath_inst/core_register_n_203
    SLICE_X24Y51         LUT3 (Prop_lut3_I1_O)        0.124   241.950 r  tl/datapath_inst/r_reg[2][20]_C_i_1/O
                         net (fo=3, routed)           0.483   242.433    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_2
    SLICE_X25Y52         LUT6 (Prop_lut6_I1_O)        0.124   242.557 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20/O
                         net (fo=2, routed)           1.762   244.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   244.443 r  tl/datapath_inst/core_register/i__carry__4_i_25/O
                         net (fo=1, routed)           0.000   244.443    tl/datapath_inst/core_register/i__carry__4_i_25_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   244.870 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.587   245.457    tl/control_unit_inst/data0[21]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.306   245.763 r  tl/control_unit_inst/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   245.763    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   245.990 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.948   246.939    tl/control_unit_inst/data1[21]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.303   247.242 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          2.369   249.611    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I3_O)        0.124   249.735 r  tl/datapath_inst/instruction_register/r_reg_reg[2][21]_LDC_i_2/O
                         net (fo=2, routed)           0.662   250.397    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_1
    SLICE_X30Y63         LDCE (SetClr_ldce_CLR_Q)     0.898   251.295 f  tl/datapath_inst/core_register/r_reg_reg[2][21]_LDC/Q
                         net (fo=1, routed)           0.519   251.814    tl/datapath_inst/core_register_n_202
    SLICE_X30Y63         LUT3 (Prop_lut3_I1_O)        0.124   251.938 r  tl/datapath_inst/r_reg[2][21]_C_i_1/O
                         net (fo=3, routed)           1.029   252.967    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_2
    SLICE_X30Y58         LUT6 (Prop_lut6_I1_O)        0.124   253.091 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18/O
                         net (fo=2, routed)           1.539   254.630    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   254.754 r  tl/datapath_inst/core_register/i__carry__4_i_24/O
                         net (fo=1, routed)           0.000   254.754    tl/datapath_inst/core_register/i__carry__4_i_24_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   255.332 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.864   256.196    tl/control_unit_inst/data0[22]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.301   256.497 r  tl/control_unit_inst/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   256.497    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   256.745 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.646   257.391    tl/control_unit_inst/data1[22]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.302   257.693 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.300   259.992    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X29Y61         LUT6 (Prop_lut6_I2_O)        0.124   260.116 r  tl/datapath_inst/instruction_register/r_reg_reg[7][22]_LDC_i_2/O
                         net (fo=2, routed)           0.532   260.649    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_1
    SLICE_X29Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   261.534 f  tl/datapath_inst/core_register/r_reg_reg[7][22]_LDC/Q
                         net (fo=1, routed)           0.493   262.027    tl/datapath_inst/core_register_n_41
    SLICE_X29Y62         LUT3 (Prop_lut3_I1_O)        0.124   262.151 r  tl/datapath_inst/r_reg[7][22]_C_i_1/O
                         net (fo=3, routed)           0.990   263.141    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_2
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.124   263.265 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17/O
                         net (fo=2, routed)           1.343   264.607    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.124   264.731 r  tl/datapath_inst/core_register/i__carry__4_i_23/O
                         net (fo=1, routed)           0.000   264.731    tl/datapath_inst/core_register/i__carry__4_i_23_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   265.111 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   265.111    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   265.330 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.701   266.032    tl/control_unit_inst/data0[24]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.295   266.327 r  tl/control_unit_inst/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   266.327    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   266.574 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.392   266.966    tl/control_unit_inst/data1[24]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.299   267.265 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          1.675   268.940    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124   269.064 r  tl/datapath_inst/instruction_register/r_reg_reg[4][24]_LDC_i_2/O
                         net (fo=2, routed)           0.873   269.936    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_1
    SLICE_X41Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   270.821 f  tl/datapath_inst/core_register/r_reg_reg[4][24]_LDC/Q
                         net (fo=1, routed)           0.798   271.620    tl/datapath_inst/core_register_n_135
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.124   271.744 r  tl/datapath_inst/r_reg[4][24]_C_i_1/O
                         net (fo=3, routed)           0.848   272.592    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_2
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124   272.716 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21/O
                         net (fo=2, routed)           1.665   274.380    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I2_O)        0.124   274.504 r  tl/datapath_inst/core_register/i__carry__5_i_12/O
                         net (fo=2, routed)           1.020   275.524    tl/control_unit_inst/_inferred__1/i__carry__5
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.152   275.676 r  tl/control_unit_inst/i__carry__5_i_4/O
                         net (fo=1, routed)           0.000   275.676    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   276.040 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.812   276.852    tl/control_unit_inst/data1[25]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   277.155 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          1.712   278.867    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124   278.991 r  tl/datapath_inst/instruction_register/r_reg_reg[3][25]_LDC_i_2/O
                         net (fo=2, routed)           0.808   279.799    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_1
    SLICE_X38Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   280.697 f  tl/datapath_inst/core_register/r_reg_reg[3][25]_LDC/Q
                         net (fo=1, routed)           0.519   281.216    tl/datapath_inst/core_register_n_166
    SLICE_X38Y55         LUT3 (Prop_lut3_I1_O)        0.124   281.340 r  tl/datapath_inst/r_reg[3][25]_C_i_1/O
                         net (fo=3, routed)           0.810   282.151    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124   282.275 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18/O
                         net (fo=2, routed)           1.317   283.592    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I0_O)        0.124   283.716 r  tl/datapath_inst/core_register/i__carry__5_i_24/O
                         net (fo=1, routed)           0.000   283.716    tl/datapath_inst/core_register/i__carry__5_i_24_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   284.294 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           0.423   284.717    tl/control_unit_inst/data0[26]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.301   285.018 r  tl/control_unit_inst/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   285.018    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   285.266 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.819   286.085    tl/control_unit_inst/data1[26]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.302   286.387 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          2.142   288.530    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.124   288.654 r  tl/datapath_inst/instruction_register/r_reg_reg[7][26]_LDC_i_2/O
                         net (fo=2, routed)           0.919   289.573    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_1
    SLICE_X36Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   290.458 f  tl/datapath_inst/core_register/r_reg_reg[7][26]_LDC/Q
                         net (fo=1, routed)           0.510   290.968    tl/datapath_inst/core_register_n_37
    SLICE_X36Y65         LUT3 (Prop_lut3_I1_O)        0.124   291.092 r  tl/datapath_inst/r_reg[7][26]_C_i_1/O
                         net (fo=3, routed)           1.086   292.178    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_2
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.124   292.302 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17/O
                         net (fo=2, routed)           1.046   293.348    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I2_O)        0.124   293.472 r  tl/datapath_inst/core_register/i__carry__5_i_23/O
                         net (fo=1, routed)           0.000   293.472    tl/datapath_inst/core_register/i__carry__5_i_23_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   293.852 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   293.852    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   294.071 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[0]
                         net (fo=2, routed)           0.869   294.940    tl/control_unit_inst/data0[28]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.295   295.235 r  tl/control_unit_inst/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   295.235    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   295.482 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.296   295.778    tl/control_unit_inst/data1[28]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.299   296.077 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          2.339   298.415    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124   298.539 r  tl/datapath_inst/instruction_register/r_reg_reg[5][28]_LDC_i_2/O
                         net (fo=2, routed)           0.635   299.175    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_1
    SLICE_X40Y67         LDCE (SetClr_ldce_CLR_Q)     0.885   300.060 f  tl/datapath_inst/core_register/r_reg_reg[5][28]_LDC/Q
                         net (fo=1, routed)           0.586   300.646    tl/datapath_inst/core_register_n_99
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124   300.770 r  tl/datapath_inst/r_reg[5][28]_C_i_1/O
                         net (fo=3, routed)           0.875   301.645    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.124   301.769 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18/O
                         net (fo=2, routed)           1.617   303.385    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124   303.509 r  tl/datapath_inst/core_register/i__carry__6_i_24/O
                         net (fo=1, routed)           0.000   303.509    tl/datapath_inst/core_register/i__carry__6_i_24_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   303.936 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[1]
                         net (fo=2, routed)           0.593   304.530    tl/control_unit_inst/data0[29]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.306   304.836 r  tl/control_unit_inst/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   304.836    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   305.063 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.645   305.708    tl/control_unit_inst/data1[29]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   306.011 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.817   307.827    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X39Y63         LUT6 (Prop_lut6_I3_O)        0.124   307.951 r  tl/datapath_inst/instruction_register/r_reg_reg[6][29]_LDC_i_2/O
                         net (fo=2, routed)           0.533   308.484    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_1
    SLICE_X39Y64         LDCE (SetClr_ldce_CLR_Q)     0.885   309.369 f  tl/datapath_inst/core_register/r_reg_reg[6][29]_LDC/Q
                         net (fo=1, routed)           0.807   310.176    tl/datapath_inst/core_register_n_66
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.124   310.300 r  tl/datapath_inst/r_reg[6][29]_C_i_1/O
                         net (fo=3, routed)           1.101   311.401    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_2
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124   311.525 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16/O
                         net (fo=2, routed)           1.468   312.993    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124   313.117 r  tl/datapath_inst/core_register/i__carry__6_i_9/O
                         net (fo=2, routed)           0.859   313.976    tl/control_unit_inst/_inferred__1/i__carry__6_0
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.152   314.128 r  tl/control_unit_inst/i__carry__6_i_2/O
                         net (fo=1, routed)           0.000   314.128    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498   314.626 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.817   315.442    tl/control_unit_inst/data1[30]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.302   315.744 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          1.704   317.448    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X41Y62         LUT6 (Prop_lut6_I2_O)        0.124   317.572 r  tl/datapath_inst/instruction_register/r_reg_reg[7][30]_LDC_i_2/O
                         net (fo=2, routed)           0.397   317.969    tl/datapath_inst/core_register/r_reg_reg[7][30]_C_1
    SLICE_X41Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   318.854 f  tl/datapath_inst/core_register/r_reg_reg[7][30]_LDC/Q
                         net (fo=1, routed)           0.808   319.662    tl/datapath_inst/core_register_n_33
    SLICE_X41Y62         LUT3 (Prop_lut3_I1_O)        0.124   319.786 r  tl/datapath_inst/r_reg[7][30]_C_i_1/O
                         net (fo=3, routed)           0.435   320.221    tl/datapath_inst/core_register/r_reg_reg[7][30]_C_2
    SLICE_X40Y62         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[7][30]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[2][30]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        320.121ns  (logic 86.899ns (27.146%)  route 233.222ns (72.854%))
  Logic Levels:           293  (CARRY4=67 IBUF=1 LDCE=33 LUT2=4 LUT3=59 LUT4=2 LUT5=58 LUT6=69)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_n_IBUF_inst/O
                         net (fo=515, routed)        13.590    15.079    tl/datapath_inst/instruction_register/rst_n_IBUF
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.203 r  tl/datapath_inst/instruction_register/r_reg_reg[4][3]_LDC_i_2/O
                         net (fo=2, routed)           0.399    15.602    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_1
    SLICE_X39Y30         LDCE (SetClr_ldce_CLR_Q)     0.885    16.487 f  tl/datapath_inst/core_register/r_reg_reg[4][3]_LDC/Q
                         net (fo=1, routed)           0.798    17.286    tl/datapath_inst/core_register_n_156
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.410 r  tl/datapath_inst/r_reg[4][3]_C_i_1/O
                         net (fo=3, routed)           0.934    18.343    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_2
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20/O
                         net (fo=2, routed)           1.412    19.879    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20_n_0
    SLICE_X34Y41         LUT5 (Prop_lut5_I2_O)        0.124    20.003 r  tl/datapath_inst/core_register/i__carry_i_15/O
                         net (fo=1, routed)           0.000    20.003    tl/datapath_inst/core_register/i__carry_i_15_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.258 r  tl/datapath_inst/core_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.655    20.913    tl/control_unit_inst/data0[3]
    SLICE_X35Y41         LUT3 (Prop_lut3_I2_O)        0.307    21.220 r  tl/control_unit_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.220    tl/datapath_inst/alu_inst/S[3]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.621 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.621    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.934 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303    22.237    tl/control_unit_inst/data1[7]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.306    22.543 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_6/O
                         net (fo=16, routed)          2.337    24.881    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.005 r  tl/datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_2/O
                         net (fo=2, routed)           0.625    25.630    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_1
    SLICE_X32Y28         LDCE (SetClr_ldce_CLR_Q)     0.898    26.528 f  tl/datapath_inst/core_register/r_reg_reg[3][7]_LDC/Q
                         net (fo=1, routed)           0.761    27.289    tl/datapath_inst/core_register_n_184
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.124    27.413 f  tl/datapath_inst/r_reg[3][7]_C_i_1/O
                         net (fo=3, routed)           1.017    28.430    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_2
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    28.554 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14/O
                         net (fo=2, routed)           1.191    29.745    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.869 f  tl/datapath_inst/core_register/i__carry__0_i_9/O
                         net (fo=2, routed)           0.801    30.671    tl/control_unit_inst/_inferred__1/i__carry__0_2
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.124    30.795 r  tl/control_unit_inst/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.795    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.196 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.196    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.509 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.303    31.812    tl/control_unit_inst/data1[11]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.306    32.118 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_6/O
                         net (fo=16, routed)          1.582    33.700    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.124    33.824 r  tl/datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_2/O
                         net (fo=2, routed)           0.677    34.501    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_1
    SLICE_X37Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    35.386 f  tl/datapath_inst/core_register/r_reg_reg[2][11]_LDC/Q
                         net (fo=1, routed)           0.797    36.183    tl/datapath_inst/core_register_n_212
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124    36.307 f  tl/datapath_inst/r_reg[2][11]_C_i_1/O
                         net (fo=3, routed)           0.903    37.210    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    37.334 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14/O
                         net (fo=2, routed)           1.264    38.598    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I0_O)        0.124    38.722 f  tl/datapath_inst/core_register/i__carry__1_i_9/O
                         net (fo=2, routed)           0.820    39.542    tl/control_unit_inst/_inferred__1/i__carry__1_2
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.124    39.666 r  tl/control_unit_inst/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    39.666    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.067 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.067    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.380 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.323    40.703    tl/control_unit_inst/data1[15]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.306    41.009 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_6/O
                         net (fo=16, routed)          1.805    42.813    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.937 r  tl/datapath_inst/instruction_register/r_reg_reg[6][15]_LDC_i_2/O
                         net (fo=2, routed)           0.809    43.746    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_1
    SLICE_X22Y38         LDCE (SetClr_ldce_CLR_Q)     0.885    44.631 f  tl/datapath_inst/core_register/r_reg_reg[6][15]_LDC/Q
                         net (fo=1, routed)           0.426    45.057    tl/datapath_inst/core_register_n_80
    SLICE_X22Y39         LUT3 (Prop_lut3_I1_O)        0.124    45.181 f  tl/datapath_inst/r_reg[6][15]_C_i_1/O
                         net (fo=3, routed)           0.432    45.612    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_2
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.124    45.736 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15/O
                         net (fo=2, routed)           1.297    47.033    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124    47.157 f  tl/datapath_inst/core_register/i__carry__2_i_9/O
                         net (fo=2, routed)           0.803    47.960    tl/control_unit_inst/_inferred__1/i__carry__2_2
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    48.084 r  tl/control_unit_inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    48.084    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.485 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.485    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.798 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.669    49.467    tl/control_unit_inst/data1[19]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.306    49.773 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_6/O
                         net (fo=16, routed)          1.763    51.536    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    51.660 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2/O
                         net (fo=2, routed)           0.532    52.192    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898    53.090 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.261    53.351    tl/datapath_inst/core_register_n_108
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.124    53.475 f  tl/datapath_inst/r_reg[5][19]_C_i_1/O
                         net (fo=3, routed)           1.147    54.622    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124    54.746 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15/O
                         net (fo=2, routed)           0.955    55.701    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124    55.825 f  tl/datapath_inst/core_register/i__carry__3_i_9/O
                         net (fo=2, routed)           0.817    56.642    tl/control_unit_inst/_inferred__1/i__carry__3_2
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124    56.766 r  tl/control_unit_inst/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    56.766    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.167 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    57.167    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.480 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.417    57.897    tl/control_unit_inst/data1[23]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.306    58.203 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_6/O
                         net (fo=16, routed)          2.139    60.342    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    60.466 r  tl/datapath_inst/instruction_register/r_reg_reg[7][23]_LDC_i_2/O
                         net (fo=2, routed)           0.673    61.139    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_1
    SLICE_X31Y65         LDCE (SetClr_ldce_CLR_Q)     0.885    62.024 f  tl/datapath_inst/core_register/r_reg_reg[7][23]_LDC/Q
                         net (fo=1, routed)           0.402    62.427    tl/datapath_inst/core_register_n_40
    SLICE_X31Y64         LUT3 (Prop_lut3_I1_O)        0.124    62.551 f  tl/datapath_inst/r_reg[7][23]_C_i_1/O
                         net (fo=3, routed)           1.299    63.850    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_2
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    63.974 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15/O
                         net (fo=2, routed)           0.971    64.944    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I2_O)        0.124    65.068 f  tl/datapath_inst/core_register/i__carry__4_i_9/O
                         net (fo=2, routed)           0.803    65.871    tl/control_unit_inst/_inferred__1/i__carry__4_2
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.124    65.995 r  tl/control_unit_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    65.995    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.396 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.396    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.709 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           1.022    67.731    tl/control_unit_inst/data1[27]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.306    68.037 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_6/O
                         net (fo=16, routed)          1.345    69.382    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    69.506 r  tl/datapath_inst/instruction_register/r_reg_reg[3][27]_LDC_i_2/O
                         net (fo=2, routed)           0.717    70.222    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_1
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    71.107 f  tl/datapath_inst/core_register/r_reg_reg[3][27]_LDC/Q
                         net (fo=1, routed)           0.968    72.076    tl/datapath_inst/core_register_n_164
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    72.200 f  tl/datapath_inst/r_reg[3][27]_C_i_1/O
                         net (fo=3, routed)           0.820    73.020    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_2
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124    73.144 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14/O
                         net (fo=2, routed)           0.834    73.977    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    74.101 f  tl/datapath_inst/core_register/i__carry__5_i_9/O
                         net (fo=2, routed)           0.730    74.831    tl/control_unit_inst/_inferred__1/i__carry__5_2
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.124    74.955 r  tl/control_unit_inst/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    74.955    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.356 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.356    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    75.669 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.802    76.472    tl/control_unit_inst/data1[31]
    SLICE_X35Y50         LUT5 (Prop_lut5_I0_O)        0.306    76.778 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_6/O
                         net (fo=16, routed)          1.636    78.414    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X36Y63         LUT6 (Prop_lut6_I5_O)        0.124    78.538 r  tl/datapath_inst/instruction_register/r_reg_reg[5][31]_LDC_i_2/O
                         net (fo=2, routed)           0.542    79.079    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_1
    SLICE_X36Y63         LDCE (SetClr_ldce_CLR_Q)     0.885    79.964 f  tl/datapath_inst/core_register/r_reg_reg[5][31]_LDC/Q
                         net (fo=1, routed)           0.502    80.466    tl/datapath_inst/core_register_n_96
    SLICE_X36Y63         LUT3 (Prop_lut3_I1_O)        0.124    80.590 r  tl/datapath_inst/r_reg[5][31]_C_i_1/O
                         net (fo=3, routed)           1.227    81.817    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    81.941 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20/O
                         net (fo=2, routed)           1.265    83.206    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    83.330 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.000    83.330    tl/datapath_inst/core_register/i__carry__6_i_21_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.706 r  tl/datapath_inst/core_register/i__carry__6_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.706    tl/datapath_inst/core_register/i__carry__6_i_12_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    83.960 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.460    85.420    tl/control_unit_inst/data0[32]
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.367    85.787 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.637    86.424    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X37Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    87.309 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           0.882    88.191    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.124    88.315 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.315    tl/datapath_inst/alu_inst/S[0]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.562 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.652    89.215    tl/control_unit_inst/data1[0]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.299    89.514 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          1.969    91.483    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124    91.607 r  tl/datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_2/O
                         net (fo=2, routed)           0.403    92.010    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_1
    SLICE_X36Y26         LDCE (SetClr_ldce_CLR_Q)     0.885    92.895 f  tl/datapath_inst/core_register/r_reg_reg[7][0]_LDC/Q
                         net (fo=1, routed)           0.670    93.565    tl/datapath_inst/core_register_n_63
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    93.689 r  tl/datapath_inst/r_reg[7][0]_C_i_1/O
                         net (fo=3, routed)           1.046    94.735    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.124    94.859 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26/O
                         net (fo=1, routed)           1.362    96.221    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124    96.345 r  tl/datapath_inst/core_register/i__carry_i_14/O
                         net (fo=3, routed)           0.659    97.005    tl/datapath_inst/instruction_register/DI[0]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124    97.129 r  tl/datapath_inst/instruction_register/i__carry_i_18/O
                         net (fo=1, routed)           0.000    97.129    tl/datapath_inst/core_register/S[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    97.381 r  tl/datapath_inst/core_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.316    97.697    tl/control_unit_inst/data0[0]
    SLICE_X33Y41         LUT4 (Prop_lut4_I3_O)        0.295    97.992 r  tl/control_unit_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.550    98.542    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    99.140 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.638    99.778    tl/control_unit_inst/data1[1]
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.303   100.081 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          1.782   101.863    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124   101.987 r  tl/datapath_inst/instruction_register/r_reg_reg[5][1]_LDC_i_2/O
                         net (fo=2, routed)           0.753   102.740    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_1
    SLICE_X43Y27         LDCE (SetClr_ldce_CLR_Q)     0.885   103.625 f  tl/datapath_inst/core_register/r_reg_reg[5][1]_LDC/Q
                         net (fo=1, routed)           0.498   104.123    tl/datapath_inst/core_register_n_126
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.124   104.247 r  tl/datapath_inst/r_reg[5][1]_C_i_1/O
                         net (fo=3, routed)           0.938   105.185    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_2
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.124   105.309 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24/O
                         net (fo=1, routed)           1.210   106.519    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124   106.643 r  tl/datapath_inst/core_register/i__carry_i_13/O
                         net (fo=4, routed)           1.046   107.688    tl/datapath_inst/instruction_register/DI[1]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   107.812 r  tl/datapath_inst/instruction_register/i__carry_i_17/O
                         net (fo=1, routed)           0.000   107.812    tl/datapath_inst/core_register/S[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.042 r  tl/datapath_inst/core_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.843   108.886    tl/control_unit_inst/data0[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I2_O)        0.306   109.192 r  tl/control_unit_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000   109.192    tl/datapath_inst/alu_inst/S[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   109.772 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.827   110.599    tl/control_unit_inst/data1[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.302   110.901 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          1.539   112.440    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   112.564 r  tl/datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_2/O
                         net (fo=2, routed)           0.403   112.967    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_1
    SLICE_X36Y34         LDCE (SetClr_ldce_CLR_Q)     0.885   113.852 f  tl/datapath_inst/core_register/r_reg_reg[2][2]_LDC/Q
                         net (fo=1, routed)           0.670   114.522    tl/datapath_inst/core_register_n_221
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124   114.646 r  tl/datapath_inst/r_reg[2][2]_C_i_1/O
                         net (fo=3, routed)           0.979   115.625    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_2
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124   115.749 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21/O
                         net (fo=1, routed)           1.103   116.852    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124   116.976 r  tl/datapath_inst/core_register/i__carry_i_12/O
                         net (fo=4, routed)           1.006   117.982    tl/datapath_inst/instruction_register/DI[2]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   118.106 r  tl/datapath_inst/instruction_register/i__carry_i_16/O
                         net (fo=1, routed)           0.000   118.106    tl/datapath_inst/core_register/S[2]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   118.486 r  tl/datapath_inst/core_register/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.486    tl/datapath_inst/core_register/i__carry_i_10_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   118.705 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.701   119.406    tl/control_unit_inst/data0[4]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.295   119.701 r  tl/control_unit_inst/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   119.701    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   119.948 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.760   120.708    tl/control_unit_inst/data1[4]
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.299   121.007 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          1.902   122.908    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124   123.032 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2/O
                         net (fo=2, routed)           0.487   123.519    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X26Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   124.404 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.723   125.127    tl/datapath_inst/core_register_n_187
    SLICE_X26Y27         LUT3 (Prop_lut3_I1_O)        0.124   125.251 r  tl/datapath_inst/r_reg[3][4]_C_i_1/O
                         net (fo=3, routed)           1.163   126.413    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X27Y36         LUT6 (Prop_lut6_I0_O)        0.124   126.537 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20/O
                         net (fo=2, routed)           1.320   127.857    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.124   127.981 r  tl/datapath_inst/core_register/i__carry__0_i_12/O
                         net (fo=2, routed)           0.942   128.923    tl/control_unit_inst/_inferred__1/i__carry__0
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.152   129.075 r  tl/control_unit_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   129.075    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   129.439 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.860   130.299    tl/control_unit_inst/data1[5]
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.303   130.602 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          1.887   132.489    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124   132.613 r  tl/datapath_inst/instruction_register/r_reg_reg[6][5]_LDC_i_2/O
                         net (fo=2, routed)           0.528   133.140    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_1
    SLICE_X31Y28         LDCE (SetClr_ldce_CLR_Q)     0.885   134.025 f  tl/datapath_inst/core_register/r_reg_reg[6][5]_LDC/Q
                         net (fo=1, routed)           0.760   134.785    tl/datapath_inst/core_register_n_90
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124   134.909 r  tl/datapath_inst/r_reg[6][5]_C_i_1/O
                         net (fo=3, routed)           0.977   135.886    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_2
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124   136.010 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19/O
                         net (fo=2, routed)           1.277   137.287    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   137.411 r  tl/datapath_inst/core_register/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000   137.411    tl/datapath_inst/core_register/i__carry__0_i_24_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   137.989 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           0.423   138.412    tl/control_unit_inst/data0[6]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.301   138.713 r  tl/control_unit_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   138.713    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[2]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   138.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.646   139.607    tl/control_unit_inst/data1[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.302   139.909 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          1.287   141.195    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X29Y31         LUT6 (Prop_lut6_I3_O)        0.124   141.319 r  tl/datapath_inst/instruction_register/r_reg_reg[6][6]_LDC_i_2/O
                         net (fo=2, routed)           0.639   141.959    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_1
    SLICE_X28Y31         LDCE (SetClr_ldce_CLR_Q)     0.898   142.857 f  tl/datapath_inst/core_register/r_reg_reg[6][6]_LDC/Q
                         net (fo=1, routed)           0.519   143.376    tl/datapath_inst/core_register_n_89
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124   143.500 r  tl/datapath_inst/r_reg[6][6]_C_i_1/O
                         net (fo=3, routed)           1.154   144.654    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124   144.778 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17/O
                         net (fo=2, routed)           1.230   146.008    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   146.132 r  tl/datapath_inst/core_register/i__carry__0_i_23/O
                         net (fo=1, routed)           0.000   146.132    tl/datapath_inst/core_register/i__carry__0_i_23_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   146.512 r  tl/datapath_inst/core_register/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000   146.512    tl/datapath_inst/core_register/i__carry__0_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.731 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.873   147.604    tl/control_unit_inst/data0[8]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.295   147.899 r  tl/control_unit_inst/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   147.899    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   148.146 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.870   149.016    tl/control_unit_inst/data1[8]
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.299   149.315 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          1.364   150.679    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124   150.803 r  tl/datapath_inst/instruction_register/r_reg_reg[2][8]_LDC_i_2/O
                         net (fo=2, routed)           1.162   151.965    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_1
    SLICE_X41Y37         LDCE (SetClr_ldce_CLR_Q)     0.885   152.850 f  tl/datapath_inst/core_register/r_reg_reg[2][8]_LDC/Q
                         net (fo=1, routed)           0.948   153.798    tl/datapath_inst/core_register_n_215
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124   153.922 r  tl/datapath_inst/r_reg[2][8]_C_i_1/O
                         net (fo=3, routed)           0.965   154.887    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_2
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124   155.011 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20/O
                         net (fo=2, routed)           1.551   156.562    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124   156.686 r  tl/datapath_inst/core_register/i__carry__1_i_12/O
                         net (fo=2, routed)           0.783   157.469    tl/control_unit_inst/_inferred__1/i__carry__1
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.150   157.619 r  tl/control_unit_inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000   157.619    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   157.983 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820   158.803    tl/control_unit_inst/data1[9]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.303   159.106 f  tl/control_unit_inst/r_reg_reg[1][9]_LDC_i_3/O
                         net (fo=16, routed)          2.378   161.484    tl/datapath_inst/instruction_register/r_rgf[9]
    SLICE_X42Y25         LUT6 (Prop_lut6_I5_O)        0.124   161.607 r  tl/datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_2/O
                         net (fo=2, routed)           0.677   162.284    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_1
    SLICE_X42Y25         LDCE (SetClr_ldce_CLR_Q)     0.898   163.182 f  tl/datapath_inst/core_register/r_reg_reg[5][9]_LDC/Q
                         net (fo=1, routed)           0.796   163.978    tl/datapath_inst/core_register_n_118
    SLICE_X42Y25         LUT3 (Prop_lut3_I1_O)        0.124   164.102 r  tl/datapath_inst/r_reg[5][9]_C_i_1/O
                         net (fo=3, routed)           1.244   165.347    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_2
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.124   165.471 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19/O
                         net (fo=2, routed)           1.569   167.040    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   167.164 r  tl/datapath_inst/core_register/i__carry__1_i_24/O
                         net (fo=1, routed)           0.000   167.164    tl/datapath_inst/core_register/i__carry__1_i_24_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   167.742 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[2]
                         net (fo=2, routed)           0.417   168.159    tl/control_unit_inst/data0[10]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.301   168.460 r  tl/control_unit_inst/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000   168.460    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[2]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   168.708 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.586   169.294    tl/control_unit_inst/data1[10]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.302   169.596 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          1.846   171.442    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.124   171.566 r  tl/datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_2/O
                         net (fo=2, routed)           0.789   172.355    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_1
    SLICE_X40Y25         LDCE (SetClr_ldce_CLR_Q)     0.885   173.240 f  tl/datapath_inst/core_register/r_reg_reg[7][10]_LDC/Q
                         net (fo=1, routed)           0.510   173.749    tl/datapath_inst/core_register_n_53
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124   173.873 r  tl/datapath_inst/r_reg[7][10]_C_i_1/O
                         net (fo=3, routed)           1.410   175.283    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_2
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124   175.407 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17/O
                         net (fo=2, routed)           0.695   176.101    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   176.225 r  tl/datapath_inst/core_register/i__carry__1_i_23/O
                         net (fo=1, routed)           0.000   176.225    tl/datapath_inst/core_register/i__carry__1_i_23_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   176.605 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   176.605    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   176.824 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.641   177.465    tl/control_unit_inst/data0[12]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.295   177.760 r  tl/control_unit_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   177.760    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   178.007 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.832   178.840    tl/control_unit_inst/data1[12]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.299   179.139 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          1.390   180.529    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X23Y44         LUT6 (Prop_lut6_I4_O)        0.124   180.653 r  tl/datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_2/O
                         net (fo=2, routed)           0.401   181.054    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_1
    SLICE_X22Y44         LDCE (SetClr_ldce_CLR_Q)     0.885   181.939 f  tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC/Q
                         net (fo=1, routed)           0.670   182.609    tl/datapath_inst/core_register_n_19
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.124   182.733 r  tl/datapath_inst/r_reg[1][12]_C_i_1/O
                         net (fo=3, routed)           1.000   183.732    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_2
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.124   183.856 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20/O
                         net (fo=2, routed)           1.463   185.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I0_O)        0.124   185.443 r  tl/datapath_inst/core_register/i__carry__2_i_25/O
                         net (fo=1, routed)           0.000   185.443    tl/datapath_inst/core_register/i__carry__2_i_25_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   185.870 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.593   186.463    tl/control_unit_inst/data0[13]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.306   186.769 r  tl/control_unit_inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   186.769    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   186.996 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.948   187.945    tl/control_unit_inst/data1[13]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.303   188.248 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          1.746   189.994    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124   190.118 r  tl/datapath_inst/instruction_register/r_reg_reg[7][13]_LDC_i_2/O
                         net (fo=2, routed)           0.501   190.619    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_1
    SLICE_X31Y33         LDCE (SetClr_ldce_CLR_Q)     0.885   191.504 f  tl/datapath_inst/core_register/r_reg_reg[7][13]_LDC/Q
                         net (fo=1, routed)           0.635   192.140    tl/datapath_inst/core_register_n_50
    SLICE_X31Y34         LUT3 (Prop_lut3_I1_O)        0.124   192.264 r  tl/datapath_inst/r_reg[7][13]_C_i_1/O
                         net (fo=3, routed)           0.945   193.208    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124   193.332 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19/O
                         net (fo=2, routed)           0.772   194.104    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   194.228 r  tl/datapath_inst/core_register/i__carry__2_i_24/O
                         net (fo=1, routed)           0.000   194.228    tl/datapath_inst/core_register/i__carry__2_i_24_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   194.806 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.423   195.229    tl/control_unit_inst/data0[14]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.301   195.530 r  tl/control_unit_inst/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   195.530    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   195.778 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.449   196.227    tl/control_unit_inst/data1[14]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.302   196.529 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          1.569   198.097    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.124   198.221 r  tl/datapath_inst/instruction_register/r_reg_reg[7][14]_LDC_i_2/O
                         net (fo=2, routed)           0.639   198.861    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_1
    SLICE_X24Y36         LDCE (SetClr_ldce_CLR_Q)     0.898   199.759 f  tl/datapath_inst/core_register/r_reg_reg[7][14]_LDC/Q
                         net (fo=1, routed)           0.519   200.278    tl/datapath_inst/core_register_n_49
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124   200.402 r  tl/datapath_inst/r_reg[7][14]_C_i_1/O
                         net (fo=3, routed)           1.016   201.418    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_2
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124   201.542 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17/O
                         net (fo=2, routed)           1.299   202.842    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   202.966 r  tl/datapath_inst/core_register/i__carry__2_i_23/O
                         net (fo=1, routed)           0.000   202.966    tl/datapath_inst/core_register/i__carry__2_i_23_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   203.346 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   203.346    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.565 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.701   204.266    tl/control_unit_inst/data0[16]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.295   204.561 r  tl/control_unit_inst/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   204.561    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   204.808 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.392   205.200    tl/control_unit_inst/data1[16]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.299   205.499 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          2.731   208.230    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X27Y60         LUT6 (Prop_lut6_I5_O)        0.124   208.354 r  tl/datapath_inst/instruction_register/r_reg_reg[5][16]_LDC_i_2/O
                         net (fo=2, routed)           0.488   208.842    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_1
    SLICE_X27Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   209.727 f  tl/datapath_inst/core_register/r_reg_reg[5][16]_LDC/Q
                         net (fo=1, routed)           0.493   210.221    tl/datapath_inst/core_register_n_111
    SLICE_X27Y62         LUT3 (Prop_lut3_I1_O)        0.124   210.345 r  tl/datapath_inst/r_reg[5][16]_C_i_1/O
                         net (fo=3, routed)           1.530   211.875    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_2
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.124   211.999 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21/O
                         net (fo=2, routed)           1.272   213.271    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   213.395 r  tl/datapath_inst/core_register/i__carry__3_i_25/O
                         net (fo=1, routed)           0.000   213.395    tl/datapath_inst/core_register/i__carry__3_i_25_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   213.822 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.587   214.409    tl/control_unit_inst/data0[17]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.306   214.715 r  tl/control_unit_inst/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   214.715    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   214.942 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.956   215.898    tl/control_unit_inst/data1[17]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.303   216.201 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          1.358   217.559    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X28Y54         LUT6 (Prop_lut6_I5_O)        0.124   217.683 r  tl/datapath_inst/instruction_register/r_reg_reg[3][17]_LDC_i_2/O
                         net (fo=2, routed)           0.782   218.465    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_1
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   219.363 f  tl/datapath_inst/core_register/r_reg_reg[3][17]_LDC/Q
                         net (fo=1, routed)           0.859   220.222    tl/datapath_inst/core_register_n_174
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.124   220.346 r  tl/datapath_inst/r_reg[3][17]_C_i_1/O
                         net (fo=3, routed)           0.811   221.157    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_2
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124   221.281 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18/O
                         net (fo=2, routed)           1.472   222.753    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.124   222.877 r  tl/datapath_inst/core_register/i__carry__3_i_24/O
                         net (fo=1, routed)           0.000   222.877    tl/datapath_inst/core_register/i__carry__3_i_24_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   223.455 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           0.590   224.045    tl/control_unit_inst/data0[18]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.301   224.346 r  tl/control_unit_inst/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   224.346    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   224.594 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.740   225.334    tl/control_unit_inst/data1[18]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.302   225.636 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.126   228.762    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X27Y65         LUT6 (Prop_lut6_I3_O)        0.124   228.886 r  tl/datapath_inst/instruction_register/r_reg_reg[6][18]_LDC_i_2/O
                         net (fo=2, routed)           0.533   229.419    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_1
    SLICE_X27Y66         LDCE (SetClr_ldce_CLR_Q)     0.885   230.304 f  tl/datapath_inst/core_register/r_reg_reg[6][18]_LDC/Q
                         net (fo=1, routed)           0.493   230.797    tl/datapath_inst/core_register_n_77
    SLICE_X27Y66         LUT3 (Prop_lut3_I1_O)        0.124   230.921 r  tl/datapath_inst/r_reg[6][18]_C_i_1/O
                         net (fo=3, routed)           1.364   232.285    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_2
    SLICE_X23Y51         LUT6 (Prop_lut6_I1_O)        0.124   232.409 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17/O
                         net (fo=2, routed)           1.422   233.831    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   233.955 r  tl/datapath_inst/core_register/i__carry__3_i_23/O
                         net (fo=1, routed)           0.000   233.955    tl/datapath_inst/core_register/i__carry__3_i_23_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   234.335 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   234.335    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   234.554 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.873   235.427    tl/control_unit_inst/data0[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.295   235.722 r  tl/control_unit_inst/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   235.722    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   235.969 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.889   236.858    tl/control_unit_inst/data1[20]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.299   237.157 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          2.228   239.385    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X24Y51         LUT6 (Prop_lut6_I3_O)        0.124   239.509 r  tl/datapath_inst/instruction_register/r_reg_reg[2][20]_LDC_i_2/O
                         net (fo=2, routed)           0.623   240.132    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_1
    SLICE_X24Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   241.030 f  tl/datapath_inst/core_register/r_reg_reg[2][20]_LDC/Q
                         net (fo=1, routed)           0.796   241.826    tl/datapath_inst/core_register_n_203
    SLICE_X24Y51         LUT3 (Prop_lut3_I1_O)        0.124   241.950 r  tl/datapath_inst/r_reg[2][20]_C_i_1/O
                         net (fo=3, routed)           0.483   242.433    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_2
    SLICE_X25Y52         LUT6 (Prop_lut6_I1_O)        0.124   242.557 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20/O
                         net (fo=2, routed)           1.762   244.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   244.443 r  tl/datapath_inst/core_register/i__carry__4_i_25/O
                         net (fo=1, routed)           0.000   244.443    tl/datapath_inst/core_register/i__carry__4_i_25_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   244.870 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.587   245.457    tl/control_unit_inst/data0[21]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.306   245.763 r  tl/control_unit_inst/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   245.763    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   245.990 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.948   246.939    tl/control_unit_inst/data1[21]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.303   247.242 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          2.369   249.611    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I3_O)        0.124   249.735 r  tl/datapath_inst/instruction_register/r_reg_reg[2][21]_LDC_i_2/O
                         net (fo=2, routed)           0.662   250.397    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_1
    SLICE_X30Y63         LDCE (SetClr_ldce_CLR_Q)     0.898   251.295 f  tl/datapath_inst/core_register/r_reg_reg[2][21]_LDC/Q
                         net (fo=1, routed)           0.519   251.814    tl/datapath_inst/core_register_n_202
    SLICE_X30Y63         LUT3 (Prop_lut3_I1_O)        0.124   251.938 r  tl/datapath_inst/r_reg[2][21]_C_i_1/O
                         net (fo=3, routed)           1.029   252.967    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_2
    SLICE_X30Y58         LUT6 (Prop_lut6_I1_O)        0.124   253.091 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18/O
                         net (fo=2, routed)           1.539   254.630    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   254.754 r  tl/datapath_inst/core_register/i__carry__4_i_24/O
                         net (fo=1, routed)           0.000   254.754    tl/datapath_inst/core_register/i__carry__4_i_24_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   255.332 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.864   256.196    tl/control_unit_inst/data0[22]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.301   256.497 r  tl/control_unit_inst/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   256.497    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   256.745 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.646   257.391    tl/control_unit_inst/data1[22]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.302   257.693 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.300   259.992    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X29Y61         LUT6 (Prop_lut6_I2_O)        0.124   260.116 r  tl/datapath_inst/instruction_register/r_reg_reg[7][22]_LDC_i_2/O
                         net (fo=2, routed)           0.532   260.649    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_1
    SLICE_X29Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   261.534 f  tl/datapath_inst/core_register/r_reg_reg[7][22]_LDC/Q
                         net (fo=1, routed)           0.493   262.027    tl/datapath_inst/core_register_n_41
    SLICE_X29Y62         LUT3 (Prop_lut3_I1_O)        0.124   262.151 r  tl/datapath_inst/r_reg[7][22]_C_i_1/O
                         net (fo=3, routed)           0.990   263.141    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_2
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.124   263.265 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17/O
                         net (fo=2, routed)           1.343   264.607    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.124   264.731 r  tl/datapath_inst/core_register/i__carry__4_i_23/O
                         net (fo=1, routed)           0.000   264.731    tl/datapath_inst/core_register/i__carry__4_i_23_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   265.111 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   265.111    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   265.330 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.701   266.032    tl/control_unit_inst/data0[24]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.295   266.327 r  tl/control_unit_inst/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   266.327    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   266.574 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.392   266.966    tl/control_unit_inst/data1[24]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.299   267.265 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          1.675   268.940    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124   269.064 r  tl/datapath_inst/instruction_register/r_reg_reg[4][24]_LDC_i_2/O
                         net (fo=2, routed)           0.873   269.936    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_1
    SLICE_X41Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   270.821 f  tl/datapath_inst/core_register/r_reg_reg[4][24]_LDC/Q
                         net (fo=1, routed)           0.798   271.620    tl/datapath_inst/core_register_n_135
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.124   271.744 r  tl/datapath_inst/r_reg[4][24]_C_i_1/O
                         net (fo=3, routed)           0.848   272.592    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_2
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124   272.716 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21/O
                         net (fo=2, routed)           1.665   274.380    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I2_O)        0.124   274.504 r  tl/datapath_inst/core_register/i__carry__5_i_12/O
                         net (fo=2, routed)           1.020   275.524    tl/control_unit_inst/_inferred__1/i__carry__5
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.152   275.676 r  tl/control_unit_inst/i__carry__5_i_4/O
                         net (fo=1, routed)           0.000   275.676    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   276.040 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.812   276.852    tl/control_unit_inst/data1[25]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   277.155 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          1.712   278.867    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124   278.991 r  tl/datapath_inst/instruction_register/r_reg_reg[3][25]_LDC_i_2/O
                         net (fo=2, routed)           0.808   279.799    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_1
    SLICE_X38Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   280.697 f  tl/datapath_inst/core_register/r_reg_reg[3][25]_LDC/Q
                         net (fo=1, routed)           0.519   281.216    tl/datapath_inst/core_register_n_166
    SLICE_X38Y55         LUT3 (Prop_lut3_I1_O)        0.124   281.340 r  tl/datapath_inst/r_reg[3][25]_C_i_1/O
                         net (fo=3, routed)           0.810   282.151    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124   282.275 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18/O
                         net (fo=2, routed)           1.317   283.592    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I0_O)        0.124   283.716 r  tl/datapath_inst/core_register/i__carry__5_i_24/O
                         net (fo=1, routed)           0.000   283.716    tl/datapath_inst/core_register/i__carry__5_i_24_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   284.294 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           0.423   284.717    tl/control_unit_inst/data0[26]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.301   285.018 r  tl/control_unit_inst/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   285.018    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   285.266 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.819   286.085    tl/control_unit_inst/data1[26]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.302   286.387 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          2.142   288.530    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.124   288.654 r  tl/datapath_inst/instruction_register/r_reg_reg[7][26]_LDC_i_2/O
                         net (fo=2, routed)           0.919   289.573    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_1
    SLICE_X36Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   290.458 f  tl/datapath_inst/core_register/r_reg_reg[7][26]_LDC/Q
                         net (fo=1, routed)           0.510   290.968    tl/datapath_inst/core_register_n_37
    SLICE_X36Y65         LUT3 (Prop_lut3_I1_O)        0.124   291.092 r  tl/datapath_inst/r_reg[7][26]_C_i_1/O
                         net (fo=3, routed)           1.086   292.178    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_2
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.124   292.302 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17/O
                         net (fo=2, routed)           1.046   293.348    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I2_O)        0.124   293.472 r  tl/datapath_inst/core_register/i__carry__5_i_23/O
                         net (fo=1, routed)           0.000   293.472    tl/datapath_inst/core_register/i__carry__5_i_23_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   293.852 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   293.852    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   294.071 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[0]
                         net (fo=2, routed)           0.869   294.940    tl/control_unit_inst/data0[28]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.295   295.235 r  tl/control_unit_inst/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   295.235    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   295.482 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.296   295.778    tl/control_unit_inst/data1[28]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.299   296.077 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          2.339   298.415    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124   298.539 r  tl/datapath_inst/instruction_register/r_reg_reg[5][28]_LDC_i_2/O
                         net (fo=2, routed)           0.635   299.175    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_1
    SLICE_X40Y67         LDCE (SetClr_ldce_CLR_Q)     0.885   300.060 f  tl/datapath_inst/core_register/r_reg_reg[5][28]_LDC/Q
                         net (fo=1, routed)           0.586   300.646    tl/datapath_inst/core_register_n_99
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124   300.770 r  tl/datapath_inst/r_reg[5][28]_C_i_1/O
                         net (fo=3, routed)           0.875   301.645    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.124   301.769 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18/O
                         net (fo=2, routed)           1.617   303.385    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124   303.509 r  tl/datapath_inst/core_register/i__carry__6_i_24/O
                         net (fo=1, routed)           0.000   303.509    tl/datapath_inst/core_register/i__carry__6_i_24_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   303.936 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[1]
                         net (fo=2, routed)           0.593   304.530    tl/control_unit_inst/data0[29]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.306   304.836 r  tl/control_unit_inst/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   304.836    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   305.063 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.645   305.708    tl/control_unit_inst/data1[29]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   306.011 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.817   307.827    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X39Y63         LUT6 (Prop_lut6_I3_O)        0.124   307.951 r  tl/datapath_inst/instruction_register/r_reg_reg[6][29]_LDC_i_2/O
                         net (fo=2, routed)           0.533   308.484    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_1
    SLICE_X39Y64         LDCE (SetClr_ldce_CLR_Q)     0.885   309.369 f  tl/datapath_inst/core_register/r_reg_reg[6][29]_LDC/Q
                         net (fo=1, routed)           0.807   310.176    tl/datapath_inst/core_register_n_66
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.124   310.300 r  tl/datapath_inst/r_reg[6][29]_C_i_1/O
                         net (fo=3, routed)           1.101   311.401    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_2
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124   311.525 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16/O
                         net (fo=2, routed)           1.468   312.993    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124   313.117 r  tl/datapath_inst/core_register/i__carry__6_i_9/O
                         net (fo=2, routed)           0.859   313.976    tl/control_unit_inst/_inferred__1/i__carry__6_0
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.152   314.128 r  tl/control_unit_inst/i__carry__6_i_2/O
                         net (fo=1, routed)           0.000   314.128    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498   314.626 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.817   315.442    tl/control_unit_inst/data1[30]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.302   315.744 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          1.112   316.856    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X38Y59         LUT6 (Prop_lut6_I3_O)        0.124   316.980 r  tl/datapath_inst/instruction_register/r_reg_reg[2][30]_LDC_i_2/O
                         net (fo=2, routed)           0.662   317.643    tl/datapath_inst/core_register/r_reg_reg[2][30]_C_1
    SLICE_X39Y59         LDCE (SetClr_ldce_CLR_Q)     0.885   318.528 f  tl/datapath_inst/core_register/r_reg_reg[2][30]_LDC/Q
                         net (fo=1, routed)           0.830   319.358    tl/datapath_inst/core_register_n_193
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.124   319.482 r  tl/datapath_inst/r_reg[2][30]_C_i_1/O
                         net (fo=3, routed)           0.639   320.121    tl/datapath_inst/core_register/r_reg_reg[2][30]_C_2
    SLICE_X37Y58         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[2][30]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[4][30]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        320.012ns  (logic 86.899ns (27.155%)  route 233.113ns (72.845%))
  Logic Levels:           293  (CARRY4=67 IBUF=1 LDCE=33 LUT2=4 LUT3=59 LUT4=2 LUT5=58 LUT6=69)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_n_IBUF_inst/O
                         net (fo=515, routed)        13.590    15.079    tl/datapath_inst/instruction_register/rst_n_IBUF
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.203 r  tl/datapath_inst/instruction_register/r_reg_reg[4][3]_LDC_i_2/O
                         net (fo=2, routed)           0.399    15.602    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_1
    SLICE_X39Y30         LDCE (SetClr_ldce_CLR_Q)     0.885    16.487 f  tl/datapath_inst/core_register/r_reg_reg[4][3]_LDC/Q
                         net (fo=1, routed)           0.798    17.286    tl/datapath_inst/core_register_n_156
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.124    17.410 r  tl/datapath_inst/r_reg[4][3]_C_i_1/O
                         net (fo=3, routed)           0.934    18.343    tl/datapath_inst/core_register/r_reg_reg[4][3]_C_2
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20/O
                         net (fo=2, routed)           1.412    19.879    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_20_n_0
    SLICE_X34Y41         LUT5 (Prop_lut5_I2_O)        0.124    20.003 r  tl/datapath_inst/core_register/i__carry_i_15/O
                         net (fo=1, routed)           0.000    20.003    tl/datapath_inst/core_register/i__carry_i_15_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    20.258 r  tl/datapath_inst/core_register/i__carry_i_10/O[3]
                         net (fo=2, routed)           0.655    20.913    tl/control_unit_inst/data0[3]
    SLICE_X35Y41         LUT3 (Prop_lut3_I2_O)        0.307    21.220 r  tl/control_unit_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.220    tl/datapath_inst/alu_inst/S[3]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.621 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.621    tl/datapath_inst/alu_inst/_inferred__1/i__carry_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.934 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.303    22.237    tl/control_unit_inst/data1[7]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.306    22.543 f  tl/control_unit_inst/r_reg_reg[1][7]_LDC_i_6/O
                         net (fo=16, routed)          2.337    24.881    tl/datapath_inst/instruction_register/r_rgf[7]
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.005 r  tl/datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_2/O
                         net (fo=2, routed)           0.625    25.630    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_1
    SLICE_X32Y28         LDCE (SetClr_ldce_CLR_Q)     0.898    26.528 f  tl/datapath_inst/core_register/r_reg_reg[3][7]_LDC/Q
                         net (fo=1, routed)           0.761    27.289    tl/datapath_inst/core_register_n_184
    SLICE_X32Y29         LUT3 (Prop_lut3_I1_O)        0.124    27.413 f  tl/datapath_inst/r_reg[3][7]_C_i_1/O
                         net (fo=3, routed)           1.017    28.430    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_2
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    28.554 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14/O
                         net (fo=2, routed)           1.191    29.745    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_14_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124    29.869 f  tl/datapath_inst/core_register/i__carry__0_i_9/O
                         net (fo=2, routed)           0.801    30.671    tl/control_unit_inst/_inferred__1/i__carry__0_2
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.124    30.795 r  tl/control_unit_inst/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    30.795    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.196 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.196    tl/datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.509 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.303    31.812    tl/control_unit_inst/data1[11]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.306    32.118 f  tl/control_unit_inst/r_reg_reg[1][11]_LDC_i_6/O
                         net (fo=16, routed)          1.582    33.700    tl/datapath_inst/instruction_register/r_rgf[11]
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.124    33.824 r  tl/datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_2/O
                         net (fo=2, routed)           0.677    34.501    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_1
    SLICE_X37Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    35.386 f  tl/datapath_inst/core_register/r_reg_reg[2][11]_LDC/Q
                         net (fo=1, routed)           0.797    36.183    tl/datapath_inst/core_register_n_212
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124    36.307 f  tl/datapath_inst/r_reg[2][11]_C_i_1/O
                         net (fo=3, routed)           0.903    37.210    tl/datapath_inst/core_register/r_reg_reg[2][11]_C_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    37.334 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14/O
                         net (fo=2, routed)           1.264    38.598    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_14_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I0_O)        0.124    38.722 f  tl/datapath_inst/core_register/i__carry__1_i_9/O
                         net (fo=2, routed)           0.820    39.542    tl/control_unit_inst/_inferred__1/i__carry__1_2
    SLICE_X35Y43         LUT3 (Prop_lut3_I1_O)        0.124    39.666 r  tl/control_unit_inst/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    39.666    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[3]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.067 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.067    tl/datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.380 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.323    40.703    tl/control_unit_inst/data1[15]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.306    41.009 f  tl/control_unit_inst/r_reg_reg[1][15]_LDC_i_6/O
                         net (fo=16, routed)          1.805    42.813    tl/datapath_inst/instruction_register/r_rgf[15]
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.937 r  tl/datapath_inst/instruction_register/r_reg_reg[6][15]_LDC_i_2/O
                         net (fo=2, routed)           0.809    43.746    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_1
    SLICE_X22Y38         LDCE (SetClr_ldce_CLR_Q)     0.885    44.631 f  tl/datapath_inst/core_register/r_reg_reg[6][15]_LDC/Q
                         net (fo=1, routed)           0.426    45.057    tl/datapath_inst/core_register_n_80
    SLICE_X22Y39         LUT3 (Prop_lut3_I1_O)        0.124    45.181 f  tl/datapath_inst/r_reg[6][15]_C_i_1/O
                         net (fo=3, routed)           0.432    45.612    tl/datapath_inst/core_register/r_reg_reg[6][15]_C_2
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.124    45.736 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15/O
                         net (fo=2, routed)           1.297    47.033    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_15_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124    47.157 f  tl/datapath_inst/core_register/i__carry__2_i_9/O
                         net (fo=2, routed)           0.803    47.960    tl/control_unit_inst/_inferred__1/i__carry__2_2
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124    48.084 r  tl/control_unit_inst/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    48.084    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[3]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.485 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.485    tl/datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.798 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[3]
                         net (fo=1, routed)           0.669    49.467    tl/control_unit_inst/data1[19]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.306    49.773 f  tl/control_unit_inst/r_reg_reg[1][19]_LDC_i_6/O
                         net (fo=16, routed)          1.763    51.536    tl/datapath_inst/instruction_register/r_rgf[19]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    51.660 r  tl/datapath_inst/instruction_register/r_reg_reg[5][19]_LDC_i_2/O
                         net (fo=2, routed)           0.532    52.192    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_1
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.898    53.090 f  tl/datapath_inst/core_register/r_reg_reg[5][19]_LDC/Q
                         net (fo=1, routed)           0.261    53.351    tl/datapath_inst/core_register_n_108
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.124    53.475 f  tl/datapath_inst/r_reg[5][19]_C_i_1/O
                         net (fo=3, routed)           1.147    54.622    tl/datapath_inst/core_register/r_reg_reg[5][19]_C_2
    SLICE_X31Y49         LUT6 (Prop_lut6_I3_O)        0.124    54.746 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15/O
                         net (fo=2, routed)           0.955    55.701    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_15_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.124    55.825 f  tl/datapath_inst/core_register/i__carry__3_i_9/O
                         net (fo=2, routed)           0.817    56.642    tl/control_unit_inst/_inferred__1/i__carry__3_2
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124    56.766 r  tl/control_unit_inst/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    56.766    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[3]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.167 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    57.167    tl/datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.480 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.417    57.897    tl/control_unit_inst/data1[23]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.306    58.203 f  tl/control_unit_inst/r_reg_reg[1][23]_LDC_i_6/O
                         net (fo=16, routed)          2.139    60.342    tl/datapath_inst/instruction_register/r_rgf[23]
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    60.466 r  tl/datapath_inst/instruction_register/r_reg_reg[7][23]_LDC_i_2/O
                         net (fo=2, routed)           0.673    61.139    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_1
    SLICE_X31Y65         LDCE (SetClr_ldce_CLR_Q)     0.885    62.024 f  tl/datapath_inst/core_register/r_reg_reg[7][23]_LDC/Q
                         net (fo=1, routed)           0.402    62.427    tl/datapath_inst/core_register_n_40
    SLICE_X31Y64         LUT3 (Prop_lut3_I1_O)        0.124    62.551 f  tl/datapath_inst/r_reg[7][23]_C_i_1/O
                         net (fo=3, routed)           1.299    63.850    tl/datapath_inst/core_register/r_reg_reg[7][23]_C_2
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    63.974 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15/O
                         net (fo=2, routed)           0.971    64.944    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_15_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I2_O)        0.124    65.068 f  tl/datapath_inst/core_register/i__carry__4_i_9/O
                         net (fo=2, routed)           0.803    65.871    tl/control_unit_inst/_inferred__1/i__carry__4_2
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.124    65.995 r  tl/control_unit_inst/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000    65.995    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[3]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.396 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    66.396    tl/datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.709 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[3]
                         net (fo=1, routed)           1.022    67.731    tl/control_unit_inst/data1[27]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.306    68.037 f  tl/control_unit_inst/r_reg_reg[1][27]_LDC_i_6/O
                         net (fo=16, routed)          1.345    69.382    tl/datapath_inst/instruction_register/r_rgf[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    69.506 r  tl/datapath_inst/instruction_register/r_reg_reg[3][27]_LDC_i_2/O
                         net (fo=2, routed)           0.717    70.222    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_1
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    71.107 f  tl/datapath_inst/core_register/r_reg_reg[3][27]_LDC/Q
                         net (fo=1, routed)           0.968    72.076    tl/datapath_inst/core_register_n_164
    SLICE_X41Y49         LUT3 (Prop_lut3_I1_O)        0.124    72.200 f  tl/datapath_inst/r_reg[3][27]_C_i_1/O
                         net (fo=3, routed)           0.820    73.020    tl/datapath_inst/core_register/r_reg_reg[3][27]_C_2
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124    73.144 f  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14/O
                         net (fo=2, routed)           0.834    73.977    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_14_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    74.101 f  tl/datapath_inst/core_register/i__carry__5_i_9/O
                         net (fo=2, routed)           0.730    74.831    tl/control_unit_inst/_inferred__1/i__carry__5_2
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.124    74.955 r  tl/control_unit_inst/i__carry__5_i_5/O
                         net (fo=1, routed)           0.000    74.955    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[3]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.356 r  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.356    tl/datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    75.669 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.802    76.472    tl/control_unit_inst/data1[31]
    SLICE_X35Y50         LUT5 (Prop_lut5_I0_O)        0.306    76.778 f  tl/control_unit_inst/r_reg_reg[1][31]_LDC_i_6/O
                         net (fo=16, routed)          1.636    78.414    tl/datapath_inst/instruction_register/r_rgf[31]
    SLICE_X36Y63         LUT6 (Prop_lut6_I5_O)        0.124    78.538 r  tl/datapath_inst/instruction_register/r_reg_reg[5][31]_LDC_i_2/O
                         net (fo=2, routed)           0.542    79.079    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_1
    SLICE_X36Y63         LDCE (SetClr_ldce_CLR_Q)     0.885    79.964 f  tl/datapath_inst/core_register/r_reg_reg[5][31]_LDC/Q
                         net (fo=1, routed)           0.502    80.466    tl/datapath_inst/core_register_n_96
    SLICE_X36Y63         LUT3 (Prop_lut3_I1_O)        0.124    80.590 r  tl/datapath_inst/r_reg[5][31]_C_i_1/O
                         net (fo=3, routed)           1.227    81.817    tl/datapath_inst/core_register/r_reg_reg[5][31]_C_2
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.124    81.941 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20/O
                         net (fo=2, routed)           1.265    83.206    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_20_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    83.330 r  tl/datapath_inst/core_register/i__carry__6_i_21/O
                         net (fo=1, routed)           0.000    83.330    tl/datapath_inst/core_register/i__carry__6_i_21_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    83.706 r  tl/datapath_inst/core_register/i__carry__6_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.706    tl/datapath_inst/core_register/i__carry__6_i_12_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    83.960 f  tl/datapath_inst/core_register/r_data_reg[1]_LDC_i_3/CO[0]
                         net (fo=2, routed)           1.460    85.420    tl/control_unit_inst/data0[32]
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.367    85.787 r  tl/control_unit_inst/r_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.637    86.424    tl/datapath_inst/flags/r_data_reg[1]_C_0
    SLICE_X37Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    87.309 f  tl/datapath_inst/flags/r_data_reg[1]_LDC/Q
                         net (fo=3, routed)           0.882    88.191    tl/datapath_inst/flags/r_data_reg[1]_LDC_n_0
    SLICE_X35Y41         LUT5 (Prop_lut5_I1_O)        0.124    88.315 r  tl/datapath_inst/flags/i__carry_i_9/O
                         net (fo=1, routed)           0.000    88.315    tl/datapath_inst/alu_inst/S[0]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    88.562 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.652    89.215    tl/control_unit_inst/data1[0]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.299    89.514 f  tl/control_unit_inst/r_reg_reg[1][0]_LDC_i_3/O
                         net (fo=16, routed)          1.969    91.483    tl/datapath_inst/instruction_register/r_rgf[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124    91.607 r  tl/datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_2/O
                         net (fo=2, routed)           0.403    92.010    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_1
    SLICE_X36Y26         LDCE (SetClr_ldce_CLR_Q)     0.885    92.895 f  tl/datapath_inst/core_register/r_reg_reg[7][0]_LDC/Q
                         net (fo=1, routed)           0.670    93.565    tl/datapath_inst/core_register_n_63
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    93.689 r  tl/datapath_inst/r_reg[7][0]_C_i_1/O
                         net (fo=3, routed)           1.046    94.735    tl/datapath_inst/core_register/r_reg_reg[7][0]_C_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.124    94.859 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26/O
                         net (fo=1, routed)           1.362    96.221    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_26_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124    96.345 r  tl/datapath_inst/core_register/i__carry_i_14/O
                         net (fo=3, routed)           0.659    97.005    tl/datapath_inst/instruction_register/DI[0]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124    97.129 r  tl/datapath_inst/instruction_register/i__carry_i_18/O
                         net (fo=1, routed)           0.000    97.129    tl/datapath_inst/core_register/S[0]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    97.381 r  tl/datapath_inst/core_register/i__carry_i_10/O[0]
                         net (fo=2, routed)           0.316    97.697    tl/control_unit_inst/data0[0]
    SLICE_X33Y41         LUT4 (Prop_lut4_I3_O)        0.295    97.992 r  tl/control_unit_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.550    98.542    tl/datapath_inst/alu_inst/r_reg_reg[1][0]_LDC_i_3
    SLICE_X35Y41         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    99.140 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.638    99.778    tl/control_unit_inst/data1[1]
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.303   100.081 f  tl/control_unit_inst/r_reg_reg[1][1]_LDC_i_3/O
                         net (fo=16, routed)          1.782   101.863    tl/datapath_inst/instruction_register/r_rgf[1]
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.124   101.987 r  tl/datapath_inst/instruction_register/r_reg_reg[5][1]_LDC_i_2/O
                         net (fo=2, routed)           0.753   102.740    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_1
    SLICE_X43Y27         LDCE (SetClr_ldce_CLR_Q)     0.885   103.625 f  tl/datapath_inst/core_register/r_reg_reg[5][1]_LDC/Q
                         net (fo=1, routed)           0.498   104.123    tl/datapath_inst/core_register_n_126
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.124   104.247 r  tl/datapath_inst/r_reg[5][1]_C_i_1/O
                         net (fo=3, routed)           0.938   105.185    tl/datapath_inst/core_register/r_reg_reg[5][1]_C_2
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.124   105.309 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24/O
                         net (fo=1, routed)           1.210   106.519    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_24_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.124   106.643 r  tl/datapath_inst/core_register/i__carry_i_13/O
                         net (fo=4, routed)           1.046   107.688    tl/datapath_inst/instruction_register/DI[1]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   107.812 r  tl/datapath_inst/instruction_register/i__carry_i_17/O
                         net (fo=1, routed)           0.000   107.812    tl/datapath_inst/core_register/S[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.042 r  tl/datapath_inst/core_register/i__carry_i_10/O[1]
                         net (fo=2, routed)           0.843   108.886    tl/control_unit_inst/data0[1]
    SLICE_X35Y41         LUT5 (Prop_lut5_I2_O)        0.306   109.192 r  tl/control_unit_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000   109.192    tl/datapath_inst/alu_inst/S[1]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   109.772 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.827   110.599    tl/control_unit_inst/data1[2]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.302   110.901 f  tl/control_unit_inst/r_reg_reg[1][2]_LDC_i_3/O
                         net (fo=16, routed)          1.539   112.440    tl/datapath_inst/instruction_register/r_rgf[2]
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124   112.564 r  tl/datapath_inst/instruction_register/r_reg_reg[2][2]_LDC_i_2/O
                         net (fo=2, routed)           0.403   112.967    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_1
    SLICE_X36Y34         LDCE (SetClr_ldce_CLR_Q)     0.885   113.852 f  tl/datapath_inst/core_register/r_reg_reg[2][2]_LDC/Q
                         net (fo=1, routed)           0.670   114.522    tl/datapath_inst/core_register_n_221
    SLICE_X37Y34         LUT3 (Prop_lut3_I1_O)        0.124   114.646 r  tl/datapath_inst/r_reg[2][2]_C_i_1/O
                         net (fo=3, routed)           0.979   115.625    tl/datapath_inst/core_register/r_reg_reg[2][2]_C_2
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124   115.749 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21/O
                         net (fo=1, routed)           1.103   116.852    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry_i_21_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.124   116.976 r  tl/datapath_inst/core_register/i__carry_i_12/O
                         net (fo=4, routed)           1.006   117.982    tl/datapath_inst/instruction_register/DI[2]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.124   118.106 r  tl/datapath_inst/instruction_register/i__carry_i_16/O
                         net (fo=1, routed)           0.000   118.106    tl/datapath_inst/core_register/S[2]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   118.486 r  tl/datapath_inst/core_register/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.486    tl/datapath_inst/core_register/i__carry_i_10_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   118.705 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[0]
                         net (fo=2, routed)           0.701   119.406    tl/control_unit_inst/data0[4]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.295   119.701 r  tl/control_unit_inst/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000   119.701    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   119.948 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.760   120.708    tl/control_unit_inst/data1[4]
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.299   121.007 f  tl/control_unit_inst/r_reg_reg[1][4]_LDC_i_3/O
                         net (fo=16, routed)          1.902   122.908    tl/datapath_inst/instruction_register/r_rgf[4]
    SLICE_X26Y27         LUT6 (Prop_lut6_I5_O)        0.124   123.032 r  tl/datapath_inst/instruction_register/r_reg_reg[3][4]_LDC_i_2/O
                         net (fo=2, routed)           0.487   123.519    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_1
    SLICE_X26Y26         LDCE (SetClr_ldce_CLR_Q)     0.885   124.404 f  tl/datapath_inst/core_register/r_reg_reg[3][4]_LDC/Q
                         net (fo=1, routed)           0.723   125.127    tl/datapath_inst/core_register_n_187
    SLICE_X26Y27         LUT3 (Prop_lut3_I1_O)        0.124   125.251 r  tl/datapath_inst/r_reg[3][4]_C_i_1/O
                         net (fo=3, routed)           1.163   126.413    tl/datapath_inst/core_register/r_reg_reg[3][4]_C_2
    SLICE_X27Y36         LUT6 (Prop_lut6_I0_O)        0.124   126.537 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20/O
                         net (fo=2, routed)           1.320   127.857    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_20_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I0_O)        0.124   127.981 r  tl/datapath_inst/core_register/i__carry__0_i_12/O
                         net (fo=2, routed)           0.942   128.923    tl/control_unit_inst/_inferred__1/i__carry__0
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.152   129.075 r  tl/control_unit_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000   129.075    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   129.439 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.860   130.299    tl/control_unit_inst/data1[5]
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.303   130.602 f  tl/control_unit_inst/r_reg_reg[1][5]_LDC_i_3/O
                         net (fo=16, routed)          1.887   132.489    tl/datapath_inst/instruction_register/r_rgf[5]
    SLICE_X31Y28         LUT6 (Prop_lut6_I3_O)        0.124   132.613 r  tl/datapath_inst/instruction_register/r_reg_reg[6][5]_LDC_i_2/O
                         net (fo=2, routed)           0.528   133.140    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_1
    SLICE_X31Y28         LDCE (SetClr_ldce_CLR_Q)     0.885   134.025 f  tl/datapath_inst/core_register/r_reg_reg[6][5]_LDC/Q
                         net (fo=1, routed)           0.760   134.785    tl/datapath_inst/core_register_n_90
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.124   134.909 r  tl/datapath_inst/r_reg[6][5]_C_i_1/O
                         net (fo=3, routed)           0.977   135.886    tl/datapath_inst/core_register/r_reg_reg[6][5]_C_2
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124   136.010 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19/O
                         net (fo=2, routed)           1.277   137.287    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_19_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   137.411 r  tl/datapath_inst/core_register/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000   137.411    tl/datapath_inst/core_register/i__carry__0_i_24_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   137.989 r  tl/datapath_inst/core_register/i__carry__0_i_13/O[2]
                         net (fo=2, routed)           0.423   138.412    tl/control_unit_inst/data0[6]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.301   138.713 r  tl/control_unit_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000   138.713    tl/datapath_inst/alu_inst/r_reg_reg[1][4]_LDC_i_3_0[2]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   138.961 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.646   139.607    tl/control_unit_inst/data1[6]
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.302   139.909 f  tl/control_unit_inst/r_reg_reg[1][6]_LDC_i_3/O
                         net (fo=16, routed)          1.287   141.195    tl/datapath_inst/instruction_register/r_rgf[6]
    SLICE_X29Y31         LUT6 (Prop_lut6_I3_O)        0.124   141.319 r  tl/datapath_inst/instruction_register/r_reg_reg[6][6]_LDC_i_2/O
                         net (fo=2, routed)           0.639   141.959    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_1
    SLICE_X28Y31         LDCE (SetClr_ldce_CLR_Q)     0.898   142.857 f  tl/datapath_inst/core_register/r_reg_reg[6][6]_LDC/Q
                         net (fo=1, routed)           0.519   143.376    tl/datapath_inst/core_register_n_89
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124   143.500 r  tl/datapath_inst/r_reg[6][6]_C_i_1/O
                         net (fo=3, routed)           1.154   144.654    tl/datapath_inst/core_register/r_reg_reg[6][6]_C_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124   144.778 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17/O
                         net (fo=2, routed)           1.230   146.008    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__0_i_17_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I2_O)        0.124   146.132 r  tl/datapath_inst/core_register/i__carry__0_i_23/O
                         net (fo=1, routed)           0.000   146.132    tl/datapath_inst/core_register/i__carry__0_i_23_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   146.512 r  tl/datapath_inst/core_register/i__carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000   146.512    tl/datapath_inst/core_register/i__carry__0_i_13_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   146.731 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[0]
                         net (fo=2, routed)           0.873   147.604    tl/control_unit_inst/data0[8]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.295   147.899 r  tl/control_unit_inst/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000   147.899    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   148.146 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.870   149.016    tl/control_unit_inst/data1[8]
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.299   149.315 f  tl/control_unit_inst/r_reg_reg[1][8]_LDC_i_3/O
                         net (fo=16, routed)          1.364   150.679    tl/datapath_inst/instruction_register/r_rgf[8]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124   150.803 r  tl/datapath_inst/instruction_register/r_reg_reg[2][8]_LDC_i_2/O
                         net (fo=2, routed)           1.162   151.965    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_1
    SLICE_X41Y37         LDCE (SetClr_ldce_CLR_Q)     0.885   152.850 f  tl/datapath_inst/core_register/r_reg_reg[2][8]_LDC/Q
                         net (fo=1, routed)           0.948   153.798    tl/datapath_inst/core_register_n_215
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124   153.922 r  tl/datapath_inst/r_reg[2][8]_C_i_1/O
                         net (fo=3, routed)           0.965   154.887    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_2
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.124   155.011 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20/O
                         net (fo=2, routed)           1.551   156.562    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_20_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124   156.686 r  tl/datapath_inst/core_register/i__carry__1_i_12/O
                         net (fo=2, routed)           0.783   157.469    tl/control_unit_inst/_inferred__1/i__carry__1
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.150   157.619 r  tl/control_unit_inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000   157.619    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3[0]
    SLICE_X35Y43         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   157.983 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.820   158.803    tl/control_unit_inst/data1[9]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.303   159.106 f  tl/control_unit_inst/r_reg_reg[1][9]_LDC_i_3/O
                         net (fo=16, routed)          2.378   161.484    tl/datapath_inst/instruction_register/r_rgf[9]
    SLICE_X42Y25         LUT6 (Prop_lut6_I5_O)        0.124   161.607 r  tl/datapath_inst/instruction_register/r_reg_reg[5][9]_LDC_i_2/O
                         net (fo=2, routed)           0.677   162.284    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_1
    SLICE_X42Y25         LDCE (SetClr_ldce_CLR_Q)     0.898   163.182 f  tl/datapath_inst/core_register/r_reg_reg[5][9]_LDC/Q
                         net (fo=1, routed)           0.796   163.978    tl/datapath_inst/core_register_n_118
    SLICE_X42Y25         LUT3 (Prop_lut3_I1_O)        0.124   164.102 r  tl/datapath_inst/r_reg[5][9]_C_i_1/O
                         net (fo=3, routed)           1.244   165.347    tl/datapath_inst/core_register/r_reg_reg[5][9]_C_2
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.124   165.471 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19/O
                         net (fo=2, routed)           1.569   167.040    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_19_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   167.164 r  tl/datapath_inst/core_register/i__carry__1_i_24/O
                         net (fo=1, routed)           0.000   167.164    tl/datapath_inst/core_register/i__carry__1_i_24_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   167.742 r  tl/datapath_inst/core_register/i__carry__1_i_13/O[2]
                         net (fo=2, routed)           0.417   168.159    tl/control_unit_inst/data0[10]
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.301   168.460 r  tl/control_unit_inst/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000   168.460    tl/datapath_inst/alu_inst/r_reg_reg[1][8]_LDC_i_3_0[2]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   168.708 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.586   169.294    tl/control_unit_inst/data1[10]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.302   169.596 f  tl/control_unit_inst/r_reg_reg[1][10]_LDC_i_3/O
                         net (fo=16, routed)          1.846   171.442    tl/datapath_inst/instruction_register/r_rgf[10]
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.124   171.566 r  tl/datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_2/O
                         net (fo=2, routed)           0.789   172.355    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_1
    SLICE_X40Y25         LDCE (SetClr_ldce_CLR_Q)     0.885   173.240 f  tl/datapath_inst/core_register/r_reg_reg[7][10]_LDC/Q
                         net (fo=1, routed)           0.510   173.749    tl/datapath_inst/core_register_n_53
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124   173.873 r  tl/datapath_inst/r_reg[7][10]_C_i_1/O
                         net (fo=3, routed)           1.410   175.283    tl/datapath_inst/core_register/r_reg_reg[7][10]_C_2
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.124   175.407 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17/O
                         net (fo=2, routed)           0.695   176.101    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__1_i_17_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I2_O)        0.124   176.225 r  tl/datapath_inst/core_register/i__carry__1_i_23/O
                         net (fo=1, routed)           0.000   176.225    tl/datapath_inst/core_register/i__carry__1_i_23_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   176.605 r  tl/datapath_inst/core_register/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000   176.605    tl/datapath_inst/core_register/i__carry__1_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   176.824 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[0]
                         net (fo=2, routed)           0.641   177.465    tl/control_unit_inst/data0[12]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.295   177.760 r  tl/control_unit_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000   177.760    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   178.007 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.832   178.840    tl/control_unit_inst/data1[12]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.299   179.139 f  tl/control_unit_inst/r_reg_reg[1][12]_LDC_i_3/O
                         net (fo=16, routed)          1.390   180.529    tl/datapath_inst/instruction_register/r_rgf[12]
    SLICE_X23Y44         LUT6 (Prop_lut6_I4_O)        0.124   180.653 r  tl/datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_2/O
                         net (fo=2, routed)           0.401   181.054    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_1
    SLICE_X22Y44         LDCE (SetClr_ldce_CLR_Q)     0.885   181.939 f  tl/datapath_inst/core_register/r_reg_reg[1][12]_LDC/Q
                         net (fo=1, routed)           0.670   182.609    tl/datapath_inst/core_register_n_19
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.124   182.733 r  tl/datapath_inst/r_reg[1][12]_C_i_1/O
                         net (fo=3, routed)           1.000   183.732    tl/datapath_inst/core_register/r_reg_reg[1][12]_C_2
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.124   183.856 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20/O
                         net (fo=2, routed)           1.463   185.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_20_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I0_O)        0.124   185.443 r  tl/datapath_inst/core_register/i__carry__2_i_25/O
                         net (fo=1, routed)           0.000   185.443    tl/datapath_inst/core_register/i__carry__2_i_25_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   185.870 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[1]
                         net (fo=2, routed)           0.593   186.463    tl/control_unit_inst/data0[13]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.306   186.769 r  tl/control_unit_inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000   186.769    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[1]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   186.996 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.948   187.945    tl/control_unit_inst/data1[13]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.303   188.248 f  tl/control_unit_inst/r_reg_reg[1][13]_LDC_i_3/O
                         net (fo=16, routed)          1.746   189.994    tl/datapath_inst/instruction_register/r_rgf[13]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124   190.118 r  tl/datapath_inst/instruction_register/r_reg_reg[7][13]_LDC_i_2/O
                         net (fo=2, routed)           0.501   190.619    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_1
    SLICE_X31Y33         LDCE (SetClr_ldce_CLR_Q)     0.885   191.504 f  tl/datapath_inst/core_register/r_reg_reg[7][13]_LDC/Q
                         net (fo=1, routed)           0.635   192.140    tl/datapath_inst/core_register_n_50
    SLICE_X31Y34         LUT3 (Prop_lut3_I1_O)        0.124   192.264 r  tl/datapath_inst/r_reg[7][13]_C_i_1/O
                         net (fo=3, routed)           0.945   193.208    tl/datapath_inst/core_register/r_reg_reg[7][13]_C_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124   193.332 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19/O
                         net (fo=2, routed)           0.772   194.104    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_19_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   194.228 r  tl/datapath_inst/core_register/i__carry__2_i_24/O
                         net (fo=1, routed)           0.000   194.228    tl/datapath_inst/core_register/i__carry__2_i_24_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   194.806 r  tl/datapath_inst/core_register/i__carry__2_i_13/O[2]
                         net (fo=2, routed)           0.423   195.229    tl/control_unit_inst/data0[14]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.301   195.530 r  tl/control_unit_inst/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000   195.530    tl/datapath_inst/alu_inst/r_reg_reg[1][12]_LDC_i_3_0[2]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   195.778 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.449   196.227    tl/control_unit_inst/data1[14]
    SLICE_X32Y44         LUT5 (Prop_lut5_I0_O)        0.302   196.529 f  tl/control_unit_inst/r_reg_reg[1][14]_LDC_i_3/O
                         net (fo=16, routed)          1.569   198.097    tl/datapath_inst/instruction_register/r_rgf[14]
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.124   198.221 r  tl/datapath_inst/instruction_register/r_reg_reg[7][14]_LDC_i_2/O
                         net (fo=2, routed)           0.639   198.861    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_1
    SLICE_X24Y36         LDCE (SetClr_ldce_CLR_Q)     0.898   199.759 f  tl/datapath_inst/core_register/r_reg_reg[7][14]_LDC/Q
                         net (fo=1, routed)           0.519   200.278    tl/datapath_inst/core_register_n_49
    SLICE_X24Y36         LUT3 (Prop_lut3_I1_O)        0.124   200.402 r  tl/datapath_inst/r_reg[7][14]_C_i_1/O
                         net (fo=3, routed)           1.016   201.418    tl/datapath_inst/core_register/r_reg_reg[7][14]_C_2
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124   201.542 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17/O
                         net (fo=2, routed)           1.299   202.842    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__2_i_17_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.124   202.966 r  tl/datapath_inst/core_register/i__carry__2_i_23/O
                         net (fo=1, routed)           0.000   202.966    tl/datapath_inst/core_register/i__carry__2_i_23_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   203.346 r  tl/datapath_inst/core_register/i__carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000   203.346    tl/datapath_inst/core_register/i__carry__2_i_13_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   203.565 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[0]
                         net (fo=2, routed)           0.701   204.266    tl/control_unit_inst/data0[16]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.295   204.561 r  tl/control_unit_inst/i__carry__3_i_8/O
                         net (fo=1, routed)           0.000   204.561    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[0]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   204.808 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[0]
                         net (fo=1, routed)           0.392   205.200    tl/control_unit_inst/data1[16]
    SLICE_X36Y45         LUT5 (Prop_lut5_I0_O)        0.299   205.499 f  tl/control_unit_inst/r_reg_reg[1][16]_LDC_i_3/O
                         net (fo=16, routed)          2.731   208.230    tl/datapath_inst/instruction_register/r_rgf[16]
    SLICE_X27Y60         LUT6 (Prop_lut6_I5_O)        0.124   208.354 r  tl/datapath_inst/instruction_register/r_reg_reg[5][16]_LDC_i_2/O
                         net (fo=2, routed)           0.488   208.842    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_1
    SLICE_X27Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   209.727 f  tl/datapath_inst/core_register/r_reg_reg[5][16]_LDC/Q
                         net (fo=1, routed)           0.493   210.221    tl/datapath_inst/core_register_n_111
    SLICE_X27Y62         LUT3 (Prop_lut3_I1_O)        0.124   210.345 r  tl/datapath_inst/r_reg[5][16]_C_i_1/O
                         net (fo=3, routed)           1.530   211.875    tl/datapath_inst/core_register/r_reg_reg[5][16]_C_2
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.124   211.999 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21/O
                         net (fo=2, routed)           1.272   213.271    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_21_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   213.395 r  tl/datapath_inst/core_register/i__carry__3_i_25/O
                         net (fo=1, routed)           0.000   213.395    tl/datapath_inst/core_register/i__carry__3_i_25_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   213.822 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[1]
                         net (fo=2, routed)           0.587   214.409    tl/control_unit_inst/data0[17]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.306   214.715 r  tl/control_unit_inst/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000   214.715    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   214.942 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[1]
                         net (fo=1, routed)           0.956   215.898    tl/control_unit_inst/data1[17]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.303   216.201 f  tl/control_unit_inst/r_reg_reg[1][17]_LDC_i_3/O
                         net (fo=16, routed)          1.358   217.559    tl/datapath_inst/instruction_register/r_rgf[17]
    SLICE_X28Y54         LUT6 (Prop_lut6_I5_O)        0.124   217.683 r  tl/datapath_inst/instruction_register/r_reg_reg[3][17]_LDC_i_2/O
                         net (fo=2, routed)           0.782   218.465    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_1
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   219.363 f  tl/datapath_inst/core_register/r_reg_reg[3][17]_LDC/Q
                         net (fo=1, routed)           0.859   220.222    tl/datapath_inst/core_register_n_174
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.124   220.346 r  tl/datapath_inst/r_reg[3][17]_C_i_1/O
                         net (fo=3, routed)           0.811   221.157    tl/datapath_inst/core_register/r_reg_reg[3][17]_C_2
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124   221.281 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18/O
                         net (fo=2, routed)           1.472   222.753    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_18_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.124   222.877 r  tl/datapath_inst/core_register/i__carry__3_i_24/O
                         net (fo=1, routed)           0.000   222.877    tl/datapath_inst/core_register/i__carry__3_i_24_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   223.455 r  tl/datapath_inst/core_register/i__carry__3_i_13/O[2]
                         net (fo=2, routed)           0.590   224.045    tl/control_unit_inst/data0[18]
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.301   224.346 r  tl/control_unit_inst/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000   224.346    tl/datapath_inst/alu_inst/r_reg_reg[1][16]_LDC_i_3_0[2]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   224.594 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.740   225.334    tl/control_unit_inst/data1[18]
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.302   225.636 f  tl/control_unit_inst/r_reg_reg[1][18]_LDC_i_3/O
                         net (fo=16, routed)          3.126   228.762    tl/datapath_inst/instruction_register/r_rgf[18]
    SLICE_X27Y65         LUT6 (Prop_lut6_I3_O)        0.124   228.886 r  tl/datapath_inst/instruction_register/r_reg_reg[6][18]_LDC_i_2/O
                         net (fo=2, routed)           0.533   229.419    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_1
    SLICE_X27Y66         LDCE (SetClr_ldce_CLR_Q)     0.885   230.304 f  tl/datapath_inst/core_register/r_reg_reg[6][18]_LDC/Q
                         net (fo=1, routed)           0.493   230.797    tl/datapath_inst/core_register_n_77
    SLICE_X27Y66         LUT3 (Prop_lut3_I1_O)        0.124   230.921 r  tl/datapath_inst/r_reg[6][18]_C_i_1/O
                         net (fo=3, routed)           1.364   232.285    tl/datapath_inst/core_register/r_reg_reg[6][18]_C_2
    SLICE_X23Y51         LUT6 (Prop_lut6_I1_O)        0.124   232.409 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17/O
                         net (fo=2, routed)           1.422   233.831    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__3_i_17_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I2_O)        0.124   233.955 r  tl/datapath_inst/core_register/i__carry__3_i_23/O
                         net (fo=1, routed)           0.000   233.955    tl/datapath_inst/core_register/i__carry__3_i_23_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   234.335 r  tl/datapath_inst/core_register/i__carry__3_i_13/CO[3]
                         net (fo=1, routed)           0.000   234.335    tl/datapath_inst/core_register/i__carry__3_i_13_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   234.554 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[0]
                         net (fo=2, routed)           0.873   235.427    tl/control_unit_inst/data0[20]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.295   235.722 r  tl/control_unit_inst/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000   235.722    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[0]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   235.969 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.889   236.858    tl/control_unit_inst/data1[20]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.299   237.157 f  tl/control_unit_inst/r_reg_reg[1][20]_LDC_i_3/O
                         net (fo=16, routed)          2.228   239.385    tl/datapath_inst/instruction_register/r_rgf[20]
    SLICE_X24Y51         LUT6 (Prop_lut6_I3_O)        0.124   239.509 r  tl/datapath_inst/instruction_register/r_reg_reg[2][20]_LDC_i_2/O
                         net (fo=2, routed)           0.623   240.132    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_1
    SLICE_X24Y51         LDCE (SetClr_ldce_CLR_Q)     0.898   241.030 f  tl/datapath_inst/core_register/r_reg_reg[2][20]_LDC/Q
                         net (fo=1, routed)           0.796   241.826    tl/datapath_inst/core_register_n_203
    SLICE_X24Y51         LUT3 (Prop_lut3_I1_O)        0.124   241.950 r  tl/datapath_inst/r_reg[2][20]_C_i_1/O
                         net (fo=3, routed)           0.483   242.433    tl/datapath_inst/core_register/r_reg_reg[2][20]_C_2
    SLICE_X25Y52         LUT6 (Prop_lut6_I1_O)        0.124   242.557 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20/O
                         net (fo=2, routed)           1.762   244.319    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_20_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   244.443 r  tl/datapath_inst/core_register/i__carry__4_i_25/O
                         net (fo=1, routed)           0.000   244.443    tl/datapath_inst/core_register/i__carry__4_i_25_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   244.870 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[1]
                         net (fo=2, routed)           0.587   245.457    tl/control_unit_inst/data0[21]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.306   245.763 r  tl/control_unit_inst/i__carry__4_i_7/O
                         net (fo=1, routed)           0.000   245.763    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[1]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   245.990 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.948   246.939    tl/control_unit_inst/data1[21]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.303   247.242 f  tl/control_unit_inst/r_reg_reg[1][21]_LDC_i_3/O
                         net (fo=16, routed)          2.369   249.611    tl/datapath_inst/instruction_register/r_rgf[21]
    SLICE_X31Y63         LUT6 (Prop_lut6_I3_O)        0.124   249.735 r  tl/datapath_inst/instruction_register/r_reg_reg[2][21]_LDC_i_2/O
                         net (fo=2, routed)           0.662   250.397    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_1
    SLICE_X30Y63         LDCE (SetClr_ldce_CLR_Q)     0.898   251.295 f  tl/datapath_inst/core_register/r_reg_reg[2][21]_LDC/Q
                         net (fo=1, routed)           0.519   251.814    tl/datapath_inst/core_register_n_202
    SLICE_X30Y63         LUT3 (Prop_lut3_I1_O)        0.124   251.938 r  tl/datapath_inst/r_reg[2][21]_C_i_1/O
                         net (fo=3, routed)           1.029   252.967    tl/datapath_inst/core_register/r_reg_reg[2][21]_C_2
    SLICE_X30Y58         LUT6 (Prop_lut6_I1_O)        0.124   253.091 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18/O
                         net (fo=2, routed)           1.539   254.630    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_18_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124   254.754 r  tl/datapath_inst/core_register/i__carry__4_i_24/O
                         net (fo=1, routed)           0.000   254.754    tl/datapath_inst/core_register/i__carry__4_i_24_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   255.332 r  tl/datapath_inst/core_register/i__carry__4_i_13/O[2]
                         net (fo=2, routed)           0.864   256.196    tl/control_unit_inst/data0[22]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.301   256.497 r  tl/control_unit_inst/i__carry__4_i_6/O
                         net (fo=1, routed)           0.000   256.497    tl/datapath_inst/alu_inst/r_reg_reg[1][20]_LDC_i_3_0[2]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   256.745 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__4/O[2]
                         net (fo=1, routed)           0.646   257.391    tl/control_unit_inst/data1[22]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.302   257.693 f  tl/control_unit_inst/r_reg_reg[1][22]_LDC_i_3/O
                         net (fo=16, routed)          2.300   259.992    tl/datapath_inst/instruction_register/r_rgf[22]
    SLICE_X29Y61         LUT6 (Prop_lut6_I2_O)        0.124   260.116 r  tl/datapath_inst/instruction_register/r_reg_reg[7][22]_LDC_i_2/O
                         net (fo=2, routed)           0.532   260.649    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_1
    SLICE_X29Y62         LDCE (SetClr_ldce_CLR_Q)     0.885   261.534 f  tl/datapath_inst/core_register/r_reg_reg[7][22]_LDC/Q
                         net (fo=1, routed)           0.493   262.027    tl/datapath_inst/core_register_n_41
    SLICE_X29Y62         LUT3 (Prop_lut3_I1_O)        0.124   262.151 r  tl/datapath_inst/r_reg[7][22]_C_i_1/O
                         net (fo=3, routed)           0.990   263.141    tl/datapath_inst/core_register/r_reg_reg[7][22]_C_2
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.124   263.265 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17/O
                         net (fo=2, routed)           1.343   264.607    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__4_i_17_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.124   264.731 r  tl/datapath_inst/core_register/i__carry__4_i_23/O
                         net (fo=1, routed)           0.000   264.731    tl/datapath_inst/core_register/i__carry__4_i_23_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   265.111 r  tl/datapath_inst/core_register/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000   265.111    tl/datapath_inst/core_register/i__carry__4_i_13_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   265.330 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[0]
                         net (fo=2, routed)           0.701   266.032    tl/control_unit_inst/data0[24]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.295   266.327 r  tl/control_unit_inst/i__carry__5_i_8/O
                         net (fo=1, routed)           0.000   266.327    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   266.574 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[0]
                         net (fo=1, routed)           0.392   266.966    tl/control_unit_inst/data1[24]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.299   267.265 f  tl/control_unit_inst/r_reg_reg[1][24]_LDC_i_3/O
                         net (fo=16, routed)          1.675   268.940    tl/datapath_inst/instruction_register/r_rgf[24]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124   269.064 r  tl/datapath_inst/instruction_register/r_reg_reg[4][24]_LDC_i_2/O
                         net (fo=2, routed)           0.873   269.936    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_1
    SLICE_X41Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   270.821 f  tl/datapath_inst/core_register/r_reg_reg[4][24]_LDC/Q
                         net (fo=1, routed)           0.798   271.620    tl/datapath_inst/core_register_n_135
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.124   271.744 r  tl/datapath_inst/r_reg[4][24]_C_i_1/O
                         net (fo=3, routed)           0.848   272.592    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_2
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124   272.716 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21/O
                         net (fo=2, routed)           1.665   274.380    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_21_n_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I2_O)        0.124   274.504 r  tl/datapath_inst/core_register/i__carry__5_i_12/O
                         net (fo=2, routed)           1.020   275.524    tl/control_unit_inst/_inferred__1/i__carry__5
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.152   275.676 r  tl/control_unit_inst/i__carry__5_i_4/O
                         net (fo=1, routed)           0.000   275.676    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3[0]
    SLICE_X35Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364   276.040 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.812   276.852    tl/control_unit_inst/data1[25]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   277.155 f  tl/control_unit_inst/r_reg_reg[1][25]_LDC_i_3/O
                         net (fo=16, routed)          1.712   278.867    tl/datapath_inst/instruction_register/r_rgf[25]
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124   278.991 r  tl/datapath_inst/instruction_register/r_reg_reg[3][25]_LDC_i_2/O
                         net (fo=2, routed)           0.808   279.799    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_1
    SLICE_X38Y55         LDCE (SetClr_ldce_CLR_Q)     0.898   280.697 f  tl/datapath_inst/core_register/r_reg_reg[3][25]_LDC/Q
                         net (fo=1, routed)           0.519   281.216    tl/datapath_inst/core_register_n_166
    SLICE_X38Y55         LUT3 (Prop_lut3_I1_O)        0.124   281.340 r  tl/datapath_inst/r_reg[3][25]_C_i_1/O
                         net (fo=3, routed)           0.810   282.151    tl/datapath_inst/core_register/r_reg_reg[3][25]_C_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124   282.275 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18/O
                         net (fo=2, routed)           1.317   283.592    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_18_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I0_O)        0.124   283.716 r  tl/datapath_inst/core_register/i__carry__5_i_24/O
                         net (fo=1, routed)           0.000   283.716    tl/datapath_inst/core_register/i__carry__5_i_24_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   284.294 r  tl/datapath_inst/core_register/i__carry__5_i_13/O[2]
                         net (fo=2, routed)           0.423   284.717    tl/control_unit_inst/data0[26]
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.301   285.018 r  tl/control_unit_inst/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000   285.018    tl/datapath_inst/alu_inst/r_reg_reg[1][24]_LDC_i_3_0[2]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   285.266 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.819   286.085    tl/control_unit_inst/data1[26]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.302   286.387 f  tl/control_unit_inst/r_reg_reg[1][26]_LDC_i_3/O
                         net (fo=16, routed)          2.142   288.530    tl/datapath_inst/instruction_register/r_rgf[26]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.124   288.654 r  tl/datapath_inst/instruction_register/r_reg_reg[7][26]_LDC_i_2/O
                         net (fo=2, routed)           0.919   289.573    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_1
    SLICE_X36Y65         LDCE (SetClr_ldce_CLR_Q)     0.885   290.458 f  tl/datapath_inst/core_register/r_reg_reg[7][26]_LDC/Q
                         net (fo=1, routed)           0.510   290.968    tl/datapath_inst/core_register_n_37
    SLICE_X36Y65         LUT3 (Prop_lut3_I1_O)        0.124   291.092 r  tl/datapath_inst/r_reg[7][26]_C_i_1/O
                         net (fo=3, routed)           1.086   292.178    tl/datapath_inst/core_register/r_reg_reg[7][26]_C_2
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.124   292.302 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17/O
                         net (fo=2, routed)           1.046   293.348    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__5_i_17_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I2_O)        0.124   293.472 r  tl/datapath_inst/core_register/i__carry__5_i_23/O
                         net (fo=1, routed)           0.000   293.472    tl/datapath_inst/core_register/i__carry__5_i_23_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   293.852 r  tl/datapath_inst/core_register/i__carry__5_i_13/CO[3]
                         net (fo=1, routed)           0.000   293.852    tl/datapath_inst/core_register/i__carry__5_i_13_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   294.071 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[0]
                         net (fo=2, routed)           0.869   294.940    tl/control_unit_inst/data0[28]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.295   295.235 r  tl/control_unit_inst/i__carry__6_i_7/O
                         net (fo=1, routed)           0.000   295.235    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[0]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   295.482 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.296   295.778    tl/control_unit_inst/data1[28]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.299   296.077 f  tl/control_unit_inst/r_reg_reg[1][28]_LDC_i_3/O
                         net (fo=16, routed)          2.339   298.415    tl/datapath_inst/instruction_register/r_rgf[28]
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124   298.539 r  tl/datapath_inst/instruction_register/r_reg_reg[5][28]_LDC_i_2/O
                         net (fo=2, routed)           0.635   299.175    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_1
    SLICE_X40Y67         LDCE (SetClr_ldce_CLR_Q)     0.885   300.060 f  tl/datapath_inst/core_register/r_reg_reg[5][28]_LDC/Q
                         net (fo=1, routed)           0.586   300.646    tl/datapath_inst/core_register_n_99
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124   300.770 r  tl/datapath_inst/r_reg[5][28]_C_i_1/O
                         net (fo=3, routed)           0.875   301.645    tl/datapath_inst/core_register/r_reg_reg[5][28]_C_2
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.124   301.769 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18/O
                         net (fo=2, routed)           1.617   303.385    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_18_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124   303.509 r  tl/datapath_inst/core_register/i__carry__6_i_24/O
                         net (fo=1, routed)           0.000   303.509    tl/datapath_inst/core_register/i__carry__6_i_24_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   303.936 r  tl/datapath_inst/core_register/i__carry__6_i_12/O[1]
                         net (fo=2, routed)           0.593   304.530    tl/control_unit_inst/data0[29]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.306   304.836 r  tl/control_unit_inst/i__carry__6_i_6/O
                         net (fo=1, routed)           0.000   304.836    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3_0[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   305.063 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.645   305.708    tl/control_unit_inst/data1[29]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.303   306.011 f  tl/control_unit_inst/r_reg_reg[1][29]_LDC_i_3/O
                         net (fo=16, routed)          1.817   307.827    tl/datapath_inst/instruction_register/r_rgf[29]
    SLICE_X39Y63         LUT6 (Prop_lut6_I3_O)        0.124   307.951 r  tl/datapath_inst/instruction_register/r_reg_reg[6][29]_LDC_i_2/O
                         net (fo=2, routed)           0.533   308.484    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_1
    SLICE_X39Y64         LDCE (SetClr_ldce_CLR_Q)     0.885   309.369 f  tl/datapath_inst/core_register/r_reg_reg[6][29]_LDC/Q
                         net (fo=1, routed)           0.807   310.176    tl/datapath_inst/core_register_n_66
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.124   310.300 r  tl/datapath_inst/r_reg[6][29]_C_i_1/O
                         net (fo=3, routed)           1.101   311.401    tl/datapath_inst/core_register/r_reg_reg[6][29]_C_2
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124   311.525 r  tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16/O
                         net (fo=2, routed)           1.468   312.993    tl/datapath_inst/core_register/r_reg_inferred__0/i__carry__6_i_16_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I2_O)        0.124   313.117 r  tl/datapath_inst/core_register/i__carry__6_i_9/O
                         net (fo=2, routed)           0.859   313.976    tl/control_unit_inst/_inferred__1/i__carry__6_0
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.152   314.128 r  tl/control_unit_inst/i__carry__6_i_2/O
                         net (fo=1, routed)           0.000   314.128    tl/datapath_inst/alu_inst/r_reg_reg[1][28]_LDC_i_3[1]
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498   314.626 f  tl/datapath_inst/alu_inst/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.817   315.442    tl/control_unit_inst/data1[30]
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.302   315.744 f  tl/control_unit_inst/r_reg_reg[1][30]_LDC_i_3/O
                         net (fo=16, routed)          1.330   317.074    tl/datapath_inst/instruction_register/r_rgf[30]
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124   317.198 r  tl/datapath_inst/instruction_register/r_reg_reg[4][30]_LDC_i_2/O
                         net (fo=2, routed)           0.708   317.906    tl/datapath_inst/core_register/r_reg_reg[4][30]_C_1
    SLICE_X40Y56         LDCE (SetClr_ldce_CLR_Q)     0.885   318.791 f  tl/datapath_inst/core_register/r_reg_reg[4][30]_LDC/Q
                         net (fo=1, routed)           0.502   319.293    tl/datapath_inst/core_register_n_129
    SLICE_X40Y56         LUT3 (Prop_lut3_I1_O)        0.124   319.417 r  tl/datapath_inst/r_reg[4][30]_C_i_1/O
                         net (fo=3, routed)           0.594   320.011    tl/datapath_inst/core_register/r_reg_reg[4][30]_C_2
    SLICE_X41Y56         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[4][30]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tl/control_unit_inst/r_execute_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tl/control_unit_inst/r_we_cr_reg_rep__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.186ns (70.395%)  route 0.078ns (29.605%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDPE                         0.000     0.000 r  tl/control_unit_inst/r_execute_reg[2]/C
    SLICE_X36Y43         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  tl/control_unit_inst/r_execute_reg[2]/Q
                         net (fo=10, routed)          0.078     0.219    tl/control_unit_inst/p_0_in0
    SLICE_X37Y43         LUT6 (Prop_lut6_I3_O)        0.045     0.264 r  tl/control_unit_inst/r_we_cr_rep__0_i_1/O
                         net (fo=1, routed)           0.000     0.264    tl/control_unit_inst/r_we_cr_rep__0_i_1_n_0
    SLICE_X37Y43         FDCE                                         r  tl/control_unit_inst/r_we_cr_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/core_register/r_reg_reg[2][8]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[2][8]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDPE                         0.000     0.000 r  tl/datapath_inst/core_register/r_reg_reg[2][8]_P/C
    SLICE_X40Y38         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tl/datapath_inst/core_register/r_reg_reg[2][8]_P/Q
                         net (fo=1, routed)           0.086     0.227    tl/datapath_inst/core_register_n_687
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  tl/datapath_inst/r_reg[2][8]_C_i_1/O
                         net (fo=3, routed)           0.000     0.272    tl/datapath_inst/core_register/r_reg_reg[2][8]_C_2
    SLICE_X41Y38         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[2][8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/core_register/r_reg_reg[4][24]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[4][24]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDPE                         0.000     0.000 r  tl/datapath_inst/core_register/r_reg_reg[4][24]_P/C
    SLICE_X40Y64         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tl/datapath_inst/core_register/r_reg_reg[4][24]_P/Q
                         net (fo=1, routed)           0.086     0.227    tl/datapath_inst/core_register_n_527
    SLICE_X41Y64         LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  tl/datapath_inst/r_reg[4][24]_C_i_1/O
                         net (fo=3, routed)           0.000     0.272    tl/datapath_inst/core_register/r_reg_reg[4][24]_C_2
    SLICE_X41Y64         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[4][24]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/core_register/r_reg_reg[0][26]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[0][26]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDPE                         0.000     0.000 r  tl/datapath_inst/core_register/r_reg_reg[0][26]_P/C
    SLICE_X43Y54         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tl/datapath_inst/core_register/r_reg_reg[0][26]_P/Q
                         net (fo=1, routed)           0.087     0.228    tl/datapath_inst/core_register_n_715
    SLICE_X42Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  tl/datapath_inst/r_reg[0][26]_C_i_1/O
                         net (fo=3, routed)           0.000     0.273    tl/datapath_inst/core_register/r_reg_reg[0][26]_C_2
    SLICE_X42Y54         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[0][26]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/core_register/r_reg_reg[2][14]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[2][14]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDPE                         0.000     0.000 r  tl/datapath_inst/core_register/r_reg_reg[2][14]_P/C
    SLICE_X29Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tl/datapath_inst/core_register/r_reg_reg[2][14]_P/Q
                         net (fo=1, routed)           0.087     0.228    tl/datapath_inst/core_register_n_675
    SLICE_X28Y48         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  tl/datapath_inst/r_reg[2][14]_C_i_1/O
                         net (fo=3, routed)           0.000     0.273    tl/datapath_inst/core_register/r_reg_reg[2][14]_C_2
    SLICE_X28Y48         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[2][14]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/core_register/r_reg_reg[3][7]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[3][7]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDPE                         0.000     0.000 r  tl/datapath_inst/core_register/r_reg_reg[3][7]_P/C
    SLICE_X33Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tl/datapath_inst/core_register/r_reg_reg[3][7]_P/Q
                         net (fo=1, routed)           0.087     0.228    tl/datapath_inst/core_register_n_625
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  tl/datapath_inst/r_reg[3][7]_C_i_1/O
                         net (fo=3, routed)           0.000     0.273    tl/datapath_inst/core_register/r_reg_reg[3][7]_C_2
    SLICE_X32Y29         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[3][7]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/core_register/r_reg_reg[4][19]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[4][19]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE                         0.000     0.000 r  tl/datapath_inst/core_register/r_reg_reg[4][19]_C/C
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tl/datapath_inst/core_register/r_reg_reg[4][19]_C/Q
                         net (fo=1, routed)           0.087     0.228    tl/datapath_inst/core_register_n_536
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.045     0.273 r  tl/datapath_inst/r_reg[4][19]_C_i_1/O
                         net (fo=3, routed)           0.000     0.273    tl/datapath_inst/core_register/r_reg_reg[4][19]_C_2
    SLICE_X30Y51         FDPE                                         r  tl/datapath_inst/core_register/r_reg_reg[4][19]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/core_register/r_reg_reg[6][2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[6][2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDPE                         0.000     0.000 r  tl/datapath_inst/core_register/r_reg_reg[6][2]_P/C
    SLICE_X35Y28         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tl/datapath_inst/core_register/r_reg_reg[6][2]_P/Q
                         net (fo=1, routed)           0.087     0.228    tl/datapath_inst/core_register_n_443
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  tl/datapath_inst/r_reg[6][2]_C_i_1/O
                         net (fo=3, routed)           0.000     0.273    tl/datapath_inst/core_register/r_reg_reg[6][2]_C_2
    SLICE_X34Y28         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[6][2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/control_unit_inst/FSM_onehot_r_nstate_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tl/control_unit_inst/FSM_onehot_r_nstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.115%)  route 0.150ns (53.885%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE                         0.000     0.000 r  tl/control_unit_inst/FSM_onehot_r_nstate_reg[1]/C
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tl/control_unit_inst/FSM_onehot_r_nstate_reg[1]/Q
                         net (fo=4, routed)           0.150     0.278    tl/control_unit_inst/r_we_ir_0
    SLICE_X37Y44         FDCE                                         r  tl/control_unit_inst/FSM_onehot_r_nstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tl/datapath_inst/core_register/r_reg_reg[0][12]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            tl/datapath_inst/core_register/r_reg_reg[0][12]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDPE                         0.000     0.000 r  tl/datapath_inst/core_register/r_reg_reg[0][12]_P/C
    SLICE_X23Y42         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tl/datapath_inst/core_register/r_reg_reg[0][12]_P/Q
                         net (fo=1, routed)           0.097     0.238    tl/datapath_inst/core_register_n_743
    SLICE_X22Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  tl/datapath_inst/r_reg[0][12]_C_i_1/O
                         net (fo=3, routed)           0.000     0.283    tl/datapath_inst/core_register/r_reg_reg[0][12]_C_2
    SLICE_X22Y42         FDCE                                         r  tl/datapath_inst/core_register/r_reg_reg[0][12]_C/D
  -------------------------------------------------------------------    -------------------





