

================================================================
== Vitis HLS Report for 'TOP_Pipeline_VITIS_LOOP_461_1'
================================================================
* Date:           Wed May 25 23:55:41 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  7.104 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        6|        6|  0.180 us|  0.180 us|    6|    6|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_461_1  |        4|        4|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1127|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       5|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       5|    1194|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_42_64_1_1_U1  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U2  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  40|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln461_fu_124_p2       |         +|   0|  0|   10|           3|           1|
    |add_ln590_1_fu_527_p2     |         +|   0|  0|   19|          12|           5|
    |add_ln590_fu_232_p2       |         +|   0|  0|   19|          12|           5|
    |F2_1_fu_515_p2            |         -|   0|  0|   19|          11|          12|
    |F2_fu_220_p2              |         -|   0|  0|   19|          11|          12|
    |man_V_10_fu_495_p2        |         -|   0|  0|   61|           1|          54|
    |man_V_7_fu_200_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln590_1_fu_533_p2     |         -|   0|  0|   19|           4|          12|
    |sub_ln590_fu_238_p2       |         -|   0|  0|   19|           4|          12|
    |and_ln590_1_fu_647_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln590_fu_352_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln591_1_fu_629_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln591_fu_334_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln594_1_fu_653_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln594_fu_358_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln612_1_fu_671_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln612_fu_376_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln595_1_fu_587_p2    |      ashr|   0|  0|  159|          54|          54|
    |ashr_ln595_fu_292_p2      |      ashr|   0|  0|  159|          54|          54|
    |icmp_ln461_fu_118_p2      |      icmp|   0|  0|    9|           3|           4|
    |icmp_ln580_1_fu_509_p2    |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln580_fu_214_p2      |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln590_1_fu_521_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln590_fu_226_p2      |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln591_1_fu_551_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln591_fu_256_p2      |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln594_1_fu_561_p2    |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln594_fu_266_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln612_1_fu_577_p2    |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln612_fu_282_p2      |      icmp|   0|  0|   11|           8|           1|
    |or_ln580_1_fu_420_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln580_2_fu_685_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln580_3_fu_715_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln580_fu_390_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln590_1_fu_659_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln590_fu_364_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln591_1_fu_635_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln591_fu_340_p2        |        or|   0|  0|    2|           1|           1|
    |man_V_11_fu_501_p3        |    select|   0|  0|   52|           1|          54|
    |man_V_8_fu_206_p3         |    select|   0|  0|   52|           1|          54|
    |select_ln580_1_fu_396_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_2_fu_404_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_3_fu_412_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_5_fu_677_p3  |    select|   0|  0|   16|           1|           1|
    |select_ln580_6_fu_691_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_7_fu_699_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_8_fu_707_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_fu_382_p3    |    select|   0|  0|   16|           1|           1|
    |select_ln597_1_fu_605_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln597_fu_310_p3    |    select|   0|  0|    2|           1|           2|
    |sh_amt_1_fu_539_p3        |    select|   0|  0|   11|           1|          12|
    |sh_amt_fu_244_p3          |    select|   0|  0|   11|           1|          12|
    |xxi_d0                    |    select|   0|  0|   16|           1|          16|
    |xxr_d0                    |    select|   0|  0|   16|           1|          16|
    |shl_ln613_1_fu_617_p2     |       shl|   0|  0|   35|          16|          16|
    |shl_ln613_fu_322_p2       |       shl|   0|  0|   35|          16|          16|
    |xor_ln580_1_fu_623_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln580_fu_328_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln590_1_fu_665_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln590_fu_370_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln591_1_fu_641_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln591_fu_346_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1127|         454|         637|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    3|          6|
    |i_fu_80               |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    7|         14|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_80      |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_461_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_461_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_461_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_461_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_461_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_461_1|  return value|
|xxr_address0  |  out|    2|   ap_memory|                            xxr|         array|
|xxr_ce0       |  out|    1|   ap_memory|                            xxr|         array|
|xxr_we0       |  out|    1|   ap_memory|                            xxr|         array|
|xxr_d0        |  out|   16|   ap_memory|                            xxr|         array|
|xxi_address0  |  out|    2|   ap_memory|                            xxi|         array|
|xxi_ce0       |  out|    1|   ap_memory|                            xxi|         array|
|xxi_we0       |  out|    1|   ap_memory|                            xxi|         array|
|xxi_d0        |  out|   16|   ap_memory|                            xxi|         array|
+--------------+-----+-----+------------+-------------------------------+--------------+

