vendor_name = ModelSim
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/encoder4.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/encoder4_test.vwf
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/register2.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/register2_test.vwf
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/counter_test.vwf
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/counter3.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/edge_det.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/edge_det_test.vwf
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/comparator.vhd
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/comparator_test.vwf
source_file = 1, E:/ALTERA_PROJECTS/VHDL-LAB/db/elevator.cbx.xml
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/91/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = comparator
instance = comp, \floor[2]~I\, floor[2], comparator, 1
instance = comp, \target[2]~I\, target[2], comparator, 1
instance = comp, \target[1]~I\, target[1], comparator, 1
instance = comp, \floor[1]~I\, floor[1], comparator, 1
instance = comp, \sense~7\, sense~7, comparator, 1
instance = comp, \floor[0]~I\, floor[0], comparator, 1
instance = comp, \target[0]~I\, target[0], comparator, 1
instance = comp, \sense~6\, sense~6, comparator, 1
instance = comp, \motor~7\, motor~7, comparator, 1
instance = comp, \motor~6\, motor~6, comparator, 1
instance = comp, \sense~I\, sense, comparator, 1
instance = comp, \motor~I\, motor, comparator, 1
