//
// Generated by Bluespec Compiler, version 2019.05.beta2 (build a88bf40db, 2019-05-24)
//
//
//
//
// Ports:
// Name                         I/O  size props
// master1_HADDR                  O    32 reg
// master1_HBURST                 O     3 const
// master1_HMASTLOCK              O     1 const
// master1_HPROT                  O     4 const
// master1_HSIZE                  O     3 reg
// master1_HTRANS                 O     2 reg
// master1_HWDATA                 O    32 reg
// master1_HWRITE                 O     1 reg
// jtag_tdo                       O     1
// RDY_set_watch_tohost           O     1 const
// mv_tohost_value                O    64 reg
// RDY_mv_tohost_value            O     1 const
// CLK_jtag_tclk_out              O     1 clock
// CLK_GATE_jtag_tclk_out         O     1 const
// RST_N_ndm_reset                O     1 reset
// dmi_reset                      I     1 reset
// CLK                            I     1 clock
// RST_N                          I     1 reset
// master1_HRDATA                 I    32
// master1_HREADY                 I     1
// master1_HRESP                  I     1
// cpu_external_interrupt_req     I    32
// jtag_tdi                       I     1
// jtag_tms                       I     1
// jtag_tclk                      I     1
// set_watch_tohost_watch_tohost  I     1 reg
// set_watch_tohost_tohost_addr   I    64 reg
// EN_set_watch_tohost            I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkBSCore(dmi_reset,
		CLK,
		RST_N,

		master1_HADDR,

		master1_HBURST,

		master1_HMASTLOCK,

		master1_HPROT,

		master1_HSIZE,

		master1_HTRANS,

		master1_HWDATA,

		master1_HWRITE,

		master1_HRDATA,

		master1_HREADY,

		master1_HRESP,

		cpu_external_interrupt_req,

		jtag_tdi,

		jtag_tms,

		jtag_tclk,

		jtag_tdo,

		set_watch_tohost_watch_tohost,
		set_watch_tohost_tohost_addr,
		EN_set_watch_tohost,
		RDY_set_watch_tohost,

		mv_tohost_value,
		RDY_mv_tohost_value,

		CLK_jtag_tclk_out,
		CLK_GATE_jtag_tclk_out,

		RST_N_ndm_reset);
  input  dmi_reset;
  input  CLK;
  input  RST_N;

  // value method master1_haddr
  output [31 : 0] master1_HADDR;

  // value method master1_hburst
  output [2 : 0] master1_HBURST;

  // value method master1_hmastlock
  output master1_HMASTLOCK;

  // value method master1_hprot
  output [3 : 0] master1_HPROT;

  // value method master1_hsize
  output [2 : 0] master1_HSIZE;

  // value method master1_htrans
  output [1 : 0] master1_HTRANS;

  // value method master1_hwdata
  output [31 : 0] master1_HWDATA;

  // value method master1_hwrite
  output master1_HWRITE;

  // action method master1_hrdata
  input  [31 : 0] master1_HRDATA;

  // action method master1_hready
  input  master1_HREADY;

  // action method master1_hresp
  input  master1_HRESP;

  // action method interrupt_reqs
  input  [31 : 0] cpu_external_interrupt_req;

  // action method jtag_tdi
  input  jtag_tdi;

  // action method jtag_tms
  input  jtag_tms;

  // action method jtag_tclk
  input  jtag_tclk;

  // value method jtag_tdo
  output jtag_tdo;

  // action method set_watch_tohost
  input  set_watch_tohost_watch_tohost;
  input  [63 : 0] set_watch_tohost_tohost_addr;
  input  EN_set_watch_tohost;
  output RDY_set_watch_tohost;

  // value method mv_tohost_value
  output [63 : 0] mv_tohost_value;
  output RDY_mv_tohost_value;

  // oscillator and gates for output clock CLK_jtag_tclk_out
  output CLK_jtag_tclk_out;
  output CLK_GATE_jtag_tclk_out;

  // output resets
  output RST_N_ndm_reset;

  // signals for module outputs
  wire [63 : 0] mv_tohost_value;
  wire [31 : 0] master1_HADDR, master1_HWDATA;
  wire [3 : 0] master1_HPROT;
  wire [2 : 0] master1_HBURST, master1_HSIZE;
  wire [1 : 0] master1_HTRANS;
  wire CLK_GATE_jtag_tclk_out,
       CLK_jtag_tclk_out,
       RDY_mv_tohost_value,
       RDY_set_watch_tohost,
       RST_N_ndm_reset,
       jtag_tdo,
       master1_HMASTLOCK,
       master1_HWRITE;

  // inlined wires
  wire [40 : 0] bus_dmi_req_data_wire$wget;
  wire bus_dmi_rsp_fifof_enqueueing$whas;

  // register bus_dmi_rsp_fifof_cntr_r
  reg [1 : 0] bus_dmi_rsp_fifof_cntr_r;
  wire [1 : 0] bus_dmi_rsp_fifof_cntr_r$D_IN;
  wire bus_dmi_rsp_fifof_cntr_r$EN;

  // register bus_dmi_rsp_fifof_q_0
  reg [33 : 0] bus_dmi_rsp_fifof_q_0;
  reg [33 : 0] bus_dmi_rsp_fifof_q_0$D_IN;
  wire bus_dmi_rsp_fifof_q_0$EN;

  // register bus_dmi_rsp_fifof_q_1
  reg [33 : 0] bus_dmi_rsp_fifof_q_1;
  reg [33 : 0] bus_dmi_rsp_fifof_q_1$D_IN;
  wire bus_dmi_rsp_fifof_q_1$EN;

  // register coreInReset_isInReset
  reg coreInReset_isInReset;
  wire coreInReset_isInReset$D_IN, coreInReset_isInReset$EN;

  // register rg_ndm_count
  reg [5 : 0] rg_ndm_count;
  wire [5 : 0] rg_ndm_count$D_IN;
  wire rg_ndm_count$EN;

  // register rg_ndm_reset
  reg [1 : 0] rg_ndm_reset;
  wire [1 : 0] rg_ndm_reset$D_IN;
  wire rg_ndm_reset$EN;

  // register rg_once
  reg rg_once;
  wire rg_once$D_IN, rg_once$EN;

  // ports of submodule bus_dmi_req_fifof
  wire [40 : 0] bus_dmi_req_fifof$D_IN, bus_dmi_req_fifof$D_OUT;
  wire bus_dmi_req_fifof$CLR,
       bus_dmi_req_fifof$DEQ,
       bus_dmi_req_fifof$EMPTY_N,
       bus_dmi_req_fifof$ENQ,
       bus_dmi_req_fifof$FULL_N;

  // ports of submodule core
  wire [63 : 0] core$mv_tohost_value,
		core$set_verbosity_logdelay,
		core$set_watch_tohost_tohost_addr;
  wire [31 : 0] core$cpu_dmem_master_HADDR,
		core$cpu_dmem_master_HRDATA,
		core$cpu_dmem_master_HWDATA,
		core$dm_dmi_read_data,
		core$dm_dmi_write_dm_word;
  wire [6 : 0] core$dm_dmi_read_addr_dm_addr, core$dm_dmi_write_dm_addr;
  wire [3 : 0] core$cpu_dmem_master_HPROT, core$set_verbosity_verbosity;
  wire [2 : 0] core$cpu_dmem_master_HBURST, core$cpu_dmem_master_HSIZE;
  wire [1 : 0] core$cpu_dmem_master_HTRANS;
  wire core$EN_cpu_reset_server_request_put,
       core$EN_cpu_reset_server_response_get,
       core$EN_dm_dmi_read_addr,
       core$EN_dm_dmi_read_data,
       core$EN_dm_dmi_write,
       core$EN_ndm_reset_client_request_get,
       core$EN_ndm_reset_client_response_put,
       core$EN_set_verbosity,
       core$EN_set_watch_tohost,
       core$RDY_cpu_reset_server_request_put,
       core$RDY_cpu_reset_server_response_get,
       core$RDY_dm_dmi_read_addr,
       core$RDY_dm_dmi_read_data,
       core$RDY_dm_dmi_write,
       core$RDY_ndm_reset_client_request_get,
       core$RDY_ndm_reset_client_response_put,
       core$core_external_interrupt_sources_0_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_10_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_11_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_12_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_13_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_14_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_15_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_16_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_17_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_18_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_19_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_1_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_20_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_21_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_22_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_23_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_24_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_25_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_26_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_27_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_28_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_29_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_2_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_30_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_31_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_3_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_4_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_5_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_6_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_7_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_8_m_interrupt_req_set_not_clear,
       core$core_external_interrupt_sources_9_m_interrupt_req_set_not_clear,
       core$cpu_dmem_master_HMASTLOCK,
       core$cpu_dmem_master_HREADY,
       core$cpu_dmem_master_HRESP,
       core$cpu_dmem_master_HWRITE,
       core$cpu_reset_server_request_put,
       core$cpu_reset_server_response_get,
       core$ndm_reset_client_request_get,
       core$ndm_reset_client_response_put,
       core$nmi_req_set_not_clear,
       core$set_watch_tohost_watch_tohost;

  // ports of submodule dmi_reset1
  wire dmi_reset1$RESET_OUT;

  // ports of submodule initCnt
  wire [5 : 0] initCnt$D_IN, initCnt$Q_OUT;
  wire initCnt$EN;

  // ports of submodule jtagtap
  wire [31 : 0] jtagtap$dmi_req_data, jtagtap$dmi_rsp_data;
  wire [6 : 0] jtagtap$dmi_req_addr;
  wire [1 : 0] jtagtap$dmi_req_op, jtagtap$dmi_rsp_response;
  wire jtagtap$CLK_jtag_tclk_out,
       jtagtap$dmi_req_ready,
       jtagtap$dmi_req_valid,
       jtagtap$dmi_rsp_ready,
       jtagtap$dmi_rsp_valid,
       jtagtap$jtag_tclk,
       jtagtap$jtag_tdi,
       jtagtap$jtag_tdo,
       jtagtap$jtag_tms;

  // ports of submodule ndmIfc
  wire ndmIfc$ASSERT_IN, ndmIfc$OUT_RST;

  // ports of submodule rstIfc
  wire rstIfc$ASSERT_IN, rstIfc$OUT_RST;

  // rule scheduling signals
  wire CAN_FIRE_RL_Prelude_inst_changeSpecialWires_1_mkConnectionVtoAf,
       CAN_FIRE_RL_Prelude_inst_changeSpecialWires_2_mkConnectionVtoAf,
       CAN_FIRE_RL_Prelude_inst_changeSpecialWires_3_mkConnectionVtoAf,
       CAN_FIRE_RL_Prelude_inst_changeSpecialWires_4_mkConnectionVtoAf,
       CAN_FIRE_RL_Prelude_inst_changeSpecialWires_5_mkConnectionVtoAf,
       CAN_FIRE_RL_Prelude_inst_changeSpecialWires_6_mkConnectionVtoAf,
       CAN_FIRE_RL_Prelude_inst_changeSpecialWires_7_mkConnectionVtoAf,
       CAN_FIRE_RL_Prelude_inst_changeSpecialWires_8_mkConnectionVtoAf,
       CAN_FIRE_RL_Prelude_inst_changeSpecialWires_mkConnectionVtoAf,
       CAN_FIRE_RL_bus_dmi_req_do_enq,
       CAN_FIRE_RL_bus_dmi_rsp_do_deq,
       CAN_FIRE_RL_bus_dmi_rsp_fifof_both,
       CAN_FIRE_RL_bus_dmi_rsp_fifof_decCtr,
       CAN_FIRE_RL_bus_dmi_rsp_fifof_incCtr,
       CAN_FIRE_RL_coreInReset_isResetAssertedUpdate,
       CAN_FIRE_RL_decNdmCountRl,
       CAN_FIRE_RL_rl_always,
       CAN_FIRE_RL_rl_decInitCnt,
       CAN_FIRE_RL_rl_dmi_req,
       CAN_FIRE_RL_rl_dmi_req_cpu,
       CAN_FIRE_RL_rl_dmi_rsp,
       CAN_FIRE_RL_rl_dmi_rsp_cpu,
       CAN_FIRE_RL_rl_ndmreset,
       CAN_FIRE_RL_rl_once,
       CAN_FIRE_RL_rl_reset_response,
       CAN_FIRE_interrupt_reqs,
       CAN_FIRE_jtag_tclk,
       CAN_FIRE_jtag_tdi,
       CAN_FIRE_jtag_tms,
       CAN_FIRE_master1_hrdata,
       CAN_FIRE_master1_hready,
       CAN_FIRE_master1_hresp,
       CAN_FIRE_set_watch_tohost,
       WILL_FIRE_RL_Prelude_inst_changeSpecialWires_1_mkConnectionVtoAf,
       WILL_FIRE_RL_Prelude_inst_changeSpecialWires_2_mkConnectionVtoAf,
       WILL_FIRE_RL_Prelude_inst_changeSpecialWires_3_mkConnectionVtoAf,
       WILL_FIRE_RL_Prelude_inst_changeSpecialWires_4_mkConnectionVtoAf,
       WILL_FIRE_RL_Prelude_inst_changeSpecialWires_5_mkConnectionVtoAf,
       WILL_FIRE_RL_Prelude_inst_changeSpecialWires_6_mkConnectionVtoAf,
       WILL_FIRE_RL_Prelude_inst_changeSpecialWires_7_mkConnectionVtoAf,
       WILL_FIRE_RL_Prelude_inst_changeSpecialWires_8_mkConnectionVtoAf,
       WILL_FIRE_RL_Prelude_inst_changeSpecialWires_mkConnectionVtoAf,
       WILL_FIRE_RL_bus_dmi_req_do_enq,
       WILL_FIRE_RL_bus_dmi_rsp_do_deq,
       WILL_FIRE_RL_bus_dmi_rsp_fifof_both,
       WILL_FIRE_RL_bus_dmi_rsp_fifof_decCtr,
       WILL_FIRE_RL_bus_dmi_rsp_fifof_incCtr,
       WILL_FIRE_RL_coreInReset_isResetAssertedUpdate,
       WILL_FIRE_RL_decNdmCountRl,
       WILL_FIRE_RL_rl_always,
       WILL_FIRE_RL_rl_decInitCnt,
       WILL_FIRE_RL_rl_dmi_req,
       WILL_FIRE_RL_rl_dmi_req_cpu,
       WILL_FIRE_RL_rl_dmi_rsp,
       WILL_FIRE_RL_rl_dmi_rsp_cpu,
       WILL_FIRE_RL_rl_ndmreset,
       WILL_FIRE_RL_rl_once,
       WILL_FIRE_RL_rl_reset_response,
       WILL_FIRE_interrupt_reqs,
       WILL_FIRE_jtag_tclk,
       WILL_FIRE_jtag_tdi,
       WILL_FIRE_jtag_tms,
       WILL_FIRE_master1_hrdata,
       WILL_FIRE_master1_hready,
       WILL_FIRE_master1_hresp,
       WILL_FIRE_set_watch_tohost;

  // inputs to muxes for submodule ports
  wire [33 : 0] MUX_bus_dmi_rsp_fifof_q_0$write_1__VAL_1,
		MUX_bus_dmi_rsp_fifof_q_0$write_1__VAL_2,
		MUX_bus_dmi_rsp_fifof_q_1$write_1__VAL_1,
		MUX_bus_dmi_rsp_fifof_x_wire$wset_1__VAL_1,
		MUX_bus_dmi_rsp_fifof_x_wire$wset_1__VAL_2;
  wire [5 : 0] MUX_rg_ndm_count$write_1__VAL_2;
  wire [1 : 0] MUX_bus_dmi_rsp_fifof_cntr_r$write_1__VAL_2,
	       MUX_rg_ndm_reset$write_1__VAL_1;
  wire MUX_bus_dmi_rsp_fifof_q_0$write_1__SEL_1,
       MUX_bus_dmi_rsp_fifof_q_0$write_1__SEL_2,
       MUX_bus_dmi_rsp_fifof_q_1$write_1__SEL_1,
       MUX_bus_dmi_rsp_fifof_q_1$write_1__SEL_2,
       MUX_bus_dmi_rsp_fifof_x_wire$wset_1__SEL_1;

  // remaining internal signals
  wire [1 : 0] bus_dmi_rsp_fifof_cntr_r_4_MINUS_1___d52;
  wire IF_bus_dmi_req_fifof_first__1_BITS_1_TO_0_2_EQ_ETC___d102,
       _dfoo1,
       _dfoo3;

  // oscillator and gates for output clock CLK_jtag_tclk_out
  assign CLK_jtag_tclk_out = jtagtap$CLK_jtag_tclk_out ;
  assign CLK_GATE_jtag_tclk_out = 1'b1 ;

  // output resets
  assign RST_N_ndm_reset = ndmIfc$OUT_RST ;

  // value method master1_haddr
  assign master1_HADDR = core$cpu_dmem_master_HADDR ;

  // value method master1_hburst
  assign master1_HBURST = core$cpu_dmem_master_HBURST ;

  // value method master1_hmastlock
  assign master1_HMASTLOCK = core$cpu_dmem_master_HMASTLOCK ;

  // value method master1_hprot
  assign master1_HPROT = core$cpu_dmem_master_HPROT ;

  // value method master1_hsize
  assign master1_HSIZE = core$cpu_dmem_master_HSIZE ;

  // value method master1_htrans
  assign master1_HTRANS = core$cpu_dmem_master_HTRANS ;

  // value method master1_hwdata
  assign master1_HWDATA = core$cpu_dmem_master_HWDATA ;

  // value method master1_hwrite
  assign master1_HWRITE = core$cpu_dmem_master_HWRITE ;

  // action method master1_hrdata
  assign CAN_FIRE_master1_hrdata = 1'd1 ;
  assign WILL_FIRE_master1_hrdata = 1'd1 ;

  // action method master1_hready
  assign CAN_FIRE_master1_hready = 1'd1 ;
  assign WILL_FIRE_master1_hready = 1'd1 ;

  // action method master1_hresp
  assign CAN_FIRE_master1_hresp = 1'd1 ;
  assign WILL_FIRE_master1_hresp = 1'd1 ;

  // action method interrupt_reqs
  assign CAN_FIRE_interrupt_reqs = 1'd1 ;
  assign WILL_FIRE_interrupt_reqs = 1'd1 ;

  // action method jtag_tdi
  assign CAN_FIRE_jtag_tdi = 1'd1 ;
  assign WILL_FIRE_jtag_tdi = 1'd1 ;

  // action method jtag_tms
  assign CAN_FIRE_jtag_tms = 1'd1 ;
  assign WILL_FIRE_jtag_tms = 1'd1 ;

  // action method jtag_tclk
  assign CAN_FIRE_jtag_tclk = 1'd1 ;
  assign WILL_FIRE_jtag_tclk = 1'd1 ;

  // value method jtag_tdo
  assign jtag_tdo = jtagtap$jtag_tdo ;

  // action method set_watch_tohost
  assign RDY_set_watch_tohost = 1'd1 ;
  assign CAN_FIRE_set_watch_tohost = 1'd1 ;
  assign WILL_FIRE_set_watch_tohost = EN_set_watch_tohost ;

  // value method mv_tohost_value
  assign mv_tohost_value = core$mv_tohost_value ;
  assign RDY_mv_tohost_value = 1'd1 ;

  // submodule bus_dmi_req_fifof
  FIFO2 #(.width(32'd41),
	  .guarded(32'd1)) bus_dmi_req_fifof(.RST(dmi_reset1$RESET_OUT),
					     .CLK(CLK),
					     .D_IN(bus_dmi_req_fifof$D_IN),
					     .ENQ(bus_dmi_req_fifof$ENQ),
					     .DEQ(bus_dmi_req_fifof$DEQ),
					     .CLR(bus_dmi_req_fifof$CLR),
					     .D_OUT(bus_dmi_req_fifof$D_OUT),
					     .FULL_N(bus_dmi_req_fifof$FULL_N),
					     .EMPTY_N(bus_dmi_req_fifof$EMPTY_N));

  // submodule core
  mkCore core(.RST_N_por_reset(rstIfc$OUT_RST),
	      .CLK(CLK),
	      .RST_N(ndmIfc$OUT_RST),
	      .core_external_interrupt_sources_0_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_0_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_10_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_10_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_11_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_11_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_12_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_12_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_13_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_13_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_14_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_14_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_15_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_15_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_16_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_16_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_17_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_17_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_18_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_18_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_19_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_19_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_1_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_1_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_20_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_20_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_21_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_21_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_22_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_22_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_23_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_23_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_24_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_24_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_25_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_25_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_26_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_26_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_27_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_27_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_28_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_28_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_29_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_29_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_2_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_2_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_30_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_30_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_31_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_31_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_3_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_3_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_4_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_4_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_5_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_5_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_6_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_6_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_7_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_7_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_8_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_8_m_interrupt_req_set_not_clear),
	      .core_external_interrupt_sources_9_m_interrupt_req_set_not_clear(core$core_external_interrupt_sources_9_m_interrupt_req_set_not_clear),
	      .cpu_dmem_master_HRDATA(core$cpu_dmem_master_HRDATA),
	      .cpu_dmem_master_HREADY(core$cpu_dmem_master_HREADY),
	      .cpu_dmem_master_HRESP(core$cpu_dmem_master_HRESP),
	      .cpu_reset_server_request_put(core$cpu_reset_server_request_put),
	      .dm_dmi_read_addr_dm_addr(core$dm_dmi_read_addr_dm_addr),
	      .dm_dmi_write_dm_addr(core$dm_dmi_write_dm_addr),
	      .dm_dmi_write_dm_word(core$dm_dmi_write_dm_word),
	      .ndm_reset_client_response_put(core$ndm_reset_client_response_put),
	      .nmi_req_set_not_clear(core$nmi_req_set_not_clear),
	      .set_verbosity_logdelay(core$set_verbosity_logdelay),
	      .set_verbosity_verbosity(core$set_verbosity_verbosity),
	      .set_watch_tohost_tohost_addr(core$set_watch_tohost_tohost_addr),
	      .set_watch_tohost_watch_tohost(core$set_watch_tohost_watch_tohost),
	      .EN_cpu_reset_server_request_put(core$EN_cpu_reset_server_request_put),
	      .EN_cpu_reset_server_response_get(core$EN_cpu_reset_server_response_get),
	      .EN_dm_dmi_read_addr(core$EN_dm_dmi_read_addr),
	      .EN_dm_dmi_read_data(core$EN_dm_dmi_read_data),
	      .EN_dm_dmi_write(core$EN_dm_dmi_write),
	      .EN_ndm_reset_client_request_get(core$EN_ndm_reset_client_request_get),
	      .EN_ndm_reset_client_response_put(core$EN_ndm_reset_client_response_put),
	      .EN_set_verbosity(core$EN_set_verbosity),
	      .EN_set_watch_tohost(core$EN_set_watch_tohost),
	      .RDY_cpu_reset_server_request_put(core$RDY_cpu_reset_server_request_put),
	      .cpu_reset_server_response_get(core$cpu_reset_server_response_get),
	      .RDY_cpu_reset_server_response_get(core$RDY_cpu_reset_server_response_get),
	      .cpu_dmem_master_HADDR(core$cpu_dmem_master_HADDR),
	      .cpu_dmem_master_HBURST(core$cpu_dmem_master_HBURST),
	      .cpu_dmem_master_HMASTLOCK(core$cpu_dmem_master_HMASTLOCK),
	      .cpu_dmem_master_HPROT(core$cpu_dmem_master_HPROT),
	      .cpu_dmem_master_HSIZE(core$cpu_dmem_master_HSIZE),
	      .cpu_dmem_master_HTRANS(core$cpu_dmem_master_HTRANS),
	      .cpu_dmem_master_HWDATA(core$cpu_dmem_master_HWDATA),
	      .cpu_dmem_master_HWRITE(core$cpu_dmem_master_HWRITE),
	      .RDY_dm_dmi_read_addr(core$RDY_dm_dmi_read_addr),
	      .dm_dmi_read_data(core$dm_dmi_read_data),
	      .RDY_dm_dmi_read_data(core$RDY_dm_dmi_read_data),
	      .RDY_dm_dmi_write(core$RDY_dm_dmi_write),
	      .ndm_reset_client_request_get(core$ndm_reset_client_request_get),
	      .RDY_ndm_reset_client_request_get(core$RDY_ndm_reset_client_request_get),
	      .RDY_ndm_reset_client_response_put(core$RDY_ndm_reset_client_response_put),
	      .RDY_set_verbosity(),
	      .RDY_set_watch_tohost(),
	      .mv_tohost_value(core$mv_tohost_value),
	      .RDY_mv_tohost_value());

  // submodule dmi_reset1
  ResetInverter dmi_reset1(.RESET_IN(dmi_reset),
			   .RESET_OUT(dmi_reset1$RESET_OUT));

  // submodule initCnt
  RegUNInit #(.width(32'd6), .init(6'd20)) initCnt(.CLK(CLK),
						   .RST(RST_N),
						   .D_IN(initCnt$D_IN),
						   .EN(initCnt$EN),
						   .Q_OUT(initCnt$Q_OUT));

  // submodule jtagtap
  mkJtagTap jtagtap(.CLK(CLK),
		    .RST_N(dmi_reset1$RESET_OUT),
		    .dmi_req_ready(jtagtap$dmi_req_ready),
		    .dmi_rsp_data(jtagtap$dmi_rsp_data),
		    .dmi_rsp_response(jtagtap$dmi_rsp_response),
		    .dmi_rsp_valid(jtagtap$dmi_rsp_valid),
		    .jtag_tclk(jtagtap$jtag_tclk),
		    .jtag_tdi(jtagtap$jtag_tdi),
		    .jtag_tms(jtagtap$jtag_tms),
		    .jtag_tdo(jtagtap$jtag_tdo),
		    .dmi_req_valid(jtagtap$dmi_req_valid),
		    .dmi_req_addr(jtagtap$dmi_req_addr),
		    .dmi_req_data(jtagtap$dmi_req_data),
		    .dmi_req_op(jtagtap$dmi_req_op),
		    .dmi_rsp_ready(jtagtap$dmi_rsp_ready),
		    .CLK_jtag_tclk_out(jtagtap$CLK_jtag_tclk_out),
		    .CLK_GATE_jtag_tclk_out());

  // submodule ndmIfc
  MakeResetA #(.RSTDELAY(32'd2), .init(1'd0)) ndmIfc(.CLK(CLK),
						     .RST(RST_N),
						     .DST_CLK(CLK),
						     .ASSERT_IN(ndmIfc$ASSERT_IN),
						     .ASSERT_OUT(),
						     .OUT_RST(ndmIfc$OUT_RST));

  // submodule rstIfc
  MakeResetA #(.RSTDELAY(32'd2), .init(1'd0)) rstIfc(.CLK(CLK),
						     .RST(!`BSV_RESET_VALUE),
						     .DST_CLK(CLK),
						     .ASSERT_IN(rstIfc$ASSERT_IN),
						     .ASSERT_OUT(),
						     .OUT_RST(rstIfc$OUT_RST));

  // rule RL_rl_decInitCnt
  assign CAN_FIRE_RL_rl_decInitCnt = initCnt$Q_OUT != 6'd0 ;
  assign WILL_FIRE_RL_rl_decInitCnt = CAN_FIRE_RL_rl_decInitCnt ;

  // rule RL_rl_always
  assign CAN_FIRE_RL_rl_always = 1'd1 ;
  assign WILL_FIRE_RL_rl_always = 1'd1 ;

  // rule RL_decNdmCountRl
  assign CAN_FIRE_RL_decNdmCountRl = rg_ndm_count != 6'd0 ;
  assign WILL_FIRE_RL_decNdmCountRl = CAN_FIRE_RL_decNdmCountRl ;

  // rule RL_rl_once
  assign CAN_FIRE_RL_rl_once =
	     core$RDY_cpu_reset_server_request_put && !rg_once &&
	     !coreInReset_isInReset ;
  assign WILL_FIRE_RL_rl_once = CAN_FIRE_RL_rl_once ;

  // rule RL_rl_dmi_rsp
  assign CAN_FIRE_RL_rl_dmi_rsp = 1'd1 ;
  assign WILL_FIRE_RL_rl_dmi_rsp = 1'd1 ;

  // rule RL_coreInReset_isResetAssertedUpdate
  assign CAN_FIRE_RL_coreInReset_isResetAssertedUpdate =
	     coreInReset_isInReset ;
  assign WILL_FIRE_RL_coreInReset_isResetAssertedUpdate =
	     coreInReset_isInReset ;

  // rule RL_Prelude_inst_changeSpecialWires_mkConnectionVtoAf
  assign CAN_FIRE_RL_Prelude_inst_changeSpecialWires_mkConnectionVtoAf =
	     1'd1 ;
  assign WILL_FIRE_RL_Prelude_inst_changeSpecialWires_mkConnectionVtoAf =
	     1'd1 ;

  // rule RL_rl_dmi_req_cpu
  assign CAN_FIRE_RL_rl_dmi_req_cpu =
	     bus_dmi_req_fifof$EMPTY_N &&
	     IF_bus_dmi_req_fifof_first__1_BITS_1_TO_0_2_EQ_ETC___d102 ;
  assign WILL_FIRE_RL_rl_dmi_req_cpu = CAN_FIRE_RL_rl_dmi_req_cpu ;

  // rule RL_rl_dmi_rsp_cpu
  assign CAN_FIRE_RL_rl_dmi_rsp_cpu =
	     bus_dmi_rsp_fifof_cntr_r != 2'd2 && core$RDY_dm_dmi_read_data ;
  assign WILL_FIRE_RL_rl_dmi_rsp_cpu =
	     CAN_FIRE_RL_rl_dmi_rsp_cpu && !WILL_FIRE_RL_rl_dmi_req_cpu ;

  // rule RL_rl_reset_response
  assign CAN_FIRE_RL_rl_reset_response =
	     rg_ndm_count == 6'd0 && core$RDY_cpu_reset_server_response_get &&
	     (!rg_ndm_reset[1] || core$RDY_ndm_reset_client_response_put) ;
  assign WILL_FIRE_RL_rl_reset_response = CAN_FIRE_RL_rl_reset_response ;

  // rule RL_rl_ndmreset
  assign CAN_FIRE_RL_rl_ndmreset =
	     core$RDY_ndm_reset_client_request_get && rg_once ;
  assign WILL_FIRE_RL_rl_ndmreset = CAN_FIRE_RL_rl_ndmreset ;

  // rule RL_Prelude_inst_changeSpecialWires_1_mkConnectionVtoAf
  assign CAN_FIRE_RL_Prelude_inst_changeSpecialWires_1_mkConnectionVtoAf =
	     1'd1 ;
  assign WILL_FIRE_RL_Prelude_inst_changeSpecialWires_1_mkConnectionVtoAf =
	     1'd1 ;

  // rule RL_Prelude_inst_changeSpecialWires_2_mkConnectionVtoAf
  assign CAN_FIRE_RL_Prelude_inst_changeSpecialWires_2_mkConnectionVtoAf =
	     1'd1 ;
  assign WILL_FIRE_RL_Prelude_inst_changeSpecialWires_2_mkConnectionVtoAf =
	     1'd1 ;

  // rule RL_Prelude_inst_changeSpecialWires_3_mkConnectionVtoAf
  assign CAN_FIRE_RL_Prelude_inst_changeSpecialWires_3_mkConnectionVtoAf =
	     1'd1 ;
  assign WILL_FIRE_RL_Prelude_inst_changeSpecialWires_3_mkConnectionVtoAf =
	     1'd1 ;

  // rule RL_Prelude_inst_changeSpecialWires_4_mkConnectionVtoAf
  assign CAN_FIRE_RL_Prelude_inst_changeSpecialWires_4_mkConnectionVtoAf =
	     1'd1 ;
  assign WILL_FIRE_RL_Prelude_inst_changeSpecialWires_4_mkConnectionVtoAf =
	     1'd1 ;

  // rule RL_rl_dmi_req
  assign CAN_FIRE_RL_rl_dmi_req = 1'd1 ;
  assign WILL_FIRE_RL_rl_dmi_req = 1'd1 ;

  // rule RL_bus_dmi_req_do_enq
  assign CAN_FIRE_RL_bus_dmi_req_do_enq =
	     bus_dmi_req_fifof$FULL_N && jtagtap$dmi_req_valid ;
  assign WILL_FIRE_RL_bus_dmi_req_do_enq = CAN_FIRE_RL_bus_dmi_req_do_enq ;

  // rule RL_Prelude_inst_changeSpecialWires_5_mkConnectionVtoAf
  assign CAN_FIRE_RL_Prelude_inst_changeSpecialWires_5_mkConnectionVtoAf =
	     1'd1 ;
  assign WILL_FIRE_RL_Prelude_inst_changeSpecialWires_5_mkConnectionVtoAf =
	     1'd1 ;

  // rule RL_Prelude_inst_changeSpecialWires_6_mkConnectionVtoAf
  assign CAN_FIRE_RL_Prelude_inst_changeSpecialWires_6_mkConnectionVtoAf =
	     1'd1 ;
  assign WILL_FIRE_RL_Prelude_inst_changeSpecialWires_6_mkConnectionVtoAf =
	     1'd1 ;

  // rule RL_bus_dmi_rsp_do_deq
  assign CAN_FIRE_RL_bus_dmi_rsp_do_deq =
	     bus_dmi_rsp_fifof_cntr_r != 2'd0 && jtagtap$dmi_rsp_ready ;
  assign WILL_FIRE_RL_bus_dmi_rsp_do_deq = CAN_FIRE_RL_bus_dmi_rsp_do_deq ;

  // rule RL_bus_dmi_rsp_fifof_incCtr
  assign CAN_FIRE_RL_bus_dmi_rsp_fifof_incCtr =
	     bus_dmi_rsp_fifof_enqueueing$whas &&
	     bus_dmi_rsp_fifof_enqueueing$whas &&
	     !CAN_FIRE_RL_bus_dmi_rsp_do_deq ;
  assign WILL_FIRE_RL_bus_dmi_rsp_fifof_incCtr =
	     CAN_FIRE_RL_bus_dmi_rsp_fifof_incCtr ;

  // rule RL_bus_dmi_rsp_fifof_decCtr
  assign CAN_FIRE_RL_bus_dmi_rsp_fifof_decCtr =
	     CAN_FIRE_RL_bus_dmi_rsp_do_deq &&
	     !bus_dmi_rsp_fifof_enqueueing$whas ;
  assign WILL_FIRE_RL_bus_dmi_rsp_fifof_decCtr =
	     CAN_FIRE_RL_bus_dmi_rsp_fifof_decCtr ;

  // rule RL_bus_dmi_rsp_fifof_both
  assign CAN_FIRE_RL_bus_dmi_rsp_fifof_both =
	     bus_dmi_rsp_fifof_enqueueing$whas &&
	     CAN_FIRE_RL_bus_dmi_rsp_do_deq &&
	     bus_dmi_rsp_fifof_enqueueing$whas ;
  assign WILL_FIRE_RL_bus_dmi_rsp_fifof_both =
	     CAN_FIRE_RL_bus_dmi_rsp_fifof_both ;

  // rule RL_Prelude_inst_changeSpecialWires_7_mkConnectionVtoAf
  assign CAN_FIRE_RL_Prelude_inst_changeSpecialWires_7_mkConnectionVtoAf =
	     1'd1 ;
  assign WILL_FIRE_RL_Prelude_inst_changeSpecialWires_7_mkConnectionVtoAf =
	     1'd1 ;

  // rule RL_Prelude_inst_changeSpecialWires_8_mkConnectionVtoAf
  assign CAN_FIRE_RL_Prelude_inst_changeSpecialWires_8_mkConnectionVtoAf =
	     1'd1 ;
  assign WILL_FIRE_RL_Prelude_inst_changeSpecialWires_8_mkConnectionVtoAf =
	     1'd1 ;

  // inputs to muxes for submodule ports
  assign MUX_bus_dmi_rsp_fifof_q_0$write_1__SEL_1 =
	     WILL_FIRE_RL_bus_dmi_rsp_fifof_both && _dfoo3 ;
  assign MUX_bus_dmi_rsp_fifof_q_0$write_1__SEL_2 =
	     WILL_FIRE_RL_bus_dmi_rsp_fifof_incCtr &&
	     bus_dmi_rsp_fifof_cntr_r == 2'd0 ;
  assign MUX_bus_dmi_rsp_fifof_q_1$write_1__SEL_1 =
	     WILL_FIRE_RL_bus_dmi_rsp_fifof_both && _dfoo1 ;
  assign MUX_bus_dmi_rsp_fifof_q_1$write_1__SEL_2 =
	     WILL_FIRE_RL_bus_dmi_rsp_fifof_incCtr &&
	     bus_dmi_rsp_fifof_cntr_r == 2'd1 ;
  assign MUX_bus_dmi_rsp_fifof_x_wire$wset_1__SEL_1 =
	     WILL_FIRE_RL_rl_dmi_req_cpu &&
	     bus_dmi_req_fifof$D_OUT[1:0] != 2'd1 ;
  assign MUX_bus_dmi_rsp_fifof_cntr_r$write_1__VAL_2 =
	     bus_dmi_rsp_fifof_cntr_r + 2'd1 ;
  assign MUX_bus_dmi_rsp_fifof_q_0$write_1__VAL_1 =
	     (bus_dmi_rsp_fifof_cntr_r == 2'd1) ?
	       MUX_bus_dmi_rsp_fifof_q_0$write_1__VAL_2 :
	       bus_dmi_rsp_fifof_q_1 ;
  assign MUX_bus_dmi_rsp_fifof_q_0$write_1__VAL_2 =
	     MUX_bus_dmi_rsp_fifof_x_wire$wset_1__SEL_1 ?
	       MUX_bus_dmi_rsp_fifof_x_wire$wset_1__VAL_1 :
	       MUX_bus_dmi_rsp_fifof_x_wire$wset_1__VAL_2 ;
  assign MUX_bus_dmi_rsp_fifof_q_1$write_1__VAL_1 =
	     (bus_dmi_rsp_fifof_cntr_r == 2'd2) ?
	       MUX_bus_dmi_rsp_fifof_q_0$write_1__VAL_2 :
	       34'd0 ;
  assign MUX_bus_dmi_rsp_fifof_x_wire$wset_1__VAL_1 =
	     { 32'hAAAAAAAA,
	       (bus_dmi_req_fifof$D_OUT[1:0] == 2'd2) ? 2'd0 : 2'd2 } ;
  assign MUX_bus_dmi_rsp_fifof_x_wire$wset_1__VAL_2 =
	     { core$dm_dmi_read_data, 2'd0 } ;
  assign MUX_rg_ndm_count$write_1__VAL_2 = rg_ndm_count - 6'd1 ;
  assign MUX_rg_ndm_reset$write_1__VAL_1 =
	     { 1'd1, core$ndm_reset_client_request_get } ;

  // inlined wires
  assign bus_dmi_rsp_fifof_enqueueing$whas =
	     WILL_FIRE_RL_rl_dmi_req_cpu &&
	     bus_dmi_req_fifof$D_OUT[1:0] != 2'd1 ||
	     WILL_FIRE_RL_rl_dmi_rsp_cpu ;
  assign bus_dmi_req_data_wire$wget =
	     { jtagtap$dmi_req_addr,
	       jtagtap$dmi_req_data,
	       jtagtap$dmi_req_op } ;

  // register bus_dmi_rsp_fifof_cntr_r
  assign bus_dmi_rsp_fifof_cntr_r$D_IN =
	     WILL_FIRE_RL_bus_dmi_rsp_fifof_decCtr ?
	       bus_dmi_rsp_fifof_cntr_r_4_MINUS_1___d52 :
	       MUX_bus_dmi_rsp_fifof_cntr_r$write_1__VAL_2 ;
  assign bus_dmi_rsp_fifof_cntr_r$EN =
	     WILL_FIRE_RL_bus_dmi_rsp_fifof_decCtr ||
	     WILL_FIRE_RL_bus_dmi_rsp_fifof_incCtr ;

  // register bus_dmi_rsp_fifof_q_0
  always@(MUX_bus_dmi_rsp_fifof_q_0$write_1__SEL_1 or
	  MUX_bus_dmi_rsp_fifof_q_0$write_1__VAL_1 or
	  MUX_bus_dmi_rsp_fifof_q_0$write_1__SEL_2 or
	  MUX_bus_dmi_rsp_fifof_q_0$write_1__VAL_2 or
	  WILL_FIRE_RL_bus_dmi_rsp_fifof_decCtr or bus_dmi_rsp_fifof_q_1)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_bus_dmi_rsp_fifof_q_0$write_1__SEL_1:
	  bus_dmi_rsp_fifof_q_0$D_IN =
	      MUX_bus_dmi_rsp_fifof_q_0$write_1__VAL_1;
      MUX_bus_dmi_rsp_fifof_q_0$write_1__SEL_2:
	  bus_dmi_rsp_fifof_q_0$D_IN =
	      MUX_bus_dmi_rsp_fifof_q_0$write_1__VAL_2;
      WILL_FIRE_RL_bus_dmi_rsp_fifof_decCtr:
	  bus_dmi_rsp_fifof_q_0$D_IN = bus_dmi_rsp_fifof_q_1;
      default: bus_dmi_rsp_fifof_q_0$D_IN =
		   34'h2AAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign bus_dmi_rsp_fifof_q_0$EN =
	     WILL_FIRE_RL_bus_dmi_rsp_fifof_both && _dfoo3 ||
	     WILL_FIRE_RL_bus_dmi_rsp_fifof_incCtr &&
	     bus_dmi_rsp_fifof_cntr_r == 2'd0 ||
	     WILL_FIRE_RL_bus_dmi_rsp_fifof_decCtr ;

  // register bus_dmi_rsp_fifof_q_1
  always@(MUX_bus_dmi_rsp_fifof_q_1$write_1__SEL_1 or
	  MUX_bus_dmi_rsp_fifof_q_1$write_1__VAL_1 or
	  MUX_bus_dmi_rsp_fifof_q_1$write_1__SEL_2 or
	  MUX_bus_dmi_rsp_fifof_q_0$write_1__VAL_2 or
	  WILL_FIRE_RL_bus_dmi_rsp_fifof_decCtr)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_bus_dmi_rsp_fifof_q_1$write_1__SEL_1:
	  bus_dmi_rsp_fifof_q_1$D_IN =
	      MUX_bus_dmi_rsp_fifof_q_1$write_1__VAL_1;
      MUX_bus_dmi_rsp_fifof_q_1$write_1__SEL_2:
	  bus_dmi_rsp_fifof_q_1$D_IN =
	      MUX_bus_dmi_rsp_fifof_q_0$write_1__VAL_2;
      WILL_FIRE_RL_bus_dmi_rsp_fifof_decCtr:
	  bus_dmi_rsp_fifof_q_1$D_IN = 34'd0;
      default: bus_dmi_rsp_fifof_q_1$D_IN =
		   34'h2AAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign bus_dmi_rsp_fifof_q_1$EN =
	     WILL_FIRE_RL_bus_dmi_rsp_fifof_both && _dfoo1 ||
	     WILL_FIRE_RL_bus_dmi_rsp_fifof_incCtr &&
	     bus_dmi_rsp_fifof_cntr_r == 2'd1 ||
	     WILL_FIRE_RL_bus_dmi_rsp_fifof_decCtr ;

  // register coreInReset_isInReset
  assign coreInReset_isInReset$D_IN = 1'd0 ;
  assign coreInReset_isInReset$EN = coreInReset_isInReset ;

  // register rg_ndm_count
  assign rg_ndm_count$D_IN =
	     WILL_FIRE_RL_rl_ndmreset ?
	       6'd20 :
	       MUX_rg_ndm_count$write_1__VAL_2 ;
  assign rg_ndm_count$EN =
	     WILL_FIRE_RL_decNdmCountRl || WILL_FIRE_RL_rl_ndmreset ;

  // register rg_ndm_reset
  assign rg_ndm_reset$D_IN =
	     WILL_FIRE_RL_rl_ndmreset ?
	       MUX_rg_ndm_reset$write_1__VAL_1 :
	       2'd0 ;
  assign rg_ndm_reset$EN =
	     WILL_FIRE_RL_rl_reset_response || WILL_FIRE_RL_rl_ndmreset ;

  // register rg_once
  assign rg_once$D_IN = !WILL_FIRE_RL_rl_ndmreset ;
  assign rg_once$EN = WILL_FIRE_RL_rl_ndmreset || WILL_FIRE_RL_rl_once ;

  // submodule bus_dmi_req_fifof
  assign bus_dmi_req_fifof$D_IN = bus_dmi_req_data_wire$wget ;
  assign bus_dmi_req_fifof$ENQ = CAN_FIRE_RL_bus_dmi_req_do_enq ;
  assign bus_dmi_req_fifof$DEQ = CAN_FIRE_RL_rl_dmi_req_cpu ;
  assign bus_dmi_req_fifof$CLR = 1'b0 ;

  // submodule core
  assign core$core_external_interrupt_sources_0_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[0] ;
  assign core$core_external_interrupt_sources_10_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[10] ;
  assign core$core_external_interrupt_sources_11_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[11] ;
  assign core$core_external_interrupt_sources_12_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[12] ;
  assign core$core_external_interrupt_sources_13_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[13] ;
  assign core$core_external_interrupt_sources_14_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[14] ;
  assign core$core_external_interrupt_sources_15_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[15] ;
  assign core$core_external_interrupt_sources_16_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[16] ;
  assign core$core_external_interrupt_sources_17_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[17] ;
  assign core$core_external_interrupt_sources_18_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[18] ;
  assign core$core_external_interrupt_sources_19_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[19] ;
  assign core$core_external_interrupt_sources_1_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[1] ;
  assign core$core_external_interrupt_sources_20_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[20] ;
  assign core$core_external_interrupt_sources_21_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[21] ;
  assign core$core_external_interrupt_sources_22_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[22] ;
  assign core$core_external_interrupt_sources_23_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[23] ;
  assign core$core_external_interrupt_sources_24_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[24] ;
  assign core$core_external_interrupt_sources_25_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[25] ;
  assign core$core_external_interrupt_sources_26_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[26] ;
  assign core$core_external_interrupt_sources_27_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[27] ;
  assign core$core_external_interrupt_sources_28_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[28] ;
  assign core$core_external_interrupt_sources_29_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[29] ;
  assign core$core_external_interrupt_sources_2_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[2] ;
  assign core$core_external_interrupt_sources_30_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[30] ;
  assign core$core_external_interrupt_sources_31_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[31] ;
  assign core$core_external_interrupt_sources_3_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[3] ;
  assign core$core_external_interrupt_sources_4_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[4] ;
  assign core$core_external_interrupt_sources_5_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[5] ;
  assign core$core_external_interrupt_sources_6_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[6] ;
  assign core$core_external_interrupt_sources_7_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[7] ;
  assign core$core_external_interrupt_sources_8_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[8] ;
  assign core$core_external_interrupt_sources_9_m_interrupt_req_set_not_clear =
	     cpu_external_interrupt_req[9] ;
  assign core$cpu_dmem_master_HRDATA = master1_HRDATA ;
  assign core$cpu_dmem_master_HREADY = master1_HREADY ;
  assign core$cpu_dmem_master_HRESP = master1_HRESP ;
  assign core$cpu_reset_server_request_put =
	     !rg_ndm_reset[1] || rg_ndm_reset[0] ;
  assign core$dm_dmi_read_addr_dm_addr = bus_dmi_req_fifof$D_OUT[40:34] ;
  assign core$dm_dmi_write_dm_addr = bus_dmi_req_fifof$D_OUT[40:34] ;
  assign core$dm_dmi_write_dm_word = bus_dmi_req_fifof$D_OUT[33:2] ;
  assign core$ndm_reset_client_response_put =
	     core$cpu_reset_server_response_get ;
  assign core$nmi_req_set_not_clear = 1'd0 ;
  assign core$set_verbosity_logdelay = 64'h0 ;
  assign core$set_verbosity_verbosity = 4'h0 ;
  assign core$set_watch_tohost_tohost_addr = set_watch_tohost_tohost_addr ;
  assign core$set_watch_tohost_watch_tohost = set_watch_tohost_watch_tohost ;
  assign core$EN_cpu_reset_server_request_put = CAN_FIRE_RL_rl_once ;
  assign core$EN_cpu_reset_server_response_get =
	     CAN_FIRE_RL_rl_reset_response ;
  assign core$EN_dm_dmi_read_addr =
	     WILL_FIRE_RL_rl_dmi_req_cpu &&
	     bus_dmi_req_fifof$D_OUT[1:0] == 2'd1 ;
  assign core$EN_dm_dmi_read_data = WILL_FIRE_RL_rl_dmi_rsp_cpu ;
  assign core$EN_dm_dmi_write =
	     WILL_FIRE_RL_rl_dmi_req_cpu &&
	     bus_dmi_req_fifof$D_OUT[1:0] == 2'd2 ;
  assign core$EN_ndm_reset_client_request_get = CAN_FIRE_RL_rl_ndmreset ;
  assign core$EN_ndm_reset_client_response_put =
	     WILL_FIRE_RL_rl_reset_response && rg_ndm_reset[1] ;
  assign core$EN_set_verbosity = 1'b0 ;
  assign core$EN_set_watch_tohost = EN_set_watch_tohost ;

  // submodule initCnt
  assign initCnt$D_IN = initCnt$Q_OUT - 6'd1 ;
  assign initCnt$EN = CAN_FIRE_RL_rl_decInitCnt ;

  // submodule jtagtap
  assign jtagtap$dmi_req_ready = bus_dmi_req_fifof$FULL_N ;
  assign jtagtap$dmi_rsp_data = bus_dmi_rsp_fifof_q_0[33:2] ;
  assign jtagtap$dmi_rsp_response = bus_dmi_rsp_fifof_q_0[1:0] ;
  assign jtagtap$dmi_rsp_valid = bus_dmi_rsp_fifof_cntr_r != 2'd0 ;
  assign jtagtap$jtag_tclk = jtag_tclk ;
  assign jtagtap$jtag_tdi = jtag_tdi ;
  assign jtagtap$jtag_tms = jtag_tms ;

  // submodule ndmIfc
  assign ndmIfc$ASSERT_IN = CAN_FIRE_RL_decNdmCountRl ;

  // submodule rstIfc
  assign rstIfc$ASSERT_IN = CAN_FIRE_RL_rl_decInitCnt ;

  // remaining internal signals
  assign IF_bus_dmi_req_fifof_first__1_BITS_1_TO_0_2_EQ_ETC___d102 =
	     (bus_dmi_req_fifof$D_OUT[1:0] == 2'd1) ?
	       core$RDY_dm_dmi_read_addr :
	       (bus_dmi_req_fifof$D_OUT[1:0] == 2'd2 ||
		bus_dmi_rsp_fifof_cntr_r != 2'd2) &&
	       (bus_dmi_req_fifof$D_OUT[1:0] != 2'd2 ||
		bus_dmi_rsp_fifof_cntr_r != 2'd2 && core$RDY_dm_dmi_write) ;
  assign _dfoo1 =
	     bus_dmi_rsp_fifof_cntr_r != 2'd2 ||
	     bus_dmi_rsp_fifof_cntr_r_4_MINUS_1___d52 == 2'd1 ;
  assign _dfoo3 =
	     bus_dmi_rsp_fifof_cntr_r != 2'd1 ||
	     bus_dmi_rsp_fifof_cntr_r_4_MINUS_1___d52 == 2'd0 ;
  assign bus_dmi_rsp_fifof_cntr_r_4_MINUS_1___d52 =
	     bus_dmi_rsp_fifof_cntr_r - 2'd1 ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (dmi_reset1$RESET_OUT == `BSV_RESET_VALUE)
      begin
        bus_dmi_rsp_fifof_cntr_r <= `BSV_ASSIGNMENT_DELAY 2'd0;
	bus_dmi_rsp_fifof_q_0 <= `BSV_ASSIGNMENT_DELAY 34'd0;
	bus_dmi_rsp_fifof_q_1 <= `BSV_ASSIGNMENT_DELAY 34'd0;
      end
    else
      begin
        if (bus_dmi_rsp_fifof_cntr_r$EN)
	  bus_dmi_rsp_fifof_cntr_r <= `BSV_ASSIGNMENT_DELAY
	      bus_dmi_rsp_fifof_cntr_r$D_IN;
	if (bus_dmi_rsp_fifof_q_0$EN)
	  bus_dmi_rsp_fifof_q_0 <= `BSV_ASSIGNMENT_DELAY
	      bus_dmi_rsp_fifof_q_0$D_IN;
	if (bus_dmi_rsp_fifof_q_1$EN)
	  bus_dmi_rsp_fifof_q_1 <= `BSV_ASSIGNMENT_DELAY
	      bus_dmi_rsp_fifof_q_1$D_IN;
      end
    if (rstIfc$OUT_RST == `BSV_RESET_VALUE)
      begin
        rg_ndm_count <= `BSV_ASSIGNMENT_DELAY 6'd0;
	rg_ndm_reset <= `BSV_ASSIGNMENT_DELAY 2'd0;
	rg_once <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (rg_ndm_count$EN)
	  rg_ndm_count <= `BSV_ASSIGNMENT_DELAY rg_ndm_count$D_IN;
	if (rg_ndm_reset$EN)
	  rg_ndm_reset <= `BSV_ASSIGNMENT_DELAY rg_ndm_reset$D_IN;
	if (rg_once$EN) rg_once <= `BSV_ASSIGNMENT_DELAY rg_once$D_IN;
      end
  end

  always@(posedge CLK or `BSV_RESET_EDGE ndmIfc$OUT_RST)
  if (ndmIfc$OUT_RST == `BSV_RESET_VALUE)
    begin
      coreInReset_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
    end
  else
    begin
      if (coreInReset_isInReset$EN)
	coreInReset_isInReset <= `BSV_ASSIGNMENT_DELAY
	    coreInReset_isInReset$D_IN;
    end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    bus_dmi_rsp_fifof_cntr_r = 2'h2;
    bus_dmi_rsp_fifof_q_0 = 34'h2AAAAAAAA;
    bus_dmi_rsp_fifof_q_1 = 34'h2AAAAAAAA;
    coreInReset_isInReset = 1'h0;
    rg_ndm_count = 6'h2A;
    rg_ndm_reset = 2'h2;
    rg_once = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkBSCore

