#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017ae1bd09a0 .scope module, "RISC_V_Pr_tb" "RISC_V_Pr_tb" 2 3;
 .timescale 0 0;
v0000017ae1c31500_0 .var "clk", 0 0;
v0000017ae1c324a0_0 .var "reset", 0 0;
S_0000017ae1b63ee0 .scope module, "RISCV" "RISC_V_Processor" 2 6, 3 15 0, S_0000017ae1bd09a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000017ae1c331c0 .functor AND 1, v0000017ae1c2fe60_0, v0000017ae1bc0eb0_0, C4<1>, C4<1>;
v0000017ae1c31aa0_0 .net "ALUOp", 1 0, v0000017ae1c2e7e0_0;  1 drivers
v0000017ae1c30920_0 .net "ALUSrc", 0 0, v0000017ae1c2e6a0_0;  1 drivers
v0000017ae1c309c0_0 .net "ALUresult", 63 0, v0000017ae1bc16d0_0;  1 drivers
v0000017ae1c32540_0 .net "Adder1Out", 63 0, L_0000017ae1c32680;  1 drivers
v0000017ae1c311e0_0 .net "Adder2Out", 63 0, L_0000017ae1c8d4e0;  1 drivers
v0000017ae1c316e0_0 .net "Branch", 0 0, v0000017ae1c2fe60_0;  1 drivers
o0000017ae1bd3a18 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017ae1c31e60_0 .net "Funct", 3 0, o0000017ae1bd3a18;  0 drivers
v0000017ae1c31460_0 .net "MemRead", 0 0, v0000017ae1c2e9c0_0;  1 drivers
v0000017ae1c32400_0 .net "MemWrite", 0 0, v0000017ae1c2ed80_0;  1 drivers
v0000017ae1c30f60_0 .net "MemtoReg", 0 0, v0000017ae1c2ea60_0;  1 drivers
v0000017ae1c320e0_0 .net "MuxALUOut", 63 0, L_0000017ae1c8bdc0;  1 drivers
v0000017ae1c31780_0 .net "MuxBranchOut", 63 0, L_0000017ae1c30880;  1 drivers
v0000017ae1c31be0_0 .net "MuxMemOut", 63 0, L_0000017ae1c8cfe0;  1 drivers
v0000017ae1c31f00_0 .net "Opcode", 6 0, L_0000017ae1c30ba0;  1 drivers
v0000017ae1c31b40_0 .net "Operation", 3 0, v0000017ae1c2e2e0_0;  1 drivers
o0000017ae1bd3898 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017ae1c30ce0_0 .net "PC_In", 63 0, o0000017ae1bd3898;  0 drivers
v0000017ae1c31a00_0 .net "PC_Out", 63 0, v0000017ae1c2e920_0;  1 drivers
v0000017ae1c31000_0 .net "ReadData1", 63 0, v0000017ae1c313c0_0;  1 drivers
v0000017ae1c30a60_0 .net "ReadData2", 63 0, v0000017ae1c32220_0;  1 drivers
v0000017ae1c31960_0 .net "ReadDataMem", 63 0, v0000017ae1bc14f0_0;  1 drivers
v0000017ae1c30d80_0 .net "RegWrite", 0 0, v0000017ae1c2e240_0;  1 drivers
o0000017ae1bd45b8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017ae1c325e0_0 .net "WriteData", 63 0, o0000017ae1bd45b8;  0 drivers
v0000017ae1c31d20_0 .net "Zero", 0 0, v0000017ae1bc0eb0_0;  1 drivers
v0000017ae1c310a0_0 .net *"_ivl_6", 62 0, L_0000017ae1c8c900;  1 drivers
L_0000017ae1c339c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017ae1c31fa0_0 .net *"_ivl_8", 0 0, L_0000017ae1c339c0;  1 drivers
v0000017ae1c32040_0 .net "clk", 0 0, v0000017ae1c31500_0;  1 drivers
v0000017ae1c32180_0 .net "funct3", 2 0, L_0000017ae1c8c4a0;  1 drivers
v0000017ae1c32720_0 .net "funct7", 6 0, L_0000017ae1c8baa0;  1 drivers
v0000017ae1c31140_0 .net "imm_data", 63 0, L_0000017ae1c8c860;  1 drivers
v0000017ae1c32360_0 .net "instruction", 31 0, v0000017ae1c2ff00_0;  1 drivers
v0000017ae1c31280_0 .net "rd", 4 0, L_0000017ae1c8c360;  1 drivers
v0000017ae1c31820_0 .net "reset", 0 0, v0000017ae1c324a0_0;  1 drivers
v0000017ae1c30b00_0 .net "rs1", 4 0, L_0000017ae1c8d3a0;  1 drivers
v0000017ae1c318c0_0 .net "rs2", 4 0, L_0000017ae1c8d120;  1 drivers
L_0000017ae1c8c900 .part L_0000017ae1c8c860, 0, 63;
L_0000017ae1c8d260 .concat [ 1 63 0 0], L_0000017ae1c339c0, L_0000017ae1c8c900;
S_0000017ae1b64070 .scope module, "ALU64" "ALU_64_bit" 3 48, 4 1 0, S_0000017ae1b63ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /OUTPUT 64 "O";
    .port_info 4 /OUTPUT 1 "Zero";
v0000017ae1bc04b0_0 .net "A", 63 0, v0000017ae1c313c0_0;  alias, 1 drivers
v0000017ae1bc0050_0 .net "ALUOp", 3 0, v0000017ae1c2e2e0_0;  alias, 1 drivers
v0000017ae1bc1090_0 .net "B", 63 0, L_0000017ae1c8bdc0;  alias, 1 drivers
v0000017ae1bc16d0_0 .var "O", 63 0;
v0000017ae1bc0eb0_0 .var "Zero", 0 0;
E_0000017ae1bc9050 .event anyedge, v0000017ae1bc0050_0, v0000017ae1bc04b0_0, v0000017ae1bc1090_0, v0000017ae1bc16d0_0;
S_0000017ae1b64200 .scope module, "DMem" "Data_Memory" 3 52, 5 2 0, S_0000017ae1b63ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Mem_Addr";
    .port_info 1 /INPUT 64 "WriteData";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /OUTPUT 64 "Read_Data";
v0000017ae1bbfb50_0 .net "MemRead", 0 0, v0000017ae1c2e9c0_0;  alias, 1 drivers
v0000017ae1bc0370_0 .net "MemWrite", 0 0, v0000017ae1c2ed80_0;  alias, 1 drivers
v0000017ae1bc0230_0 .net "Mem_Addr", 63 0, v0000017ae1bc16d0_0;  alias, 1 drivers
v0000017ae1bc14f0_0 .var "Read_Data", 63 0;
v0000017ae1bc02d0_0 .net "WriteData", 63 0, v0000017ae1c32220_0;  alias, 1 drivers
v0000017ae1bbf970_0 .net "clk", 0 0, v0000017ae1c31500_0;  alias, 1 drivers
v0000017ae1bc0690 .array "data_mem", 0 63, 7 0;
E_0000017ae1bc9cd0 .event anyedge, v0000017ae1bbfb50_0, v0000017ae1bc16d0_0;
E_0000017ae1bca610 .event posedge, v0000017ae1bbf970_0;
S_0000017ae1b5e930 .scope module, "Igen" "immediate_generator" 3 40, 6 3 0, S_0000017ae1b63ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "immed_value";
v0000017ae1bc0870_0 .net *"_ivl_1", 0 0, L_0000017ae1c8c400;  1 drivers
v0000017ae1bc0f50_0 .net *"_ivl_10", 51 0, L_0000017ae1c8ca40;  1 drivers
v0000017ae1bbfbf0_0 .net *"_ivl_13", 6 0, L_0000017ae1c8ccc0;  1 drivers
v0000017ae1bc1630_0 .net *"_ivl_15", 4 0, L_0000017ae1c8c180;  1 drivers
v0000017ae1bc1130_0 .net *"_ivl_19", 0 0, L_0000017ae1c8c5e0;  1 drivers
v0000017ae1bc0ff0_0 .net *"_ivl_2", 51 0, L_0000017ae1c8d6c0;  1 drivers
v0000017ae1bc11d0_0 .net *"_ivl_20", 51 0, L_0000017ae1c8d440;  1 drivers
v0000017ae1bbfc90_0 .net *"_ivl_23", 0 0, L_0000017ae1c8c0e0;  1 drivers
v0000017ae1bc1310_0 .net *"_ivl_25", 0 0, L_0000017ae1c8cb80;  1 drivers
v0000017ae1bc1770_0 .net *"_ivl_27", 5 0, L_0000017ae1c8bbe0;  1 drivers
v0000017ae1bbff10_0 .net *"_ivl_29", 3 0, L_0000017ae1c8c680;  1 drivers
v0000017ae1bbfa10_0 .net *"_ivl_5", 11 0, L_0000017ae1c8c7c0;  1 drivers
v0000017ae1bbfd30_0 .net *"_ivl_9", 0 0, L_0000017ae1c8bf00;  1 drivers
v0000017ae1bab320_0 .net "immed_value", 63 0, L_0000017ae1c8c860;  alias, 1 drivers
v0000017ae1c2eb00_0 .net "instruction", 31 0, v0000017ae1c2ff00_0;  alias, 1 drivers
L_0000017ae1c8c400 .part v0000017ae1c2ff00_0, 31, 1;
LS_0000017ae1c8d6c0_0_0 .concat [ 1 1 1 1], L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400;
LS_0000017ae1c8d6c0_0_4 .concat [ 1 1 1 1], L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400;
LS_0000017ae1c8d6c0_0_8 .concat [ 1 1 1 1], L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400;
LS_0000017ae1c8d6c0_0_12 .concat [ 1 1 1 1], L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400;
LS_0000017ae1c8d6c0_0_16 .concat [ 1 1 1 1], L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400;
LS_0000017ae1c8d6c0_0_20 .concat [ 1 1 1 1], L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400;
LS_0000017ae1c8d6c0_0_24 .concat [ 1 1 1 1], L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400;
LS_0000017ae1c8d6c0_0_28 .concat [ 1 1 1 1], L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400;
LS_0000017ae1c8d6c0_0_32 .concat [ 1 1 1 1], L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400;
LS_0000017ae1c8d6c0_0_36 .concat [ 1 1 1 1], L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400;
LS_0000017ae1c8d6c0_0_40 .concat [ 1 1 1 1], L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400;
LS_0000017ae1c8d6c0_0_44 .concat [ 1 1 1 1], L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400;
LS_0000017ae1c8d6c0_0_48 .concat [ 1 1 1 1], L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400, L_0000017ae1c8c400;
LS_0000017ae1c8d6c0_1_0 .concat [ 4 4 4 4], LS_0000017ae1c8d6c0_0_0, LS_0000017ae1c8d6c0_0_4, LS_0000017ae1c8d6c0_0_8, LS_0000017ae1c8d6c0_0_12;
LS_0000017ae1c8d6c0_1_4 .concat [ 4 4 4 4], LS_0000017ae1c8d6c0_0_16, LS_0000017ae1c8d6c0_0_20, LS_0000017ae1c8d6c0_0_24, LS_0000017ae1c8d6c0_0_28;
LS_0000017ae1c8d6c0_1_8 .concat [ 4 4 4 4], LS_0000017ae1c8d6c0_0_32, LS_0000017ae1c8d6c0_0_36, LS_0000017ae1c8d6c0_0_40, LS_0000017ae1c8d6c0_0_44;
LS_0000017ae1c8d6c0_1_12 .concat [ 4 0 0 0], LS_0000017ae1c8d6c0_0_48;
L_0000017ae1c8d6c0 .concat [ 16 16 16 4], LS_0000017ae1c8d6c0_1_0, LS_0000017ae1c8d6c0_1_4, LS_0000017ae1c8d6c0_1_8, LS_0000017ae1c8d6c0_1_12;
L_0000017ae1c8c7c0 .part v0000017ae1c2ff00_0, 20, 12;
L_0000017ae1c8c540 .concat [ 12 52 0 0], L_0000017ae1c8c7c0, L_0000017ae1c8d6c0;
L_0000017ae1c8bf00 .part v0000017ae1c2ff00_0, 31, 1;
LS_0000017ae1c8ca40_0_0 .concat [ 1 1 1 1], L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00;
LS_0000017ae1c8ca40_0_4 .concat [ 1 1 1 1], L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00;
LS_0000017ae1c8ca40_0_8 .concat [ 1 1 1 1], L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00;
LS_0000017ae1c8ca40_0_12 .concat [ 1 1 1 1], L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00;
LS_0000017ae1c8ca40_0_16 .concat [ 1 1 1 1], L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00;
LS_0000017ae1c8ca40_0_20 .concat [ 1 1 1 1], L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00;
LS_0000017ae1c8ca40_0_24 .concat [ 1 1 1 1], L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00;
LS_0000017ae1c8ca40_0_28 .concat [ 1 1 1 1], L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00;
LS_0000017ae1c8ca40_0_32 .concat [ 1 1 1 1], L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00;
LS_0000017ae1c8ca40_0_36 .concat [ 1 1 1 1], L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00;
LS_0000017ae1c8ca40_0_40 .concat [ 1 1 1 1], L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00;
LS_0000017ae1c8ca40_0_44 .concat [ 1 1 1 1], L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00;
LS_0000017ae1c8ca40_0_48 .concat [ 1 1 1 1], L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00, L_0000017ae1c8bf00;
LS_0000017ae1c8ca40_1_0 .concat [ 4 4 4 4], LS_0000017ae1c8ca40_0_0, LS_0000017ae1c8ca40_0_4, LS_0000017ae1c8ca40_0_8, LS_0000017ae1c8ca40_0_12;
LS_0000017ae1c8ca40_1_4 .concat [ 4 4 4 4], LS_0000017ae1c8ca40_0_16, LS_0000017ae1c8ca40_0_20, LS_0000017ae1c8ca40_0_24, LS_0000017ae1c8ca40_0_28;
LS_0000017ae1c8ca40_1_8 .concat [ 4 4 4 4], LS_0000017ae1c8ca40_0_32, LS_0000017ae1c8ca40_0_36, LS_0000017ae1c8ca40_0_40, LS_0000017ae1c8ca40_0_44;
LS_0000017ae1c8ca40_1_12 .concat [ 4 0 0 0], LS_0000017ae1c8ca40_0_48;
L_0000017ae1c8ca40 .concat [ 16 16 16 4], LS_0000017ae1c8ca40_1_0, LS_0000017ae1c8ca40_1_4, LS_0000017ae1c8ca40_1_8, LS_0000017ae1c8ca40_1_12;
L_0000017ae1c8ccc0 .part v0000017ae1c2ff00_0, 25, 7;
L_0000017ae1c8c180 .part v0000017ae1c2ff00_0, 7, 5;
L_0000017ae1c8cc20 .concat [ 5 7 52 0], L_0000017ae1c8c180, L_0000017ae1c8ccc0, L_0000017ae1c8ca40;
L_0000017ae1c8c5e0 .part v0000017ae1c2ff00_0, 31, 1;
LS_0000017ae1c8d440_0_0 .concat [ 1 1 1 1], L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0;
LS_0000017ae1c8d440_0_4 .concat [ 1 1 1 1], L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0;
LS_0000017ae1c8d440_0_8 .concat [ 1 1 1 1], L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0;
LS_0000017ae1c8d440_0_12 .concat [ 1 1 1 1], L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0;
LS_0000017ae1c8d440_0_16 .concat [ 1 1 1 1], L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0;
LS_0000017ae1c8d440_0_20 .concat [ 1 1 1 1], L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0;
LS_0000017ae1c8d440_0_24 .concat [ 1 1 1 1], L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0;
LS_0000017ae1c8d440_0_28 .concat [ 1 1 1 1], L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0;
LS_0000017ae1c8d440_0_32 .concat [ 1 1 1 1], L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0;
LS_0000017ae1c8d440_0_36 .concat [ 1 1 1 1], L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0;
LS_0000017ae1c8d440_0_40 .concat [ 1 1 1 1], L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0;
LS_0000017ae1c8d440_0_44 .concat [ 1 1 1 1], L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0;
LS_0000017ae1c8d440_0_48 .concat [ 1 1 1 1], L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0, L_0000017ae1c8c5e0;
LS_0000017ae1c8d440_1_0 .concat [ 4 4 4 4], LS_0000017ae1c8d440_0_0, LS_0000017ae1c8d440_0_4, LS_0000017ae1c8d440_0_8, LS_0000017ae1c8d440_0_12;
LS_0000017ae1c8d440_1_4 .concat [ 4 4 4 4], LS_0000017ae1c8d440_0_16, LS_0000017ae1c8d440_0_20, LS_0000017ae1c8d440_0_24, LS_0000017ae1c8d440_0_28;
LS_0000017ae1c8d440_1_8 .concat [ 4 4 4 4], LS_0000017ae1c8d440_0_32, LS_0000017ae1c8d440_0_36, LS_0000017ae1c8d440_0_40, LS_0000017ae1c8d440_0_44;
LS_0000017ae1c8d440_1_12 .concat [ 4 0 0 0], LS_0000017ae1c8d440_0_48;
L_0000017ae1c8d440 .concat [ 16 16 16 4], LS_0000017ae1c8d440_1_0, LS_0000017ae1c8d440_1_4, LS_0000017ae1c8d440_1_8, LS_0000017ae1c8d440_1_12;
L_0000017ae1c8c0e0 .part v0000017ae1c2ff00_0, 31, 1;
L_0000017ae1c8cb80 .part v0000017ae1c2ff00_0, 7, 1;
L_0000017ae1c8bbe0 .part v0000017ae1c2ff00_0, 25, 6;
L_0000017ae1c8c680 .part v0000017ae1c2ff00_0, 8, 4;
LS_0000017ae1c8bd20_0_0 .concat [ 4 6 1 1], L_0000017ae1c8c680, L_0000017ae1c8bbe0, L_0000017ae1c8cb80, L_0000017ae1c8c0e0;
LS_0000017ae1c8bd20_0_4 .concat [ 52 0 0 0], L_0000017ae1c8d440;
L_0000017ae1c8bd20 .concat [ 12 52 0 0], LS_0000017ae1c8bd20_0_0, LS_0000017ae1c8bd20_0_4;
L_0000017ae1c8c720 .part v0000017ae1c2ff00_0, 5, 2;
S_0000017ae1b5eac0 .scope module, "m1" "MUX_3_1" 6 12, 7 1 0, S_0000017ae1b5e930;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 64 "C";
    .port_info 3 /OUTPUT 64 "O";
    .port_info 4 /INPUT 2 "S";
v0000017ae1bbfab0_0 .net "A", 63 0, L_0000017ae1c8c540;  1 drivers
v0000017ae1bc0410_0 .net "B", 63 0, L_0000017ae1c8cc20;  1 drivers
v0000017ae1bc09b0_0 .net "C", 63 0, L_0000017ae1c8bd20;  1 drivers
v0000017ae1bbfdd0_0 .net "O", 63 0, L_0000017ae1c8c860;  alias, 1 drivers
v0000017ae1bc13b0_0 .net "S", 1 0, L_0000017ae1c8c720;  1 drivers
L_0000017ae1c338e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017ae1bc0550_0 .net/2u *"_ivl_0", 1 0, L_0000017ae1c338e8;  1 drivers
v0000017ae1bc0a50_0 .net *"_ivl_2", 0 0, L_0000017ae1c8bfa0;  1 drivers
L_0000017ae1c33930 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000017ae1bc0730_0 .net/2u *"_ivl_4", 1 0, L_0000017ae1c33930;  1 drivers
v0000017ae1bc07d0_0 .net *"_ivl_6", 0 0, L_0000017ae1c8bb40;  1 drivers
v0000017ae1bc0cd0_0 .net *"_ivl_8", 63 0, L_0000017ae1c8bc80;  1 drivers
L_0000017ae1c8bfa0 .cmp/eq 2, L_0000017ae1c8c720, L_0000017ae1c338e8;
L_0000017ae1c8bb40 .cmp/eq 2, L_0000017ae1c8c720, L_0000017ae1c33930;
L_0000017ae1c8bc80 .functor MUXZ 64, L_0000017ae1c8bd20, L_0000017ae1c8cc20, L_0000017ae1c8bb40, C4<>;
L_0000017ae1c8c860 .functor MUXZ 64, L_0000017ae1c8bc80, L_0000017ae1c8c540, L_0000017ae1c8bfa0, C4<>;
S_0000017ae1b5ec50 .scope module, "PC" "Program_Counter" 3 28, 8 1 0, S_0000017ae1b63ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "PC_In";
    .port_info 3 /OUTPUT 64 "PC_Out";
v0000017ae1c2fdc0_0 .net "PC_In", 63 0, o0000017ae1bd3898;  alias, 0 drivers
v0000017ae1c2e920_0 .var "PC_Out", 63 0;
v0000017ae1c2f1e0_0 .net "clk", 0 0, v0000017ae1c31500_0;  alias, 1 drivers
v0000017ae1c2e060_0 .net "reset", 0 0, v0000017ae1c324a0_0;  alias, 1 drivers
E_0000017ae1bca190 .event posedge, v0000017ae1c2e060_0, v0000017ae1bbf970_0;
S_0000017ae1b561d0 .scope module, "ac1" "ALU_Control" 3 44, 9 1 0, S_0000017ae1b63ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 4 "Funct";
    .port_info 2 /OUTPUT 4 "Operation";
v0000017ae1c2eba0_0 .net "ALUOp", 1 0, v0000017ae1c2e7e0_0;  alias, 1 drivers
v0000017ae1c2e380_0 .net "Funct", 3 0, o0000017ae1bd3a18;  alias, 0 drivers
v0000017ae1c2e2e0_0 .var "Operation", 3 0;
E_0000017ae1bc9b10 .event anyedge, v0000017ae1c2e380_0, v0000017ae1c2eba0_0;
S_0000017ae1b56360 .scope module, "add1" "Adder" 3 30, 10 1 0, S_0000017ae1b63ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "c";
L_0000017ae1c33858 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000017ae1c2e880_0 .net "a", 63 0, L_0000017ae1c33858;  1 drivers
v0000017ae1c2f500_0 .net "b", 63 0, v0000017ae1c2e920_0;  alias, 1 drivers
v0000017ae1c2f640_0 .net "c", 63 0, L_0000017ae1c32680;  alias, 1 drivers
L_0000017ae1c32680 .arith/sum 64, L_0000017ae1c33858, v0000017ae1c2e920_0;
S_0000017ae1b564f0 .scope module, "add2" "Adder" 3 50, 10 1 0, S_0000017ae1b63ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "c";
v0000017ae1c2faa0_0 .net "a", 63 0, v0000017ae1c2e920_0;  alias, 1 drivers
v0000017ae1c2e740_0 .net "b", 63 0, L_0000017ae1c8d260;  1 drivers
v0000017ae1c2f320_0 .net "c", 63 0, L_0000017ae1c8d4e0;  alias, 1 drivers
L_0000017ae1c8d4e0 .arith/sum 64, v0000017ae1c2e920_0, L_0000017ae1c8d260;
S_0000017ae1b9c350 .scope module, "c1" "Control_Unit" 3 42, 11 1 0, S_0000017ae1b63ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
v0000017ae1c2e7e0_0 .var "ALUOp", 1 0;
v0000017ae1c2e6a0_0 .var "ALUSrc", 0 0;
v0000017ae1c2fe60_0 .var "Branch", 0 0;
v0000017ae1c2e9c0_0 .var "MemRead", 0 0;
v0000017ae1c2ed80_0 .var "MemWrite", 0 0;
v0000017ae1c2ea60_0 .var "MemtoReg", 0 0;
v0000017ae1c2fb40_0 .net "Opcode", 6 0, L_0000017ae1c30ba0;  alias, 1 drivers
v0000017ae1c2e240_0 .var "RegWrite", 0 0;
E_0000017ae1bc9d10 .event anyedge, v0000017ae1c2fb40_0;
S_0000017ae1b9c4e0 .scope module, "iMem" "Instruction_Memory" 3 34, 12 1 0, S_0000017ae1b63ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Inst_address";
    .port_info 1 /OUTPUT 32 "Instruction";
v0000017ae1c2f280_0 .net "Inst_address", 63 0, v0000017ae1c2e920_0;  alias, 1 drivers
v0000017ae1c2ff00_0 .var "Instruction", 31 0;
v0000017ae1c2e100 .array "instr_mem", 0 15, 7 0;
E_0000017ae1bc9c90 .event anyedge, v0000017ae1c2e920_0;
S_0000017ae1b9c670 .scope module, "iParser" "instruction_parser" 3 36, 13 1 0, S_0000017ae1b63ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 3 "funct3";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 7 "funct7";
v0000017ae1c2e420_0 .net "funct3", 14 12, L_0000017ae1c8c4a0;  alias, 1 drivers
v0000017ae1c2ec40_0 .net "funct7", 31 25, L_0000017ae1c8baa0;  alias, 1 drivers
v0000017ae1c2ece0_0 .net "instruction", 31 0, v0000017ae1c2ff00_0;  alias, 1 drivers
v0000017ae1c2f000_0 .net "opcode", 6 0, L_0000017ae1c30ba0;  alias, 1 drivers
v0000017ae1c2ee20_0 .net "rd", 11 7, L_0000017ae1c8c360;  alias, 1 drivers
v0000017ae1c2fd20_0 .net "rs1", 19 15, L_0000017ae1c8d3a0;  alias, 1 drivers
v0000017ae1c2eec0_0 .net "rs2", 24 20, L_0000017ae1c8d120;  alias, 1 drivers
L_0000017ae1c30ba0 .part v0000017ae1c2ff00_0, 0, 7;
L_0000017ae1c8c360 .part v0000017ae1c2ff00_0, 7, 5;
L_0000017ae1c8c4a0 .part v0000017ae1c2ff00_0, 12, 3;
L_0000017ae1c8d3a0 .part v0000017ae1c2ff00_0, 15, 5;
L_0000017ae1c8d120 .part v0000017ae1c2ff00_0, 20, 5;
L_0000017ae1c8baa0 .part v0000017ae1c2ff00_0, 25, 7;
S_0000017ae1ba3d50 .scope module, "muxALUSrc" "MUX" 3 46, 14 1 0, S_0000017ae1b63ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_0000017ae1c33978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017ae1c32c80 .functor XNOR 1, v0000017ae1c2e6a0_0, L_0000017ae1c33978, C4<0>, C4<0>;
v0000017ae1c2f3c0_0 .net "A", 63 0, v0000017ae1c32220_0;  alias, 1 drivers
v0000017ae1c2ef60_0 .net "B", 63 0, L_0000017ae1c8c860;  alias, 1 drivers
v0000017ae1c2e1a0_0 .net "O", 63 0, L_0000017ae1c8bdc0;  alias, 1 drivers
v0000017ae1c2f0a0_0 .net "S", 0 0, v0000017ae1c2e6a0_0;  alias, 1 drivers
v0000017ae1c2e4c0_0 .net/2u *"_ivl_0", 0 0, L_0000017ae1c33978;  1 drivers
v0000017ae1c2f140_0 .net *"_ivl_2", 0 0, L_0000017ae1c32c80;  1 drivers
L_0000017ae1c8bdc0 .functor MUXZ 64, L_0000017ae1c8c860, v0000017ae1c32220_0, L_0000017ae1c32c80, C4<>;
S_0000017ae1ba3ee0 .scope module, "muxBranch" "MUX" 3 32, 14 1 0, S_0000017ae1b63ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_0000017ae1c338a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017ae1c33150 .functor XNOR 1, L_0000017ae1c331c0, L_0000017ae1c338a0, C4<0>, C4<0>;
v0000017ae1c2f820_0 .net "A", 63 0, L_0000017ae1c32680;  alias, 1 drivers
v0000017ae1c2e560_0 .net "B", 63 0, L_0000017ae1c8d4e0;  alias, 1 drivers
v0000017ae1c2f460_0 .net "O", 63 0, L_0000017ae1c30880;  alias, 1 drivers
v0000017ae1c2f780_0 .net "S", 0 0, L_0000017ae1c331c0;  1 drivers
v0000017ae1c2f5a0_0 .net/2u *"_ivl_0", 0 0, L_0000017ae1c338a0;  1 drivers
v0000017ae1c2f6e0_0 .net *"_ivl_2", 0 0, L_0000017ae1c33150;  1 drivers
L_0000017ae1c30880 .functor MUXZ 64, L_0000017ae1c8d4e0, L_0000017ae1c32680, L_0000017ae1c33150, C4<>;
S_0000017ae1ba4070 .scope module, "muxMemory" "MUX" 3 54, 14 1 0, S_0000017ae1b63ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_0000017ae1c33a08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000017ae1c32a50 .functor XNOR 1, v0000017ae1c2ea60_0, L_0000017ae1c33a08, C4<0>, C4<0>;
v0000017ae1c2f8c0_0 .net "A", 63 0, v0000017ae1bc14f0_0;  alias, 1 drivers
v0000017ae1c2e600_0 .net "B", 63 0, v0000017ae1bc16d0_0;  alias, 1 drivers
v0000017ae1c2f960_0 .net "O", 63 0, L_0000017ae1c8cfe0;  alias, 1 drivers
v0000017ae1c2fa00_0 .net "S", 0 0, v0000017ae1c2ea60_0;  alias, 1 drivers
v0000017ae1c2fbe0_0 .net/2u *"_ivl_0", 0 0, L_0000017ae1c33a08;  1 drivers
v0000017ae1c2fc80_0 .net *"_ivl_2", 0 0, L_0000017ae1c32a50;  1 drivers
L_0000017ae1c8cfe0 .functor MUXZ 64, v0000017ae1bc16d0_0, v0000017ae1bc14f0_0, L_0000017ae1c32a50, C4<>;
S_0000017ae1b62820 .scope module, "rFile" "registerFile" 3 38, 15 1 0, S_0000017ae1b63ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "WriteData";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 64 "ReadData1";
    .port_info 8 /OUTPUT 64 "ReadData2";
v0000017ae1c313c0_0 .var "ReadData1", 63 0;
v0000017ae1c32220_0 .var "ReadData2", 63 0;
v0000017ae1c30ec0_0 .net "RegWrite", 0 0, v0000017ae1c2e240_0;  alias, 1 drivers
v0000017ae1c30c40_0 .net "WriteData", 63 0, o0000017ae1bd45b8;  alias, 0 drivers
v0000017ae1c322c0_0 .net "clk", 0 0, v0000017ae1c31500_0;  alias, 1 drivers
v0000017ae1c31dc0_0 .net "rd", 4 0, L_0000017ae1c8c360;  alias, 1 drivers
v0000017ae1c31320 .array "registers", 0 31, 63 0;
v0000017ae1c31640_0 .net "reset", 0 0, v0000017ae1c324a0_0;  alias, 1 drivers
v0000017ae1c31c80_0 .net "rs1", 4 0, L_0000017ae1c8d3a0;  alias, 1 drivers
v0000017ae1c30e20_0 .net "rs2", 4 0, L_0000017ae1c8d120;  alias, 1 drivers
v0000017ae1c31320_0 .array/port v0000017ae1c31320, 0;
v0000017ae1c31320_1 .array/port v0000017ae1c31320, 1;
E_0000017ae1bc9e50/0 .event anyedge, v0000017ae1c2e060_0, v0000017ae1c2fd20_0, v0000017ae1c31320_0, v0000017ae1c31320_1;
v0000017ae1c31320_2 .array/port v0000017ae1c31320, 2;
v0000017ae1c31320_3 .array/port v0000017ae1c31320, 3;
v0000017ae1c31320_4 .array/port v0000017ae1c31320, 4;
v0000017ae1c31320_5 .array/port v0000017ae1c31320, 5;
E_0000017ae1bc9e50/1 .event anyedge, v0000017ae1c31320_2, v0000017ae1c31320_3, v0000017ae1c31320_4, v0000017ae1c31320_5;
v0000017ae1c31320_6 .array/port v0000017ae1c31320, 6;
v0000017ae1c31320_7 .array/port v0000017ae1c31320, 7;
v0000017ae1c31320_8 .array/port v0000017ae1c31320, 8;
v0000017ae1c31320_9 .array/port v0000017ae1c31320, 9;
E_0000017ae1bc9e50/2 .event anyedge, v0000017ae1c31320_6, v0000017ae1c31320_7, v0000017ae1c31320_8, v0000017ae1c31320_9;
v0000017ae1c31320_10 .array/port v0000017ae1c31320, 10;
v0000017ae1c31320_11 .array/port v0000017ae1c31320, 11;
v0000017ae1c31320_12 .array/port v0000017ae1c31320, 12;
v0000017ae1c31320_13 .array/port v0000017ae1c31320, 13;
E_0000017ae1bc9e50/3 .event anyedge, v0000017ae1c31320_10, v0000017ae1c31320_11, v0000017ae1c31320_12, v0000017ae1c31320_13;
v0000017ae1c31320_14 .array/port v0000017ae1c31320, 14;
v0000017ae1c31320_15 .array/port v0000017ae1c31320, 15;
v0000017ae1c31320_16 .array/port v0000017ae1c31320, 16;
v0000017ae1c31320_17 .array/port v0000017ae1c31320, 17;
E_0000017ae1bc9e50/4 .event anyedge, v0000017ae1c31320_14, v0000017ae1c31320_15, v0000017ae1c31320_16, v0000017ae1c31320_17;
v0000017ae1c31320_18 .array/port v0000017ae1c31320, 18;
v0000017ae1c31320_19 .array/port v0000017ae1c31320, 19;
v0000017ae1c31320_20 .array/port v0000017ae1c31320, 20;
v0000017ae1c31320_21 .array/port v0000017ae1c31320, 21;
E_0000017ae1bc9e50/5 .event anyedge, v0000017ae1c31320_18, v0000017ae1c31320_19, v0000017ae1c31320_20, v0000017ae1c31320_21;
v0000017ae1c31320_22 .array/port v0000017ae1c31320, 22;
v0000017ae1c31320_23 .array/port v0000017ae1c31320, 23;
v0000017ae1c31320_24 .array/port v0000017ae1c31320, 24;
v0000017ae1c31320_25 .array/port v0000017ae1c31320, 25;
E_0000017ae1bc9e50/6 .event anyedge, v0000017ae1c31320_22, v0000017ae1c31320_23, v0000017ae1c31320_24, v0000017ae1c31320_25;
v0000017ae1c31320_26 .array/port v0000017ae1c31320, 26;
v0000017ae1c31320_27 .array/port v0000017ae1c31320, 27;
v0000017ae1c31320_28 .array/port v0000017ae1c31320, 28;
v0000017ae1c31320_29 .array/port v0000017ae1c31320, 29;
E_0000017ae1bc9e50/7 .event anyedge, v0000017ae1c31320_26, v0000017ae1c31320_27, v0000017ae1c31320_28, v0000017ae1c31320_29;
v0000017ae1c31320_30 .array/port v0000017ae1c31320, 30;
v0000017ae1c31320_31 .array/port v0000017ae1c31320, 31;
E_0000017ae1bc9e50/8 .event anyedge, v0000017ae1c31320_30, v0000017ae1c31320_31, v0000017ae1c2eec0_0;
E_0000017ae1bc9e50 .event/or E_0000017ae1bc9e50/0, E_0000017ae1bc9e50/1, E_0000017ae1bc9e50/2, E_0000017ae1bc9e50/3, E_0000017ae1bc9e50/4, E_0000017ae1bc9e50/5, E_0000017ae1bc9e50/6, E_0000017ae1bc9e50/7, E_0000017ae1bc9e50/8;
    .scope S_0000017ae1b5ec50;
T_0 ;
    %wait E_0000017ae1bca190;
    %load/vec4 v0000017ae1c2e060_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0000017ae1c2fdc0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0000017ae1c2e920_0, 0, 64;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017ae1b9c4e0;
T_1 ;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c2e100, 4, 0;
    %pushi/vec4 11, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c2e100, 4, 0;
    %pushi/vec4 12, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c2e100, 4, 0;
    %pushi/vec4 13, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c2e100, 4, 0;
    %pushi/vec4 14, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c2e100, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c2e100, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c2e100, 4, 0;
    %pushi/vec4 17, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c2e100, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c2e100, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c2e100, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c2e100, 4, 0;
    %pushi/vec4 21, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c2e100, 4, 0;
    %pushi/vec4 22, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c2e100, 4, 0;
    %pushi/vec4 23, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c2e100, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c2e100, 4, 0;
    %pushi/vec4 25, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c2e100, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000017ae1b9c4e0;
T_2 ;
    %wait E_0000017ae1bc9c90;
    %load/vec4 v0000017ae1c2f280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017ae1c2e100, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017ae1c2e100, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017ae1c2e100, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017ae1c2e100, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017ae1c2ff00_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017ae1c2e100, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017ae1c2e100, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017ae1c2e100, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017ae1c2e100, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017ae1c2ff00_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017ae1c2e100, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017ae1c2e100, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017ae1c2e100, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017ae1c2e100, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017ae1c2ff00_0, 0, 32;
    %jmp T_2.4;
T_2.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017ae1c2e100, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017ae1c2e100, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017ae1c2e100, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000017ae1c2e100, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017ae1c2ff00_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000017ae1b62820;
T_3 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 8, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 9, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 10, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 11, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 12, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 13, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 14, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 15, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 16, 0, 64;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 17, 0, 64;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 18, 0, 64;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 19, 0, 64;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 20, 0, 64;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 21, 0, 64;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 22, 0, 64;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 23, 0, 64;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 24, 0, 64;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 25, 0, 64;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 26, 0, 64;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 27, 0, 64;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 28, 0, 64;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 29, 0, 64;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 30, 0, 64;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %pushi/vec4 31, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1c31320, 4, 0;
    %end;
    .thread T_3;
    .scope S_0000017ae1b62820;
T_4 ;
    %wait E_0000017ae1bc9e50;
    %load/vec4 v0000017ae1c31640_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0000017ae1c31c80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000017ae1c31320, 4;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0000017ae1c313c0_0, 0;
    %load/vec4 v0000017ae1c31640_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0000017ae1c30e20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000017ae1c31320, 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %assign/vec4 v0000017ae1c32220_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000017ae1b62820;
T_5 ;
    %wait E_0000017ae1bca610;
    %load/vec4 v0000017ae1c30ec0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0000017ae1c30c40_0;
    %load/vec4 v0000017ae1c31dc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000017ae1c31320, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017ae1b9c350;
T_6 ;
    %wait E_0000017ae1bc9d10;
    %load/vec4 v0000017ae1c2fb40_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2e6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2ea60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2e240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2ed80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2fe60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017ae1c2e7e0_0, 0, 2;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2e6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2ea60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ae1c2e240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2ed80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2fe60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017ae1c2e7e0_0, 0, 2;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ae1c2e6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ae1c2ea60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ae1c2e240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ae1c2e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2ed80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2fe60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017ae1c2e7e0_0, 0, 2;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ae1c2e6a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000017ae1c2ea60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2e240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2e9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ae1c2ed80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2fe60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017ae1c2e7e0_0, 0, 2;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2e6a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000017ae1c2ea60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2e240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2ed80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ae1c2fe60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017ae1c2e7e0_0, 0, 2;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ae1c2e6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2ea60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ae1c2e240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2ed80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c2fe60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017ae1c2e7e0_0, 0, 2;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000017ae1b561d0;
T_7 ;
    %wait E_0000017ae1bc9b10;
    %load/vec4 v0000017ae1c2eba0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017ae1c2e2e0_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000017ae1c2eba0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000017ae1c2e2e0_0, 0, 4;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000017ae1c2eba0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0000017ae1c2e380_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017ae1c2e2e0_0, 0, 4;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000017ae1c2e380_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000017ae1c2e2e0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0000017ae1c2e380_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017ae1c2e2e0_0, 0, 4;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0000017ae1c2e380_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000017ae1c2e2e0_0, 0, 4;
T_7.12 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000017ae1b64070;
T_8 ;
    %wait E_0000017ae1bc9050;
    %load/vec4 v0000017ae1bc0050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %load/vec4 v0000017ae1bc04b0_0;
    %load/vec4 v0000017ae1bc1090_0;
    %or;
    %inv;
    %assign/vec4 v0000017ae1bc16d0_0, 0;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0000017ae1bc04b0_0;
    %load/vec4 v0000017ae1bc1090_0;
    %and;
    %assign/vec4 v0000017ae1bc16d0_0, 0;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0000017ae1bc04b0_0;
    %load/vec4 v0000017ae1bc1090_0;
    %or;
    %assign/vec4 v0000017ae1bc16d0_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0000017ae1bc04b0_0;
    %load/vec4 v0000017ae1bc1090_0;
    %add;
    %assign/vec4 v0000017ae1bc16d0_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0000017ae1bc04b0_0;
    %load/vec4 v0000017ae1bc1090_0;
    %sub;
    %assign/vec4 v0000017ae1bc16d0_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %load/vec4 v0000017ae1bc16d0_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %store/vec4 v0000017ae1bc0eb0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000017ae1b64200;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 11, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 12, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 13, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 14, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 17, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 21, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 22, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 23, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 25, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 26, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 27, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 28, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 29, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 31, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 36, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 37, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 38, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 39, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 41, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 43, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 44, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 45, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 47, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 49, 0, 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 55, 0, 8;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 57, 0, 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 59, 0, 8;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 61, 0, 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %end;
    .thread T_9;
    .scope S_0000017ae1b64200;
T_10 ;
    %wait E_0000017ae1bca610;
    %load/vec4 v0000017ae1bc0370_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0000017ae1bc02d0_0;
    %parti/s 8, 56, 7;
    %load/vec4 v0000017ae1bc0230_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %load/vec4 v0000017ae1bc02d0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0000017ae1bc0230_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %load/vec4 v0000017ae1bc02d0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0000017ae1bc0230_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %load/vec4 v0000017ae1bc02d0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0000017ae1bc0230_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %load/vec4 v0000017ae1bc02d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000017ae1bc0230_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %load/vec4 v0000017ae1bc02d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000017ae1bc0230_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %load/vec4 v0000017ae1bc02d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000017ae1bc0230_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000017ae1bc0690, 4, 0;
    %load/vec4 v0000017ae1bc02d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000017ae1bc0230_0;
    %store/vec4a v0000017ae1bc0690, 4, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000017ae1b64200;
T_11 ;
    %wait E_0000017ae1bc9cd0;
    %load/vec4 v0000017ae1bbfb50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0000017ae1bc0230_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000017ae1bc0690, 4;
    %load/vec4 v0000017ae1bc0230_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000017ae1bc0690, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017ae1bc0230_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000017ae1bc0690, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017ae1bc0230_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000017ae1bc0690, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017ae1bc0230_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000017ae1bc0690, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017ae1bc0230_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000017ae1bc0690, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017ae1bc0230_0;
    %pad/u 65;
    %addi 0, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000017ae1bc0690, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %assign/vec4 v0000017ae1bc14f0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000017ae1bd09a0;
T_12 ;
    %vpi_call 2 9 "$dumpfile", "RISC_V_Processor.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000017ae1bd09a0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ae1c324a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c31500_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ae1c324a0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0000017ae1bd09a0;
T_14 ;
    %delay 5, 0;
    %load/vec4 v0000017ae1c31500_0;
    %inv;
    %store/vec4 v0000017ae1c31500_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0000017ae1bd09a0;
T_15 ;
    %delay 30, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "RISC_V_pr_tb.v";
    "./RISC_V_Processor.v";
    "./ALU_64_bit.v";
    "./Data_Memory.v";
    "./immediate_generator.v";
    "./MUX_3_1.v";
    "./Program_Counter.v";
    "./ALU_Control.v";
    "./Adder.v";
    "./Control_Unit.v";
    "./instruction_Memory.v";
    "./instruction_parser.v";
    "./MUX.v";
    "./registerFile.v";
