// Seed: 3665779251
module module_0 ();
  assign id_1 = 1;
  wire id_2;
  assign module_2.type_3 = 0;
  wire id_3;
endmodule
module module_1 (
    output wor   id_0,
    input  logic id_1,
    output wor   id_2
);
  assign id_2 = 1;
  id_4 :
  assert property (@(1 * $display(id_4)) 1) @(negedge id_4 or posedge 1'b0) id_4 = 1;
  assign id_4 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always if (id_1) id_4 <= 1;
endmodule
module module_2 (
    input logic id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wire id_3,
    input tri id_4,
    output wire id_5,
    input wire id_6,
    input wor id_7,
    output logic id_8
);
  assign id_8 = 1;
  wor id_10, id_11;
  assign id_2 = 1;
  assign id_2 = 1;
  always begin : LABEL_0
    id_8 <= id_0;
  end
  supply0 id_12 = id_1;
  supply0 id_13, id_14;
  assign id_10 = 1;
  module_0 modCall_1 ();
  wire id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  assign id_13 = id_3;
endmodule
