// Seed: 3761286968
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_4 :
  assert property (@(posedge -1) id_3)
  else;
endmodule
module module_1 #(
    parameter id_1 = 32'd99,
    parameter id_6 = 32'd32,
    parameter id_7 = 32'd60,
    parameter id_8 = 32'd76
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    _id_8
);
  input wire _id_8;
  output wire _id_7;
  output wire _id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2
  );
  inout wire id_2;
  output wire _id_1;
  assign id_6 = id_5[-1'b0 : id_8];
  wire ["" : 1] id_9[-1  -  1  &&  -1 : id_6];
  wire id_10;
  wire id_11;
  logic [id_7 : id_1] id_12;
  ;
endmodule
