#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 11 17:50:58 2019
# Process ID: 3691
# Current directory: /home/simone/ram_mixed/ram_mixed.runs/synth_1
# Command line: vivado -log setram.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source setram.tcl
# Log file: /home/simone/ram_mixed/ram_mixed.runs/synth_1/setram.vds
# Journal file: /home/simone/ram_mixed/ram_mixed.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source setram.tcl -notrace
Command: synth_design -top setram -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3741 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1300.895 ; gain = 86.875 ; free physical = 116605 ; free virtual = 246866
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'setram' [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:39]
	Parameter CDEP bound to: 4 - type: integer 
	Parameter REGO bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_mixed' [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:162]
	Parameter WIDTHA bound to: 10 - type: integer 
	Parameter SIZEA bound to: 512 - type: integer 
	Parameter ADDRWIDTHA bound to: 9 - type: integer 
	Parameter WIDTHB bound to: 40 - type: integer 
	Parameter SIZEB bound to: 128 - type: integer 
	Parameter ADDRWIDTHB bound to: 7 - type: integer 
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM ram_reg
Info : Asymmetric Ram read pattern(simple)identified
INFO: [Synth 8-256] done synthesizing module 'ram_mixed' (1#1) [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:162]
WARNING: [Synth 8-6014] Unused sequential element setIndcR_reg was removed.  [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:154]
INFO: [Synth 8-6155] done synthesizing module 'setram' (2#1) [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:39]
WARNING: [Synth 8-3331] design setram has unconnected port rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1345.520 ; gain = 131.500 ; free physical = 116615 ; free virtual = 246877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1345.520 ; gain = 131.500 ; free physical = 116615 ; free virtual = 246877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1353.523 ; gain = 139.504 ; free physical = 116615 ; free virtual = 246877
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1361.531 ; gain = 147.512 ; free physical = 116607 ; free virtual = 246869
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 32    
	               10 Bit    Registers := 32    
+---RAMs : 
	               5K Bit         RAMs := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram_mixed 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	               10 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element STG[0].setrami/regA_reg was removed.  [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element STG[0].mskrami/regA_reg was removed.  [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element STG[1].setrami/regA_reg was removed.  [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element STG[1].mskrami/regA_reg was removed.  [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element STG[2].setrami/regA_reg was removed.  [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element STG[2].mskrami/regA_reg was removed.  [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element STG[3].setrami/regA_reg was removed.  [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element STG[3].mskrami/regA_reg was removed.  [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element STG[4].setrami/regA_reg was removed.  [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element STG[4].mskrami/regA_reg was removed.  [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element STG[5].setrami/regA_reg was removed.  [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element STG[5].mskrami/regA_reg was removed.  [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element STG[6].setrami/regA_reg was removed.  [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element STG[6].mskrami/regA_reg was removed.  [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element STG[7].setrami/regA_reg was removed.  [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element STG[7].mskrami/regA_reg was removed.  [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:210]
WARNING: [Synth 8-3936] Found unconnected internal register 'STG[0].mskrami/regB_reg' and it is trimmed from '40' to '39' bits. [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:228]
WARNING: [Synth 8-3936] Found unconnected internal register 'STG[1].mskrami/regB_reg' and it is trimmed from '40' to '39' bits. [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:228]
WARNING: [Synth 8-3936] Found unconnected internal register 'STG[2].mskrami/regB_reg' and it is trimmed from '40' to '39' bits. [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:228]
WARNING: [Synth 8-3936] Found unconnected internal register 'STG[3].mskrami/regB_reg' and it is trimmed from '40' to '39' bits. [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:228]
WARNING: [Synth 8-3936] Found unconnected internal register 'STG[4].mskrami/regB_reg' and it is trimmed from '40' to '39' bits. [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:228]
WARNING: [Synth 8-3936] Found unconnected internal register 'STG[5].mskrami/regB_reg' and it is trimmed from '40' to '39' bits. [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:228]
WARNING: [Synth 8-3936] Found unconnected internal register 'STG[6].mskrami/regB_reg' and it is trimmed from '40' to '39' bits. [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:228]
WARNING: [Synth 8-3936] Found unconnected internal register 'STG[7].mskrami/regB_reg' and it is trimmed from '40' to '39' bits. [/home/simone/ram_mixed/ram_mixed.srcs/sources_1/new/ram_mixed.vhd:228]
WARNING: [Synth 8-3331] design setram has unconnected port rst
WARNING: [Synth 8-3332] Sequential element (STG[0].mskrami/regB_reg[29]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[0].mskrami/regB_reg[19]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[0].mskrami/regB_reg[9]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[1].mskrami/regB_reg[29]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[1].mskrami/regB_reg[19]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[1].mskrami/regB_reg[9]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[2].mskrami/regB_reg[29]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[2].mskrami/regB_reg[19]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[2].mskrami/regB_reg[9]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[3].mskrami/regB_reg[29]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[3].mskrami/regB_reg[19]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[3].mskrami/regB_reg[9]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[4].mskrami/regB_reg[29]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[4].mskrami/regB_reg[19]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[4].mskrami/regB_reg[9]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[5].mskrami/regB_reg[29]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[5].mskrami/regB_reg[19]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[5].mskrami/regB_reg[9]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[6].mskrami/regB_reg[29]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[6].mskrami/regB_reg[19]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[6].mskrami/regB_reg[9]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[7].mskrami/regB_reg[29]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[7].mskrami/regB_reg[19]) is unused and will be removed from module setram.
WARNING: [Synth 8-3332] Sequential element (STG[7].mskrami/regB_reg[9]) is unused and will be removed from module setram.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 1533.555 ; gain = 319.535 ; free physical = 116415 ; free virtual = 246679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM STG[0].setrami/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM STG[0].mskrami/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM STG[1].setrami/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM STG[1].mskrami/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM STG[2].setrami/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM STG[2].mskrami/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM STG[3].setrami/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM STG[3].mskrami/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM STG[4].setrami/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM STG[4].mskrami/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM STG[5].setrami/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM STG[5].mskrami/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM STG[6].setrami/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM STG[6].mskrami/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM STG[7].setrami/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM STG[7].mskrami/ram_reg to conserve power

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 1533.555 ; gain = 319.535 ; free physical = 116418 ; free virtual = 246682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
|ram_mixed:  | ram_reg    | 512 x 10(READ_FIRST)   | W | R | 128 x 40(READ_FIRST)   | W | R | Port A and B     | 1      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 1533.555 ; gain = 319.535 ; free physical = 116415 ; free virtual = 246680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 1533.555 ; gain = 319.535 ; free physical = 116414 ; free virtual = 246679
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 1533.555 ; gain = 319.535 ; free physical = 116414 ; free virtual = 246679
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 1533.555 ; gain = 319.535 ; free physical = 116414 ; free virtual = 246679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 1533.555 ; gain = 319.535 ; free physical = 116414 ; free virtual = 246679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 1533.555 ; gain = 319.535 ; free physical = 116414 ; free virtual = 246679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 1533.555 ; gain = 319.535 ; free physical = 116414 ; free virtual = 246679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    32|
|3     |LUT2     |    32|
|4     |LUT4     |   104|
|5     |LUT6     |    96|
|6     |RAMB18E1 |    16|
|7     |RAMB36E1 |    16|
|8     |IBUF     |    41|
|9     |OBUF     |    32|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+-------------+------+
|      |Instance           |Module       |Cells |
+------+-------------------+-------------+------+
|1     |top                |             |   370|
|2     |  \STG[0].mskrami  |ram_mixed    |    30|
|3     |  \STG[0].setrami  |ram_mixed_0  |     7|
|4     |  \STG[1].mskrami  |ram_mixed_1  |    31|
|5     |  \STG[1].setrami  |ram_mixed_2  |     6|
|6     |  \STG[2].mskrami  |ram_mixed_3  |    31|
|7     |  \STG[2].setrami  |ram_mixed_4  |     6|
|8     |  \STG[3].mskrami  |ram_mixed_5  |    31|
|9     |  \STG[3].setrami  |ram_mixed_6  |     6|
|10    |  \STG[4].mskrami  |ram_mixed_7  |    30|
|11    |  \STG[4].setrami  |ram_mixed_8  |     7|
|12    |  \STG[5].mskrami  |ram_mixed_9  |    31|
|13    |  \STG[5].setrami  |ram_mixed_10 |     6|
|14    |  \STG[6].mskrami  |ram_mixed_11 |    30|
|15    |  \STG[6].setrami  |ram_mixed_12 |     7|
|16    |  \STG[7].mskrami  |ram_mixed_13 |    31|
|17    |  \STG[7].setrami  |ram_mixed_14 |     6|
+------+-------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 1533.555 ; gain = 319.535 ; free physical = 116414 ; free virtual = 246679
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 1533.555 ; gain = 319.535 ; free physical = 116418 ; free virtual = 246682
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 1533.562 ; gain = 319.535 ; free physical = 116418 ; free virtual = 246682
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 1592.555 ; gain = 390.113 ; free physical = 116388 ; free virtual = 246652
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/simone/ram_mixed/ram_mixed.runs/synth_1/setram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file setram_utilization_synth.rpt -pb setram_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1616.566 ; gain = 0.000 ; free physical = 116388 ; free virtual = 246653
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 17:51:50 2019...
