

================================================================
== Vitis HLS Report for 'filt_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Mon Apr  1 14:56:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_10"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_11"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %x_V_dest_V, i1 %x_V_id_V, i1 %x_V_last_V, i1 %x_V_user_V, i4 %x_V_strb_V, i4 %x_V_keep_V, i32 %x_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y_V_dest_V, i1 %y_V_id_V, i1 %y_V_last_V, i1 %y_V_user_V, i4 %y_V_strb_V, i4 %y_V_keep_V, i32 %y_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%gmem_addr_read_11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_2"   --->   Operation 12 'read' 'gmem_addr_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%gmem_addr_read_12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_8"   --->   Operation 13 'read' 'gmem_addr_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gmem_addr_read_14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_9"   --->   Operation 14 'read' 'gmem_addr_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%gmem_addr_read_15 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_5"   --->   Operation 15 'read' 'gmem_addr_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gmem_addr_read_16 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_6"   --->   Operation 16 'read' 'gmem_addr_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gmem_addr_read_17 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_7"   --->   Operation 17 'read' 'gmem_addr_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%gmem_addr_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_4"   --->   Operation 18 'read' 'gmem_addr_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gmem_addr_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_10"   --->   Operation 19 'read' 'gmem_addr_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%gmem_addr_read_13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_1"   --->   Operation 20 'read' 'gmem_addr_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%gmem_addr_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_3"   --->   Operation 21 'read' 'gmem_addr_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%gmem_addr_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read"   --->   Operation 22 'read' 'gmem_addr_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %Shift_Accum_Loop"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:25]   --->   Operation 24 'read' 'empty' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp1_data = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 25 'extractvalue' 'tmp1_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp1_keep = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 26 'extractvalue' 'tmp1_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp1_strb = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 27 'extractvalue' 'tmp1_strb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp1_user = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 28 'extractvalue' 'tmp1_user' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp1_last = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 29 'extractvalue' 'tmp1_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp1_id = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 30 'extractvalue' 'tmp1_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp1_dest = extractvalue i44 %empty" [filt.cpp:25]   --->   Operation 31 'extractvalue' 'tmp1_dest' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_shift_reg_6_load = load i32 %filt_stream_int_stream_axis_0_shift_reg_6" [filt.cpp:30]   --->   Operation 32 'load' 'filt_stream_int_stream_axis_0_shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_shift_reg_7_load = load i32 %filt_stream_int_stream_axis_0_shift_reg_7" [filt.cpp:30]   --->   Operation 33 'load' 'filt_stream_int_stream_axis_0_shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_shift_reg_8_load = load i32 %filt_stream_int_stream_axis_0_shift_reg_8" [filt.cpp:30]   --->   Operation 34 'load' 'filt_stream_int_stream_axis_0_shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_shift_reg_9_load = load i32 %filt_stream_int_stream_axis_0_shift_reg_9" [filt.cpp:30]   --->   Operation 35 'load' 'filt_stream_int_stream_axis_0_shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (6.91ns)   --->   "%mul_ln34_1 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_7_load, i32 %gmem_addr_read_20" [filt.cpp:34]   --->   Operation 36 'mul' 'mul_ln34_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [2/2] (6.91ns)   --->   "%mul_ln34_2 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_9_load, i32 %gmem_addr_read_13" [filt.cpp:34]   --->   Operation 37 'mul' 'mul_ln34_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [2/2] (6.91ns)   --->   "%mul_ln34_10 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_8_load, i32 %gmem_addr_read_11" [filt.cpp:34]   --->   Operation 38 'mul' 'mul_ln34_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %filt_stream_int_stream_axis_0_shift_reg_7_load, i32 %filt_stream_int_stream_axis_0_shift_reg_6" [filt.cpp:30]   --->   Operation 39 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %filt_stream_int_stream_axis_0_shift_reg_8_load, i32 %filt_stream_int_stream_axis_0_shift_reg_7" [filt.cpp:30]   --->   Operation 40 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %filt_stream_int_stream_axis_0_shift_reg_9_load, i32 %filt_stream_int_stream_axis_0_shift_reg_8" [filt.cpp:30]   --->   Operation 41 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %tmp1_data, i32 %filt_stream_int_stream_axis_0_shift_reg_9" [filt.cpp:35]   --->   Operation 42 'store' 'store_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %tmp1_last, void %cleanup.cont, void %while.end.exitStub" [filt.cpp:25]   --->   Operation 43 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [filt.cpp:18]   --->   Operation 44 'specpipeline' 'specpipeline_ln18' <Predicate = (!tmp1_last)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [filt.cpp:18]   --->   Operation 45 'specloopname' 'specloopname_ln18' <Predicate = (!tmp1_last)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln18 = br void %Shift_Accum_Loop" [filt.cpp:18]   --->   Operation 46 'br' 'br_ln18' <Predicate = (!tmp1_last)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_shift_reg_load = load i32 %filt_stream_int_stream_axis_0_shift_reg" [filt.cpp:30]   --->   Operation 47 'load' 'filt_stream_int_stream_axis_0_shift_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_shift_reg_1_load = load i32 %filt_stream_int_stream_axis_0_shift_reg_1" [filt.cpp:30]   --->   Operation 48 'load' 'filt_stream_int_stream_axis_0_shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_shift_reg_2_load = load i32 %filt_stream_int_stream_axis_0_shift_reg_2" [filt.cpp:30]   --->   Operation 49 'load' 'filt_stream_int_stream_axis_0_shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_shift_reg_3_load = load i32 %filt_stream_int_stream_axis_0_shift_reg_3" [filt.cpp:30]   --->   Operation 50 'load' 'filt_stream_int_stream_axis_0_shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_shift_reg_4_load = load i32 %filt_stream_int_stream_axis_0_shift_reg_4" [filt.cpp:30]   --->   Operation 51 'load' 'filt_stream_int_stream_axis_0_shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%filt_stream_int_stream_axis_0_shift_reg_5_load = load i32 %filt_stream_int_stream_axis_0_shift_reg_5" [filt.cpp:30]   --->   Operation 52 'load' 'filt_stream_int_stream_axis_0_shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (6.91ns)   --->   "%mul_ln34 = mul i32 %tmp1_data, i32 %gmem_addr_read_21" [filt.cpp:34]   --->   Operation 53 'mul' 'mul_ln34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/2] (6.91ns)   --->   "%mul_ln34_1 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_7_load, i32 %gmem_addr_read_20" [filt.cpp:34]   --->   Operation 54 'mul' 'mul_ln34_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (6.91ns)   --->   "%mul_ln34_2 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_9_load, i32 %gmem_addr_read_13" [filt.cpp:34]   --->   Operation 55 'mul' 'mul_ln34_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [2/2] (6.91ns)   --->   "%mul_ln34_3 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_load, i32 %gmem_addr_read_19" [filt.cpp:34]   --->   Operation 56 'mul' 'mul_ln34_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [2/2] (6.91ns)   --->   "%mul_ln34_4 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_6_load, i32 %gmem_addr_read_18" [filt.cpp:34]   --->   Operation 57 'mul' 'mul_ln34_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [2/2] (6.91ns)   --->   "%mul_ln34_5 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_3_load, i32 %gmem_addr_read_17" [filt.cpp:34]   --->   Operation 58 'mul' 'mul_ln34_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [2/2] (6.91ns)   --->   "%mul_ln34_6 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_4_load, i32 %gmem_addr_read_16" [filt.cpp:34]   --->   Operation 59 'mul' 'mul_ln34_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [2/2] (6.91ns)   --->   "%mul_ln34_7 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_5_load, i32 %gmem_addr_read_15" [filt.cpp:34]   --->   Operation 60 'mul' 'mul_ln34_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [2/2] (6.91ns)   --->   "%mul_ln34_8 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_1_load, i32 %gmem_addr_read_14" [filt.cpp:34]   --->   Operation 61 'mul' 'mul_ln34_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [2/2] (6.91ns)   --->   "%mul_ln34_9 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_2_load, i32 %gmem_addr_read_12" [filt.cpp:34]   --->   Operation 62 'mul' 'mul_ln34_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/2] (6.91ns)   --->   "%mul_ln34_10 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_8_load, i32 %gmem_addr_read_11" [filt.cpp:34]   --->   Operation 63 'mul' 'mul_ln34_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %filt_stream_int_stream_axis_0_shift_reg_1_load, i32 %filt_stream_int_stream_axis_0_shift_reg" [filt.cpp:30]   --->   Operation 64 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %filt_stream_int_stream_axis_0_shift_reg_2_load, i32 %filt_stream_int_stream_axis_0_shift_reg_1" [filt.cpp:30]   --->   Operation 65 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %filt_stream_int_stream_axis_0_shift_reg_3_load, i32 %filt_stream_int_stream_axis_0_shift_reg_2" [filt.cpp:30]   --->   Operation 66 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %filt_stream_int_stream_axis_0_shift_reg_4_load, i32 %filt_stream_int_stream_axis_0_shift_reg_3" [filt.cpp:30]   --->   Operation 67 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %filt_stream_int_stream_axis_0_shift_reg_5_load, i32 %filt_stream_int_stream_axis_0_shift_reg_4" [filt.cpp:30]   --->   Operation 68 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %filt_stream_int_stream_axis_0_shift_reg_6_load, i32 %filt_stream_int_stream_axis_0_shift_reg_5" [filt.cpp:30]   --->   Operation 69 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 70 [1/2] (6.91ns)   --->   "%mul_ln34 = mul i32 %tmp1_data, i32 %gmem_addr_read_21" [filt.cpp:34]   --->   Operation 70 'mul' 'mul_ln34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/2] (6.91ns)   --->   "%mul_ln34_3 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_load, i32 %gmem_addr_read_19" [filt.cpp:34]   --->   Operation 71 'mul' 'mul_ln34_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/2] (6.91ns)   --->   "%mul_ln34_4 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_6_load, i32 %gmem_addr_read_18" [filt.cpp:34]   --->   Operation 72 'mul' 'mul_ln34_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/2] (6.91ns)   --->   "%mul_ln34_5 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_3_load, i32 %gmem_addr_read_17" [filt.cpp:34]   --->   Operation 73 'mul' 'mul_ln34_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/2] (6.91ns)   --->   "%mul_ln34_6 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_4_load, i32 %gmem_addr_read_16" [filt.cpp:34]   --->   Operation 74 'mul' 'mul_ln34_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/2] (6.91ns)   --->   "%mul_ln34_7 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_5_load, i32 %gmem_addr_read_15" [filt.cpp:34]   --->   Operation 75 'mul' 'mul_ln34_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/2] (6.91ns)   --->   "%mul_ln34_8 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_1_load, i32 %gmem_addr_read_14" [filt.cpp:34]   --->   Operation 76 'mul' 'mul_ln34_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/2] (6.91ns)   --->   "%mul_ln34_9 = mul i32 %filt_stream_int_stream_axis_0_shift_reg_2_load, i32 %gmem_addr_read_12" [filt.cpp:34]   --->   Operation 77 'mul' 'mul_ln34_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_6 = add i32 %mul_ln34_10, i32 %mul_ln34_2" [filt.cpp:34]   --->   Operation 78 'add' 'add_ln34_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln34_7 = add i32 %add_ln34_6, i32 %mul_ln34_1" [filt.cpp:34]   --->   Operation 79 'add' 'add_ln34_7' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.92>
ST_4 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln34 = add i32 %mul_ln34_3, i32 %mul_ln34" [filt.cpp:34]   --->   Operation 80 'add' 'add_ln34' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_1 = add i32 %mul_ln34_9, i32 %mul_ln34_5" [filt.cpp:34]   --->   Operation 81 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln34_2 = add i32 %add_ln34_1, i32 %mul_ln34_8" [filt.cpp:34]   --->   Operation 82 'add' 'add_ln34_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln34_4 = add i32 %mul_ln34_7, i32 %mul_ln34_4" [filt.cpp:34]   --->   Operation 83 'add' 'add_ln34_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_5 = add i32 %add_ln34_4, i32 %mul_ln34_6" [filt.cpp:34]   --->   Operation 84 'add' 'add_ln34_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln34_8 = add i32 %add_ln34_7, i32 %add_ln34_5" [filt.cpp:34]   --->   Operation 85 'add' 'add_ln34_8' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.37>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_3 = add i32 %add_ln34_2, i32 %add_ln34" [filt.cpp:34]   --->   Operation 86 'add' 'add_ln34_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%acc = add i32 %add_ln34_8, i32 %add_ln34_3" [filt.cpp:34]   --->   Operation 87 'add' 'acc' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [1/1] (1.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i32 %acc, i4 %tmp1_keep, i4 %tmp1_strb, i1 %tmp1_user, i1 %tmp1_last, i1 %tmp1_id, i1 %tmp1_dest" [filt.cpp:44]   --->   Operation 88 'write' 'write_ln44' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (tmp1_last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ gmem_addr_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ filt_stream_int_stream_axis_0_shift_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_int_stream_axis_0_shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specaxissidechannel_ln0                        (specaxissidechannel) [ 000000]
specaxissidechannel_ln0                        (specaxissidechannel) [ 000000]
specinterface_ln0                              (specinterface      ) [ 000000]
specinterface_ln0                              (specinterface      ) [ 000000]
gmem_addr_read_11                              (read               ) [ 011000]
gmem_addr_read_12                              (read               ) [ 011100]
gmem_addr_read_14                              (read               ) [ 011100]
gmem_addr_read_15                              (read               ) [ 011100]
gmem_addr_read_16                              (read               ) [ 011100]
gmem_addr_read_17                              (read               ) [ 011100]
gmem_addr_read_18                              (read               ) [ 011100]
gmem_addr_read_19                              (read               ) [ 011100]
gmem_addr_read_13                              (read               ) [ 011000]
gmem_addr_read_20                              (read               ) [ 011000]
gmem_addr_read_21                              (read               ) [ 011100]
br_ln0                                         (br                 ) [ 000000]
empty                                          (read               ) [ 000000]
tmp1_data                                      (extractvalue       ) [ 011100]
tmp1_keep                                      (extractvalue       ) [ 011111]
tmp1_strb                                      (extractvalue       ) [ 011111]
tmp1_user                                      (extractvalue       ) [ 011111]
tmp1_last                                      (extractvalue       ) [ 011111]
tmp1_id                                        (extractvalue       ) [ 011111]
tmp1_dest                                      (extractvalue       ) [ 011111]
filt_stream_int_stream_axis_0_shift_reg_6_load (load               ) [ 011100]
filt_stream_int_stream_axis_0_shift_reg_7_load (load               ) [ 011000]
filt_stream_int_stream_axis_0_shift_reg_8_load (load               ) [ 011000]
filt_stream_int_stream_axis_0_shift_reg_9_load (load               ) [ 011000]
store_ln30                                     (store              ) [ 000000]
store_ln30                                     (store              ) [ 000000]
store_ln30                                     (store              ) [ 000000]
store_ln35                                     (store              ) [ 000000]
br_ln25                                        (br                 ) [ 000000]
specpipeline_ln18                              (specpipeline       ) [ 000000]
specloopname_ln18                              (specloopname       ) [ 000000]
br_ln18                                        (br                 ) [ 000000]
filt_stream_int_stream_axis_0_shift_reg_load   (load               ) [ 010100]
filt_stream_int_stream_axis_0_shift_reg_1_load (load               ) [ 010100]
filt_stream_int_stream_axis_0_shift_reg_2_load (load               ) [ 010100]
filt_stream_int_stream_axis_0_shift_reg_3_load (load               ) [ 010100]
filt_stream_int_stream_axis_0_shift_reg_4_load (load               ) [ 010100]
filt_stream_int_stream_axis_0_shift_reg_5_load (load               ) [ 010100]
mul_ln34_1                                     (mul                ) [ 010100]
mul_ln34_2                                     (mul                ) [ 010100]
mul_ln34_10                                    (mul                ) [ 010100]
store_ln30                                     (store              ) [ 000000]
store_ln30                                     (store              ) [ 000000]
store_ln30                                     (store              ) [ 000000]
store_ln30                                     (store              ) [ 000000]
store_ln30                                     (store              ) [ 000000]
store_ln30                                     (store              ) [ 000000]
mul_ln34                                       (mul                ) [ 010010]
mul_ln34_3                                     (mul                ) [ 010010]
mul_ln34_4                                     (mul                ) [ 010010]
mul_ln34_5                                     (mul                ) [ 010010]
mul_ln34_6                                     (mul                ) [ 010010]
mul_ln34_7                                     (mul                ) [ 010010]
mul_ln34_8                                     (mul                ) [ 010010]
mul_ln34_9                                     (mul                ) [ 010010]
add_ln34_6                                     (add                ) [ 000000]
add_ln34_7                                     (add                ) [ 010010]
add_ln34                                       (add                ) [ 010001]
add_ln34_1                                     (add                ) [ 000000]
add_ln34_2                                     (add                ) [ 010001]
add_ln34_4                                     (add                ) [ 000000]
add_ln34_5                                     (add                ) [ 000000]
add_ln34_8                                     (add                ) [ 010001]
add_ln34_3                                     (add                ) [ 000000]
acc                                            (add                ) [ 000000]
write_ln44                                     (write              ) [ 000000]
ret_ln0                                        (ret                ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gmem_addr_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem_addr_read_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="gmem_addr_read_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="gmem_addr_read_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="gmem_addr_read_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="gmem_addr_read_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="gmem_addr_read_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="gmem_addr_read_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="gmem_addr_read_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="gmem_addr_read_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="gmem_addr_read_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="y_V_data_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="y_V_keep_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="y_V_strb_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="y_V_user_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="y_V_last_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="y_V_id_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="y_V_dest_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="filt_stream_int_stream_axis_0_shift_reg">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_shift_reg"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="filt_stream_int_stream_axis_0_shift_reg_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="filt_stream_int_stream_axis_0_shift_reg_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="filt_stream_int_stream_axis_0_shift_reg_3">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="filt_stream_int_stream_axis_0_shift_reg_4">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="filt_stream_int_stream_axis_0_shift_reg_5">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="filt_stream_int_stream_axis_0_shift_reg_6">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="filt_stream_int_stream_axis_0_shift_reg_7">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="filt_stream_int_stream_axis_0_shift_reg_8">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="filt_stream_int_stream_axis_0_shift_reg_9">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_int_stream_axis_0_shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="gmem_addr_read_11_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_11/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="gmem_addr_read_12_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_12/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="gmem_addr_read_14_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_14/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="gmem_addr_read_15_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_15/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="gmem_addr_read_16_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_16/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="gmem_addr_read_17_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_17/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="gmem_addr_read_18_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_18/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="gmem_addr_read_19_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_19/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="gmem_addr_read_13_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_13/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="gmem_addr_read_20_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_20/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="gmem_addr_read_21_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_21/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="empty_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="44" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="0" index="3" bw="4" slack="0"/>
<pin id="171" dir="0" index="4" bw="1" slack="0"/>
<pin id="172" dir="0" index="5" bw="1" slack="0"/>
<pin id="173" dir="0" index="6" bw="1" slack="0"/>
<pin id="174" dir="0" index="7" bw="1" slack="0"/>
<pin id="175" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln44_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="0" index="3" bw="4" slack="0"/>
<pin id="189" dir="0" index="4" bw="1" slack="0"/>
<pin id="190" dir="0" index="5" bw="1" slack="0"/>
<pin id="191" dir="0" index="6" bw="1" slack="0"/>
<pin id="192" dir="0" index="7" bw="1" slack="0"/>
<pin id="193" dir="0" index="8" bw="32" slack="0"/>
<pin id="194" dir="0" index="9" bw="4" slack="4"/>
<pin id="195" dir="0" index="10" bw="4" slack="4"/>
<pin id="196" dir="0" index="11" bw="1" slack="4"/>
<pin id="197" dir="0" index="12" bw="1" slack="4"/>
<pin id="198" dir="0" index="13" bw="1" slack="4"/>
<pin id="199" dir="0" index="14" bw="1" slack="4"/>
<pin id="200" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_2/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_10/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_3/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_4/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_5/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_6/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_7/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_8/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_9/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp1_data_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="44" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_data/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp1_keep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="44" slack="0"/>
<pin id="262" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_keep/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp1_strb_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="44" slack="0"/>
<pin id="266" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_strb/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp1_user_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="44" slack="0"/>
<pin id="270" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_user/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp1_last_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="44" slack="0"/>
<pin id="274" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_last/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp1_id_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="44" slack="0"/>
<pin id="278" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_id/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp1_dest_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="44" slack="0"/>
<pin id="282" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_dest/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="filt_stream_int_stream_axis_0_shift_reg_6_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_shift_reg_6_load/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="filt_stream_int_stream_axis_0_shift_reg_7_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_shift_reg_7_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="filt_stream_int_stream_axis_0_shift_reg_8_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_shift_reg_8_load/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="filt_stream_int_stream_axis_0_shift_reg_9_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_shift_reg_9_load/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln30_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln30_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln30_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln35_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="filt_stream_int_stream_axis_0_shift_reg_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_shift_reg_load/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="filt_stream_int_stream_axis_0_shift_reg_1_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_shift_reg_1_load/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="filt_stream_int_stream_axis_0_shift_reg_2_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_shift_reg_2_load/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="filt_stream_int_stream_axis_0_shift_reg_3_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_shift_reg_3_load/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="filt_stream_int_stream_axis_0_shift_reg_4_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_shift_reg_4_load/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="filt_stream_int_stream_axis_0_shift_reg_5_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_int_stream_axis_0_shift_reg_5_load/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln30_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln30_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln30_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln30_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln30_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln30_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln34_6_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="0" index="1" bw="32" slack="1"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_6/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln34_7_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_7/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln34_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="0" index="1" bw="32" slack="1"/>
<pin id="404" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln34_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="0" index="1" bw="32" slack="1"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln34_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="1"/>
<pin id="412" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln34_4_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_4/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln34_5_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_5/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln34_8_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_8/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln34_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="0" index="1" bw="32" slack="1"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_3/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="acc_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/5 "/>
</bind>
</comp>

<comp id="438" class="1005" name="gmem_addr_read_11_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_11 "/>
</bind>
</comp>

<comp id="443" class="1005" name="gmem_addr_read_12_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_12 "/>
</bind>
</comp>

<comp id="448" class="1005" name="gmem_addr_read_14_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_14 "/>
</bind>
</comp>

<comp id="453" class="1005" name="gmem_addr_read_15_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_15 "/>
</bind>
</comp>

<comp id="458" class="1005" name="gmem_addr_read_16_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_16 "/>
</bind>
</comp>

<comp id="463" class="1005" name="gmem_addr_read_17_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_17 "/>
</bind>
</comp>

<comp id="468" class="1005" name="gmem_addr_read_18_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_18 "/>
</bind>
</comp>

<comp id="473" class="1005" name="gmem_addr_read_19_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_19 "/>
</bind>
</comp>

<comp id="478" class="1005" name="gmem_addr_read_13_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_13 "/>
</bind>
</comp>

<comp id="483" class="1005" name="gmem_addr_read_20_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_20 "/>
</bind>
</comp>

<comp id="488" class="1005" name="gmem_addr_read_21_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_21 "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp1_data_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_data "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp1_keep_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="4"/>
<pin id="500" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="tmp1_keep "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp1_strb_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="4"/>
<pin id="505" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="tmp1_strb "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp1_user_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="4"/>
<pin id="510" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp1_user "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp1_last_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="4"/>
<pin id="515" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp1_last "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp1_id_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="4"/>
<pin id="520" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp1_id "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp1_dest_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="4"/>
<pin id="525" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp1_dest "/>
</bind>
</comp>

<comp id="528" class="1005" name="filt_stream_int_stream_axis_0_shift_reg_6_load_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_int_stream_axis_0_shift_reg_6_load "/>
</bind>
</comp>

<comp id="534" class="1005" name="filt_stream_int_stream_axis_0_shift_reg_7_load_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_int_stream_axis_0_shift_reg_7_load "/>
</bind>
</comp>

<comp id="539" class="1005" name="filt_stream_int_stream_axis_0_shift_reg_8_load_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_int_stream_axis_0_shift_reg_8_load "/>
</bind>
</comp>

<comp id="544" class="1005" name="filt_stream_int_stream_axis_0_shift_reg_9_load_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_int_stream_axis_0_shift_reg_9_load "/>
</bind>
</comp>

<comp id="549" class="1005" name="filt_stream_int_stream_axis_0_shift_reg_load_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_int_stream_axis_0_shift_reg_load "/>
</bind>
</comp>

<comp id="554" class="1005" name="filt_stream_int_stream_axis_0_shift_reg_1_load_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_int_stream_axis_0_shift_reg_1_load "/>
</bind>
</comp>

<comp id="559" class="1005" name="filt_stream_int_stream_axis_0_shift_reg_2_load_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_int_stream_axis_0_shift_reg_2_load "/>
</bind>
</comp>

<comp id="564" class="1005" name="filt_stream_int_stream_axis_0_shift_reg_3_load_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_int_stream_axis_0_shift_reg_3_load "/>
</bind>
</comp>

<comp id="569" class="1005" name="filt_stream_int_stream_axis_0_shift_reg_4_load_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_int_stream_axis_0_shift_reg_4_load "/>
</bind>
</comp>

<comp id="574" class="1005" name="filt_stream_int_stream_axis_0_shift_reg_5_load_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_int_stream_axis_0_shift_reg_5_load "/>
</bind>
</comp>

<comp id="579" class="1005" name="mul_ln34_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="mul_ln34_2_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_2 "/>
</bind>
</comp>

<comp id="589" class="1005" name="mul_ln34_10_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_10 "/>
</bind>
</comp>

<comp id="594" class="1005" name="mul_ln34_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

<comp id="599" class="1005" name="mul_ln34_3_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_3 "/>
</bind>
</comp>

<comp id="604" class="1005" name="mul_ln34_4_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_4 "/>
</bind>
</comp>

<comp id="609" class="1005" name="mul_ln34_5_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_5 "/>
</bind>
</comp>

<comp id="614" class="1005" name="mul_ln34_6_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_6 "/>
</bind>
</comp>

<comp id="619" class="1005" name="mul_ln34_7_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_7 "/>
</bind>
</comp>

<comp id="624" class="1005" name="mul_ln34_8_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_8 "/>
</bind>
</comp>

<comp id="629" class="1005" name="mul_ln34_9_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_9 "/>
</bind>
</comp>

<comp id="634" class="1005" name="add_ln34_7_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_7 "/>
</bind>
</comp>

<comp id="639" class="1005" name="add_ln34_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="644" class="1005" name="add_ln34_2_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_2 "/>
</bind>
</comp>

<comp id="649" class="1005" name="add_ln34_8_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="88" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="88" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="88" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="88" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="88" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="88" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="88" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="88" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="88" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="88" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="88" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="176"><net_src comp="90" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="166" pin=5"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="166" pin=6"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="166" pin=7"/></net>

<net id="201"><net_src comp="98" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="184" pin=5"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="184" pin=6"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="184" pin=7"/></net>

<net id="213"><net_src comp="154" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="148" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="100" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="259"><net_src comp="166" pin="8"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="166" pin="8"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="166" pin="8"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="166" pin="8"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="166" pin="8"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="166" pin="8"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="166" pin="8"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="64" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="296"><net_src comp="66" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="301"><net_src comp="68" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="307"><net_src comp="288" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="62" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="293" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="64" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="298" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="66" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="256" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="68" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="50" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="340"><net_src comp="54" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="345"><net_src comp="56" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="350"><net_src comp="58" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="355"><net_src comp="60" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="361"><net_src comp="332" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="50" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="337" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="52" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="342" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="347" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="56" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="352" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="58" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="60" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="400"><net_src comp="392" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="413"><net_src comp="405" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="422"><net_src comp="414" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="436"><net_src comp="428" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="437"><net_src comp="432" pin="2"/><net_sink comp="184" pin=8"/></net>

<net id="441"><net_src comp="100" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="446"><net_src comp="106" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="451"><net_src comp="112" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="456"><net_src comp="118" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="461"><net_src comp="124" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="466"><net_src comp="130" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="471"><net_src comp="136" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="476"><net_src comp="142" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="481"><net_src comp="148" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="486"><net_src comp="154" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="491"><net_src comp="160" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="496"><net_src comp="256" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="501"><net_src comp="260" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="184" pin=9"/></net>

<net id="506"><net_src comp="264" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="184" pin=10"/></net>

<net id="511"><net_src comp="268" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="184" pin=11"/></net>

<net id="516"><net_src comp="272" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="184" pin=12"/></net>

<net id="521"><net_src comp="276" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="184" pin=13"/></net>

<net id="526"><net_src comp="280" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="184" pin=14"/></net>

<net id="531"><net_src comp="284" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="537"><net_src comp="288" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="542"><net_src comp="293" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="547"><net_src comp="298" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="552"><net_src comp="327" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="557"><net_src comp="332" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="562"><net_src comp="337" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="567"><net_src comp="342" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="572"><net_src comp="347" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="577"><net_src comp="352" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="582"><net_src comp="209" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="587"><net_src comp="214" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="592"><net_src comp="219" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="597"><net_src comp="224" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="602"><net_src comp="228" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="607"><net_src comp="232" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="612"><net_src comp="236" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="617"><net_src comp="240" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="622"><net_src comp="244" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="627"><net_src comp="248" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="632"><net_src comp="252" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="637"><net_src comp="396" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="642"><net_src comp="401" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="647"><net_src comp="409" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="652"><net_src comp="423" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="432" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V_data_V | {5 }
	Port: y_V_keep_V | {5 }
	Port: y_V_strb_V | {5 }
	Port: y_V_user_V | {5 }
	Port: y_V_last_V | {5 }
	Port: y_V_id_V | {5 }
	Port: y_V_dest_V | {5 }
	Port: filt_stream_int_stream_axis_0_shift_reg | {2 }
	Port: filt_stream_int_stream_axis_0_shift_reg_1 | {2 }
	Port: filt_stream_int_stream_axis_0_shift_reg_2 | {2 }
	Port: filt_stream_int_stream_axis_0_shift_reg_3 | {2 }
	Port: filt_stream_int_stream_axis_0_shift_reg_4 | {2 }
	Port: filt_stream_int_stream_axis_0_shift_reg_5 | {2 }
	Port: filt_stream_int_stream_axis_0_shift_reg_6 | {1 }
	Port: filt_stream_int_stream_axis_0_shift_reg_7 | {1 }
	Port: filt_stream_int_stream_axis_0_shift_reg_8 | {1 }
	Port: filt_stream_int_stream_axis_0_shift_reg_9 | {1 }
 - Input state : 
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_data_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_keep_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_strb_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_user_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_last_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_id_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_dest_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_3 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_1 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_10 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_4 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_7 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_6 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_5 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_9 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_8 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_2 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_shift_reg | {2 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_shift_reg_1 | {2 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_shift_reg_2 | {2 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_shift_reg_3 | {2 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_shift_reg_4 | {2 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_shift_reg_5 | {2 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_shift_reg_6 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_shift_reg_7 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_shift_reg_8 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_int_stream_axis_0_shift_reg_9 | {1 }
  - Chain level:
	State 1
		mul_ln34_1 : 1
		mul_ln34_2 : 1
		mul_ln34_10 : 1
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
		store_ln35 : 1
		br_ln25 : 1
	State 2
		mul_ln34_3 : 1
		mul_ln34_5 : 1
		mul_ln34_6 : 1
		mul_ln34_7 : 1
		mul_ln34_8 : 1
		mul_ln34_9 : 1
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
	State 3
		add_ln34_7 : 1
	State 4
		add_ln34_2 : 1
		add_ln34_5 : 1
		add_ln34_8 : 2
	State 5
		acc : 1
		write_ln44 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_209          |    3    |   165   |    50   |
|          |           grp_fu_214          |    3    |   165   |    50   |
|          |           grp_fu_219          |    3    |   165   |    50   |
|          |           grp_fu_224          |    3    |   165   |    50   |
|          |           grp_fu_228          |    3    |   165   |    50   |
|    mul   |           grp_fu_232          |    3    |   165   |    50   |
|          |           grp_fu_236          |    3    |   165   |    50   |
|          |           grp_fu_240          |    3    |   165   |    50   |
|          |           grp_fu_244          |    3    |   165   |    50   |
|          |           grp_fu_248          |    3    |   165   |    50   |
|          |           grp_fu_252          |    3    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln34_6_fu_392       |    0    |    0    |    32   |
|          |       add_ln34_7_fu_396       |    0    |    0    |    32   |
|          |        add_ln34_fu_401        |    0    |    0    |    39   |
|          |       add_ln34_1_fu_405       |    0    |    0    |    32   |
|    add   |       add_ln34_2_fu_409       |    0    |    0    |    32   |
|          |       add_ln34_4_fu_414       |    0    |    0    |    39   |
|          |       add_ln34_5_fu_418       |    0    |    0    |    32   |
|          |       add_ln34_8_fu_423       |    0    |    0    |    32   |
|          |       add_ln34_3_fu_428       |    0    |    0    |    32   |
|          |           acc_fu_432          |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          | gmem_addr_read_11_read_fu_100 |    0    |    0    |    0    |
|          | gmem_addr_read_12_read_fu_106 |    0    |    0    |    0    |
|          | gmem_addr_read_14_read_fu_112 |    0    |    0    |    0    |
|          | gmem_addr_read_15_read_fu_118 |    0    |    0    |    0    |
|          | gmem_addr_read_16_read_fu_124 |    0    |    0    |    0    |
|   read   | gmem_addr_read_17_read_fu_130 |    0    |    0    |    0    |
|          | gmem_addr_read_18_read_fu_136 |    0    |    0    |    0    |
|          | gmem_addr_read_19_read_fu_142 |    0    |    0    |    0    |
|          | gmem_addr_read_13_read_fu_148 |    0    |    0    |    0    |
|          | gmem_addr_read_20_read_fu_154 |    0    |    0    |    0    |
|          | gmem_addr_read_21_read_fu_160 |    0    |    0    |    0    |
|          |       empty_read_fu_166       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln44_write_fu_184    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp1_data_fu_256       |    0    |    0    |    0    |
|          |        tmp1_keep_fu_260       |    0    |    0    |    0    |
|          |        tmp1_strb_fu_264       |    0    |    0    |    0    |
|extractvalue|        tmp1_user_fu_268       |    0    |    0    |    0    |
|          |        tmp1_last_fu_272       |    0    |    0    |    0    |
|          |         tmp1_id_fu_276        |    0    |    0    |    0    |
|          |        tmp1_dest_fu_280       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    33   |   1815  |   884   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------+--------+
|                                                      |   FF   |
+------------------------------------------------------+--------+
|                  add_ln34_2_reg_644                  |   32   |
|                  add_ln34_7_reg_634                  |   32   |
|                  add_ln34_8_reg_649                  |   32   |
|                   add_ln34_reg_639                   |   32   |
|filt_stream_int_stream_axis_0_shift_reg_1_load_reg_554|   32   |
|filt_stream_int_stream_axis_0_shift_reg_2_load_reg_559|   32   |
|filt_stream_int_stream_axis_0_shift_reg_3_load_reg_564|   32   |
|filt_stream_int_stream_axis_0_shift_reg_4_load_reg_569|   32   |
|filt_stream_int_stream_axis_0_shift_reg_5_load_reg_574|   32   |
|filt_stream_int_stream_axis_0_shift_reg_6_load_reg_528|   32   |
|filt_stream_int_stream_axis_0_shift_reg_7_load_reg_534|   32   |
|filt_stream_int_stream_axis_0_shift_reg_8_load_reg_539|   32   |
|filt_stream_int_stream_axis_0_shift_reg_9_load_reg_544|   32   |
| filt_stream_int_stream_axis_0_shift_reg_load_reg_549 |   32   |
|               gmem_addr_read_11_reg_438              |   32   |
|               gmem_addr_read_12_reg_443              |   32   |
|               gmem_addr_read_13_reg_478              |   32   |
|               gmem_addr_read_14_reg_448              |   32   |
|               gmem_addr_read_15_reg_453              |   32   |
|               gmem_addr_read_16_reg_458              |   32   |
|               gmem_addr_read_17_reg_463              |   32   |
|               gmem_addr_read_18_reg_468              |   32   |
|               gmem_addr_read_19_reg_473              |   32   |
|               gmem_addr_read_20_reg_483              |   32   |
|               gmem_addr_read_21_reg_488              |   32   |
|                  mul_ln34_10_reg_589                 |   32   |
|                  mul_ln34_1_reg_579                  |   32   |
|                  mul_ln34_2_reg_584                  |   32   |
|                  mul_ln34_3_reg_599                  |   32   |
|                  mul_ln34_4_reg_604                  |   32   |
|                  mul_ln34_5_reg_609                  |   32   |
|                  mul_ln34_6_reg_614                  |   32   |
|                  mul_ln34_7_reg_619                  |   32   |
|                  mul_ln34_8_reg_624                  |   32   |
|                  mul_ln34_9_reg_629                  |   32   |
|                   mul_ln34_reg_594                   |   32   |
|                   tmp1_data_reg_493                  |   32   |
|                   tmp1_dest_reg_523                  |    1   |
|                    tmp1_id_reg_518                   |    1   |
|                   tmp1_keep_reg_498                  |    4   |
|                   tmp1_last_reg_513                  |    1   |
|                   tmp1_strb_reg_503                  |    4   |
|                   tmp1_user_reg_508                  |    1   |
+------------------------------------------------------+--------+
|                         Total                        |  1196  |
+------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_209 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_209 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_214 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_214 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_219 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_219 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_228 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_236 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_240 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_244 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_248 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_252 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   768  ||  19.056 ||   108   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |  1815  |   884  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   108  |
|  Register |    -   |    -   |  1196  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |   19   |  3011  |   992  |
+-----------+--------+--------+--------+--------+
