// Seed: 2750836582
module module_0;
  integer id_2;
  assign id_2 = id_2;
  assign id_2 = 1;
  always @(id_2 or posedge (1)) begin : LABEL_0
    disable id_3;
  end
  assign id_2 = 1 == id_1;
  assign module_1.id_13 = 0;
  assign id_1 = 1;
endmodule
program module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input uwire id_2,
    input wire id_3,
    input wand id_4,
    input supply0 id_5,
    output supply1 id_6,
    input uwire id_7,
    output tri0 id_8,
    output wor id_9,
    input tri0 id_10,
    input uwire id_11,
    output tri0 id_12,
    output wand id_13,
    input tri id_14
    , id_16
);
  assign id_6 = id_5;
  module_0 modCall_1 ();
endprogram
