// Seed: 491118800
module module_0;
  logic id_1;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    output tri id_4,
    input supply0 id_5,
    input wand id_6,
    output supply0 id_7,
    output wor id_8,
    output supply1 id_9,
    output tri id_10
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd55,
    parameter id_3 = 32'd11
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire _id_3;
  inout wire _id_2;
  inout wire id_1;
  wire id_7;
  module_0 modCall_1 ();
  wire id_8[id_2 : id_3];
endmodule
