// Seed: 1393165455
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wire id_2,
    output tri id_3,
    input tri1 module_0,
    output uwire id_5,
    input supply1 id_6,
    output wor id_7,
    input wor id_8
    , id_11,
    input supply1 id_9
);
  tri0 id_12 = 1;
  id_13(
      .id_0(1), .id_1(1 ? 1 : id_12), .id_2(1 - 1), .id_3(1 != id_0), .id_4(1)
  );
  wire id_14;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input uwire id_2,
    input supply0 id_3
);
  id_5(
      .id_0(1), .id_1(1)
  );
  wire id_6;
  module_0(
      id_2, id_0, id_2, id_1, id_0, id_1, id_3, id_1, id_2, id_3
  );
endmodule
