
---------- Begin Simulation Statistics ----------
final_tick                                98177985500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 355461                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687208                       # Number of bytes of host memory used
host_op_rate                                   356159                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   281.33                       # Real time elapsed on the host
host_tick_rate                              348984156                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.098178                       # Number of seconds simulated
sim_ticks                                 98177985500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.708335                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2093545                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2099669                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3725342                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             791                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              499                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4475046                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65321                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.963560                       # CPI: cycles per instruction
system.cpu.discardedOps                        190521                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42606849                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43399552                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10999367                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        62924238                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.509279                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        196355971                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133431733                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       431773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        880753                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          125                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       826884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18389                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1656636                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18398                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  98177985500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             181082                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       293071                       # Transaction distribution
system.membus.trans_dist::CleanEvict           138695                       # Transaction distribution
system.membus.trans_dist::ReadExReq            267905                       # Transaction distribution
system.membus.trans_dist::ReadExResp           267904                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        181082                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1329739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1329739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23745824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23745824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            448987                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  448987    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              448987                       # Request fanout histogram
system.membus.respLayer1.occupancy         1527643500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1575216000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  98177985500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            484592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       965088                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          344                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          305660                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           345147                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          345146                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1167                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       483425                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2483711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2486389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        48352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     48018816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48067168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          444210                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9378272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1273964                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014548                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.119795                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1255439     98.55%     98.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18516      1.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1273964                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1164498500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         828579997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1167000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  98177985500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               380679                       # number of demand (read+write) hits
system.l2.demand_hits::total                   380749                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  70                       # number of overall hits
system.l2.overall_hits::.cpu.data              380679                       # number of overall hits
system.l2.overall_hits::total                  380749                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1097                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             447893                       # number of demand (read+write) misses
system.l2.demand_misses::total                 448990                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1097                       # number of overall misses
system.l2.overall_misses::.cpu.data            447893                       # number of overall misses
system.l2.overall_misses::total                448990                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     85628500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  37774735500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37860364000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     85628500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  37774735500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37860364000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1167                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           828572                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               829739                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1167                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          828572                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              829739                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.940017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.540560                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.541122                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.540560                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.541122                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78056.973564                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84338.749433                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84323.401412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78056.973564                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84338.749433                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84323.401412                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              293071                       # number of writebacks
system.l2.writebacks::total                    293071                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        447890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            448987                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       447890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           448987                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     74658500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  33295648500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33370307000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     74658500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  33295648500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33370307000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.540557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.541118                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.540557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.541118                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68056.973564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74338.896827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74323.548343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68056.973564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74338.896827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74323.548343                       # average overall mshr miss latency
system.l2.replacements                         444210                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       672017                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           672017                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       672017                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       672017                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          337                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              337                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          337                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          337                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5954                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5954                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             77242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 77242                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          267905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              267905                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  23076485500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23076485500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        345147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            345147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.776206                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.776206                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86136.822754                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86136.822754                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       267905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         267905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  20397445500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20397445500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.776206                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.776206                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76136.860081                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76136.860081                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1097                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1097                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     85628500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     85628500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78056.973564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78056.973564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     74658500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     74658500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940017                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940017                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68056.973564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68056.973564                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        303437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            303437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       179988                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          179988                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14698250000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14698250000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       483425                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        483425                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.372318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.372318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81662.388604                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81662.388604                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       179985                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       179985                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12898203000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12898203000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.372312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.372312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71662.655221                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71662.655221                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                15                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  98177985500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16054.327770                       # Cycle average of tags in use
system.l2.tags.total_refs                     1650553                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    460609                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.583415                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     256.335029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        46.492859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15751.499882                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.961395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979878                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4080                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11028                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          646                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3773631                       # Number of tag accesses
system.l2.tags.data_accesses                  3773631                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  98177985500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          35104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14332480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14367584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9378272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9378272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          447890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              448987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       293071                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             293071                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            357555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         145984662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             146342216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       357555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           357555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       95523166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             95523166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       95523166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           357555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        145984662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            241865382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    238463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    447623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003357086500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14126                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14126                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1199278                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             224665                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      448987                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     293071                       # Number of write requests accepted
system.mem_ctrls.readBursts                    448987                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   293071                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    267                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 54608                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             27163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             27788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            27116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14921                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6450391500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2243600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14863891500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14375.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33125.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   273649                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  118591                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                448987                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               293071                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  366765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   81802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       294907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.122754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.508305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.000777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       216173     73.30%     73.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        42164     14.30%     87.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6971      2.36%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3360      1.14%     91.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10308      3.50%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1424      0.48%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1091      0.37%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1888      0.64%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11528      3.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       294907                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.764689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.996686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.543109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         13997     99.09%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           81      0.57%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           10      0.07%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            8      0.06%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           25      0.18%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14126                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.879371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.844955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.090926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8304     58.79%     58.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              216      1.53%     60.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4667     33.04%     93.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              891      6.31%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               41      0.29%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14126                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               28718080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15260032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14367584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9378272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       292.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       155.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    146.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   98177903000                       # Total gap between requests
system.mem_ctrls.avgGap                     132304.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14323936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7630016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 357554.698451212374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 145897636.084618985653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 77716159.698550760746                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       447890                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       293071                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29768000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14834123500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2345179202250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27135.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33120.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8002085.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1038141720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            551770230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1585729740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          614232180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7749995760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31501222140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11173001760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54214093530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.202138                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  28692964250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3278340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66206681250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1067572800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            567401835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1618131060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          630414180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7749995760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32358804240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10450827360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54443147235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.535184                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  26820365750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3278340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  68079279750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     98177985500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  98177985500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13343104                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13343104                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13343104                       # number of overall hits
system.cpu.icache.overall_hits::total        13343104                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1167                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1167                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1167                       # number of overall misses
system.cpu.icache.overall_misses::total          1167                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89304000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89304000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89304000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89304000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13344271                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13344271                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13344271                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13344271                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76524.421594                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76524.421594                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76524.421594                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76524.421594                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          344                       # number of writebacks
system.cpu.icache.writebacks::total               344                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1167                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1167                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1167                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1167                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88137000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88137000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88137000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88137000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75524.421594                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75524.421594                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75524.421594                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75524.421594                       # average overall mshr miss latency
system.cpu.icache.replacements                    344                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13343104                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13343104                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1167                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1167                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89304000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89304000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13344271                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13344271                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76524.421594                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76524.421594                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1167                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1167                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88137000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88137000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75524.421594                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75524.421594                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  98177985500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           625.613192                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13344271                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1167                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11434.679520                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   625.613192                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.610950                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.610950                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26689709                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26689709                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  98177985500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98177985500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  98177985500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51163690                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51163690                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51164106                       # number of overall hits
system.cpu.dcache.overall_hits::total        51164106                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       944427                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         944427                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       952429                       # number of overall misses
system.cpu.dcache.overall_misses::total        952429                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  49084738500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  49084738500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  49084738500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  49084738500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52108117                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52108117                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52116535                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52116535                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018124                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018124                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018275                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018275                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51973.036031                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51973.036031                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51536.375415                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51536.375415                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5754                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                79                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.835443                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       672017                       # number of writebacks
system.cpu.dcache.writebacks::total            672017                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       123843                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       123843                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       123843                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       123843                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       820584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       820584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       828586                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       828586                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  42408359500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42408359500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  43016554999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43016554999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015748                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015748                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015899                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015899                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51680.704839                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51680.704839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51915.618897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51915.618897                       # average overall mshr miss latency
system.cpu.dcache.replacements                 826538                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40678666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40678666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       479333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        479333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18791624500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18791624500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41157999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41157999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011646                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011646                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39203.694509                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39203.694509                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       475422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       475422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18002117000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18002117000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011551                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011551                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37865.553130                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37865.553130                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10485024                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10485024                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       465094                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       465094                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  30293114000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  30293114000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042474                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042474                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65133.314986                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65133.314986                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       119932                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       119932                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       345162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       345162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24406242500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24406242500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70709.529149                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70709.529149                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950582                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950582                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8002                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8002                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    608195499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    608195499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950582                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950582                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76005.436016                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76005.436016                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  98177985500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2017.779074                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51992767                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            828586                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.748788                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2017.779074                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985244                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985244                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105061808                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105061808                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  98177985500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98177985500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
