\hypertarget{ritimer__18xx__43xx_8h}{}\section{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/ritimer\+\_\+18xx\+\_\+43xx.h File Reference}
\label{ritimer__18xx__43xx_8h}\index{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/ritimer\+\_\+18xx\+\_\+43xx.\+h@{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/ritimer\+\_\+18xx\+\_\+43xx.\+h}}
This graph shows which files directly or indirectly include this file\+:
% FIG 0
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T}
\begin{DoxyCompactList}\small\item\em Repetitive Interrupt Timer register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___r_i_t_i_m_e_r__18_x_x__43_x_x_ga35abb740dd6c6be63ef5ee80db909f48}{R\+I\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+NT}~((uint32\+\_\+t) (1))
\item 
\#define \hyperlink{group___r_i_t_i_m_e_r__18_x_x__43_x_x_ga16cdab6f304738d645d704ae2d161412}{R\+I\+T\+\_\+\+C\+T\+R\+L\+\_\+\+E\+N\+C\+LR}~((uint32\+\_\+t) \hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}(1))
\item 
\#define \hyperlink{group___r_i_t_i_m_e_r__18_x_x__43_x_x_ga5b766561bf28441b64bc533325e43be0}{R\+I\+T\+\_\+\+C\+T\+R\+L\+\_\+\+E\+N\+BR}~((uint32\+\_\+t) \hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}(2))
\item 
\#define \hyperlink{group___r_i_t_i_m_e_r__18_x_x__43_x_x_gae2134d5c74919d6016d09b7d410b7b3d}{R\+I\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+EN}~((uint32\+\_\+t) \hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}(3))
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___r_i_t_i_m_e_r__18_x_x__43_x_x_ga9a8dc91573ba6d4556d787a62a8a3f7e}{Chip\+\_\+\+R\+I\+T\+\_\+\+Init} (\hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+R\+I\+Timer)
\begin{DoxyCompactList}\small\item\em Initialize the R\+IT. \end{DoxyCompactList}\item 
void \hyperlink{group___r_i_t_i_m_e_r__18_x_x__43_x_x_ga31be6db37bc84b88664bd37e537bb881}{Chip\+\_\+\+R\+I\+T\+\_\+\+De\+Init} (\hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+R\+I\+Timer)
\begin{DoxyCompactList}\small\item\em Shutdown the R\+IT. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___r_i_t_i_m_e_r__18_x_x__43_x_x_gaba98c3b55b7ca11112f49974f2cd6288}{Chip\+\_\+\+R\+I\+T\+\_\+\+Enable} (\hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+R\+I\+Timer)
\begin{DoxyCompactList}\small\item\em Enable Timer. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___r_i_t_i_m_e_r__18_x_x__43_x_x_ga5ef90f2824763c979997e64ea8d6991b}{Chip\+\_\+\+R\+I\+T\+\_\+\+Disable} (\hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+R\+I\+Timer)
\begin{DoxyCompactList}\small\item\em Disable Timer. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___r_i_t_i_m_e_r__18_x_x__43_x_x_gafc64603f85a635e7c6ebe67346fdafe4}{Chip\+\_\+\+R\+I\+T\+\_\+\+Timer\+Debug\+Enable} (\hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+R\+I\+Timer)
\begin{DoxyCompactList}\small\item\em Enable timer debug. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___r_i_t_i_m_e_r__18_x_x__43_x_x_ga947baa4953f68d0de72b1df7dcd9d584}{Chip\+\_\+\+R\+I\+T\+\_\+\+Timer\+Debug\+Disable} (\hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+R\+I\+Timer)
\begin{DoxyCompactList}\small\item\em Disable timer debug. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___types_gab7d263072f745b4f3913fb0afc434c4e}{Int\+Status} \hyperlink{group___r_i_t_i_m_e_r__18_x_x__43_x_x_ga07641ae11bdca849c8f3335c32f23a23}{Chip\+\_\+\+R\+I\+T\+\_\+\+Get\+Int\+Status} (\hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+R\+I\+Timer)
\begin{DoxyCompactList}\small\item\em Check whether interrupt flag is set or not. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___r_i_t_i_m_e_r__18_x_x__43_x_x_gab02713f81fe5c3e646149e9971fe99ca}{Chip\+\_\+\+R\+I\+T\+\_\+\+Set\+C\+O\+M\+P\+V\+AL} (\hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+R\+I\+Timer, uint32\+\_\+t val)
\begin{DoxyCompactList}\small\item\em Set a tick value for the interrupt to time out. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___r_i_t_i_m_e_r__18_x_x__43_x_x_ga5a595690c38256c0cee81cdda9c38bda}{Chip\+\_\+\+R\+I\+T\+\_\+\+Enable\+C\+T\+RL} (\hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+R\+I\+Timer, uint32\+\_\+t val)
\begin{DoxyCompactList}\small\item\em Enables or clears the R\+IT or interrupt. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___r_i_t_i_m_e_r__18_x_x__43_x_x_ga16ba8104cee04723ddd751b99655f01d}{Chip\+\_\+\+R\+I\+T\+\_\+\+Clear\+Int} (\hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+R\+I\+Timer)
\begin{DoxyCompactList}\small\item\em Clears the R\+IT interrupt. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___r_i_t_i_m_e_r__18_x_x__43_x_x_ga8993e210c53f74ba84933ef5ef4b58ad}{Chip\+\_\+\+R\+I\+T\+\_\+\+Get\+Counter} (\hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+R\+I\+Timer)
\begin{DoxyCompactList}\small\item\em Returns the current R\+IT Counter value. \end{DoxyCompactList}\item 
void \hyperlink{group___r_i_t_i_m_e_r__18_x_x__43_x_x_ga9473901c9e5ba4867c14597473cacf2b}{Chip\+\_\+\+R\+I\+T\+\_\+\+Set\+Timer\+Interval} (\hyperlink{struct_l_p_c___r_i_t_i_m_e_r___t}{L\+P\+C\+\_\+\+R\+I\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+R\+I\+Timer, uint32\+\_\+t time\+\_\+interval)
\begin{DoxyCompactList}\small\item\em Set timer interval value. \end{DoxyCompactList}\end{DoxyCompactItemize}
