<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>Debug Unit<br>
<small>
[<a class="el" href="group__xg_nut_arch_arm_at91.html">AT91 Support</a>]</small>
</h1>Debug unit registers.  
<a href="#_details">More...</a>
<p>

<p>
<div class="dynheader">
Collaboration diagram for Debug Unit:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xg_nut_arch_arm_at91_dbgu.png" border="0" alt="" usemap="#group____xg__nut__arch__arm__at91__dbgu_map">
<map name="group____xg__nut__arch__arm__at91__dbgu_map">
<area shape="rect" href="group__xg_nut_arch_arm_at91.html" title="AT91 peripheral registers." alt="AT91 Support" coords="17,5,111,26"></map></td></tr></table></center>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g636129fb1fe88fa7626fa5e839a4cd96">DBGU_CR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU control register address.  <a href="#g636129fb1fe88fa7626fa5e839a4cd96"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g03e3ab059098a2b5966552be3dbc90a9">DBGU_MR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_MR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU mode register address.  <a href="#g03e3ab059098a2b5966552be3dbc90a9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g4db133002486d95fe3dc4bc9fe329b00">DBGU_IER</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU interrupt enable register address.  <a href="#g4db133002486d95fe3dc4bc9fe329b00"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g09c8287d3dca32acd1de9c0b879f63a1">DBGU_IDR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU interrupt disable register address.  <a href="#g09c8287d3dca32acd1de9c0b879f63a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#gfae739a91976e5440524cf8cb8b8ff38">DBGU_IMR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU interrupt mask register address.  <a href="#gfae739a91976e5440524cf8cb8b8ff38"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g8d2f2a800800ff99a395f6851d555465">DBGU_SR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_CSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU status register address.  <a href="#g8d2f2a800800ff99a395f6851d555465"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g5108aba8763474241e398c6f3a18e18d">DBGU_RHR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_RHR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU receiver holding register address.  <a href="#g5108aba8763474241e398c6f3a18e18d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g9697ac8a6a2782ed74d793df6049914f">DBGU_THR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_THR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU transmitter holding register address.  <a href="#g9697ac8a6a2782ed74d793df6049914f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g7294d16f4b419badc0e85065cbb35aee">DBGU_BRGR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_BRGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU baud rate register address.  <a href="#g7294d16f4b419badc0e85065cbb35aee"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g19ce03cb64ee3a301d8788128b8699e8">DBGU_CIDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU chip ID register offset.  <a href="#g19ce03cb64ee3a301d8788128b8699e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#ge1d9efb61981ad7f9bee13447f5ea9ed">DBGU_CIDR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + DBGU_CIDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU chip ID register.  <a href="#ge1d9efb61981ad7f9bee13447f5ea9ed"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g366bf882c40bb757496a837a117f24ad">DBGU_EXID_OFF</a>&nbsp;&nbsp;&nbsp;0x00000044</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU chip ID extension register offset.  <a href="#g366bf882c40bb757496a837a117f24ad"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g2889903f8c0a8dd143f3044d80c5a6a2">DBGU_EXID</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + DBGU_EXID_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU chip ID extension register.  <a href="#g2889903f8c0a8dd143f3044d80c5a6a2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#g9a79026750260ac5929c768bb6000ee2">DBGU_FNR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000048</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU force NTRST register offset.  <a href="#g9a79026750260ac5929c768bb6000ee2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_dbgu.html#gede868af89ee753cf23b92da01a00079">DBGU_FNR</a>&nbsp;&nbsp;&nbsp;(DBGU_BASE + DBGU_FNR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DBGU force NTRST register.  <a href="#gede868af89ee753cf23b92da01a00079"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Debug unit registers. <hr><h2>Define Documentation</h2>
<a class="anchor" name="g636129fb1fe88fa7626fa5e839a4cd96"></a><!-- doxytag: member="at91_dbgu.h::DBGU_CR" ref="g636129fb1fe88fa7626fa5e839a4cd96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_CR&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_CR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU control register address. 
<p>

<p>Definition at line <a class="el" href="at91__dbgu_8h-source.html#l00058">58</a> of file <a class="el" href="at91__dbgu_8h-source.html">at91_dbgu.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g03e3ab059098a2b5966552be3dbc90a9"></a><!-- doxytag: member="at91_dbgu.h::DBGU_MR" ref="g03e3ab059098a2b5966552be3dbc90a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_MR&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_MR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU mode register address. 
<p>

<p>Definition at line <a class="el" href="at91__dbgu_8h-source.html#l00059">59</a> of file <a class="el" href="at91__dbgu_8h-source.html">at91_dbgu.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4db133002486d95fe3dc4bc9fe329b00"></a><!-- doxytag: member="at91_dbgu.h::DBGU_IER" ref="g4db133002486d95fe3dc4bc9fe329b00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_IER&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_IER_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU interrupt enable register address. 
<p>

<p>Definition at line <a class="el" href="at91__dbgu_8h-source.html#l00060">60</a> of file <a class="el" href="at91__dbgu_8h-source.html">at91_dbgu.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g09c8287d3dca32acd1de9c0b879f63a1"></a><!-- doxytag: member="at91_dbgu.h::DBGU_IDR" ref="g09c8287d3dca32acd1de9c0b879f63a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_IDR&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_IDR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU interrupt disable register address. 
<p>

<p>Definition at line <a class="el" href="at91__dbgu_8h-source.html#l00061">61</a> of file <a class="el" href="at91__dbgu_8h-source.html">at91_dbgu.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfae739a91976e5440524cf8cb8b8ff38"></a><!-- doxytag: member="at91_dbgu.h::DBGU_IMR" ref="gfae739a91976e5440524cf8cb8b8ff38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_IMR&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_IMR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU interrupt mask register address. 
<p>

<p>Definition at line <a class="el" href="at91__dbgu_8h-source.html#l00062">62</a> of file <a class="el" href="at91__dbgu_8h-source.html">at91_dbgu.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8d2f2a800800ff99a395f6851d555465"></a><!-- doxytag: member="at91_dbgu.h::DBGU_SR" ref="g8d2f2a800800ff99a395f6851d555465" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_SR&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_CSR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU status register address. 
<p>

<p>Definition at line <a class="el" href="at91__dbgu_8h-source.html#l00063">63</a> of file <a class="el" href="at91__dbgu_8h-source.html">at91_dbgu.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5108aba8763474241e398c6f3a18e18d"></a><!-- doxytag: member="at91_dbgu.h::DBGU_RHR" ref="g5108aba8763474241e398c6f3a18e18d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_RHR&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_RHR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU receiver holding register address. 
<p>

<p>Definition at line <a class="el" href="at91__dbgu_8h-source.html#l00064">64</a> of file <a class="el" href="at91__dbgu_8h-source.html">at91_dbgu.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9697ac8a6a2782ed74d793df6049914f"></a><!-- doxytag: member="at91_dbgu.h::DBGU_THR" ref="g9697ac8a6a2782ed74d793df6049914f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_THR&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_THR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU transmitter holding register address. 
<p>

<p>Definition at line <a class="el" href="at91__dbgu_8h-source.html#l00065">65</a> of file <a class="el" href="at91__dbgu_8h-source.html">at91_dbgu.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7294d16f4b419badc0e85065cbb35aee"></a><!-- doxytag: member="at91_dbgu.h::DBGU_BRGR" ref="g7294d16f4b419badc0e85065cbb35aee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_BRGR&nbsp;&nbsp;&nbsp;(DBGU_BASE + US_BRGR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU baud rate register address. 
<p>

<p>Definition at line <a class="el" href="at91__dbgu_8h-source.html#l00066">66</a> of file <a class="el" href="at91__dbgu_8h-source.html">at91_dbgu.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g19ce03cb64ee3a301d8788128b8699e8"></a><!-- doxytag: member="at91_dbgu.h::DBGU_CIDR_OFF" ref="g19ce03cb64ee3a301d8788128b8699e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_CIDR_OFF&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU chip ID register offset. 
<p>

<p>Definition at line <a class="el" href="at91__dbgu_8h-source.html#l00068">68</a> of file <a class="el" href="at91__dbgu_8h-source.html">at91_dbgu.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge1d9efb61981ad7f9bee13447f5ea9ed"></a><!-- doxytag: member="at91_dbgu.h::DBGU_CIDR" ref="ge1d9efb61981ad7f9bee13447f5ea9ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_CIDR&nbsp;&nbsp;&nbsp;(DBGU_BASE + DBGU_CIDR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU chip ID register. 
<p>

<p>Definition at line <a class="el" href="at91__dbgu_8h-source.html#l00069">69</a> of file <a class="el" href="at91__dbgu_8h-source.html">at91_dbgu.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g366bf882c40bb757496a837a117f24ad"></a><!-- doxytag: member="at91_dbgu.h::DBGU_EXID_OFF" ref="g366bf882c40bb757496a837a117f24ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_EXID_OFF&nbsp;&nbsp;&nbsp;0x00000044          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU chip ID extension register offset. 
<p>

<p>Definition at line <a class="el" href="at91__dbgu_8h-source.html#l00071">71</a> of file <a class="el" href="at91__dbgu_8h-source.html">at91_dbgu.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2889903f8c0a8dd143f3044d80c5a6a2"></a><!-- doxytag: member="at91_dbgu.h::DBGU_EXID" ref="g2889903f8c0a8dd143f3044d80c5a6a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_EXID&nbsp;&nbsp;&nbsp;(DBGU_BASE + DBGU_EXID_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU chip ID extension register. 
<p>

<p>Definition at line <a class="el" href="at91__dbgu_8h-source.html#l00072">72</a> of file <a class="el" href="at91__dbgu_8h-source.html">at91_dbgu.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9a79026750260ac5929c768bb6000ee2"></a><!-- doxytag: member="at91_dbgu.h::DBGU_FNR_OFF" ref="g9a79026750260ac5929c768bb6000ee2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_FNR_OFF&nbsp;&nbsp;&nbsp;0x00000048          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU force NTRST register offset. 
<p>

<p>Definition at line <a class="el" href="at91__dbgu_8h-source.html#l00074">74</a> of file <a class="el" href="at91__dbgu_8h-source.html">at91_dbgu.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gede868af89ee753cf23b92da01a00079"></a><!-- doxytag: member="at91_dbgu.h::DBGU_FNR" ref="gede868af89ee753cf23b92da01a00079" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_FNR&nbsp;&nbsp;&nbsp;(DBGU_BASE + DBGU_FNR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DBGU force NTRST register. 
<p>

<p>Definition at line <a class="el" href="at91__dbgu_8h-source.html#l00075">75</a> of file <a class="el" href="at91__dbgu_8h-source.html">at91_dbgu.h</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
