
*** Running vivado
    with args -log Board_Nexys4DDR.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Board_Nexys4DDR.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Board_Nexys4DDR.tcl -notrace
Command: link_design -top Board_Nexys4DDR -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/streit/src/scala/J1Sc/vprj/vhdl/J1Sc/J1Sc/J1Sc.srcs/constrs_1/imports/nexys4ddr/Clocks.xdc]
Finished Parsing XDC File [/home/streit/src/scala/J1Sc/vprj/vhdl/J1Sc/J1Sc/J1Sc.srcs/constrs_1/imports/nexys4ddr/Clocks.xdc]
Parsing XDC File [/home/streit/src/scala/J1Sc/vprj/vhdl/J1Sc/J1Sc/J1Sc.srcs/constrs_1/imports/nexys4ddr/Debug.xdc]
Finished Parsing XDC File [/home/streit/src/scala/J1Sc/vprj/vhdl/J1Sc/J1Sc/J1Sc.srcs/constrs_1/imports/nexys4ddr/Debug.xdc]
Parsing XDC File [/home/streit/src/scala/J1Sc/vprj/vhdl/J1Sc/J1Sc/J1Sc.srcs/constrs_1/imports/nexys4ddr/Pins.xdc]
Finished Parsing XDC File [/home/streit/src/scala/J1Sc/vprj/vhdl/J1Sc/J1Sc/J1Sc.srcs/constrs_1/imports/nexys4ddr/Pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1448.469 ; gain = 269.230 ; free physical = 212 ; free virtual = 5539
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1476.477 ; gain = 28.008 ; free physical = 153 ; free virtual = 5481
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 16 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23ffbc8f8

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1939.977 ; gain = 0.000 ; free physical = 219 ; free virtual = 5154
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23ffbc8f8

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1939.977 ; gain = 0.000 ; free physical = 218 ; free virtual = 5154
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19338d2ae

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1939.977 ; gain = 0.000 ; free physical = 217 ; free virtual = 5153
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19338d2ae

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1939.977 ; gain = 0.000 ; free physical = 215 ; free virtual = 5151
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19338d2ae

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1939.977 ; gain = 0.000 ; free physical = 215 ; free virtual = 5151
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20623096f

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1939.977 ; gain = 0.000 ; free physical = 215 ; free virtual = 5151
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1939.977 ; gain = 0.000 ; free physical = 215 ; free virtual = 5151
Ending Logic Optimization Task | Checksum: 20623096f

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1939.977 ; gain = 0.000 ; free physical = 215 ; free virtual = 5151

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.155 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 2286c4fcc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 263 ; free virtual = 5184
Ending Power Optimization Task | Checksum: 2286c4fcc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2158.293 ; gain = 218.316 ; free physical = 264 ; free virtual = 5185
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2158.293 ; gain = 709.824 ; free physical = 264 ; free virtual = 5184
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 257 ; free virtual = 5180
INFO: [Common 17-1381] The checkpoint '/home/streit/src/scala/J1Sc/vprj/vhdl/J1Sc/J1Sc/J1Sc.runs/impl_1/Board_Nexys4DDR_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Board_Nexys4DDR_drc_opted.rpt -pb Board_Nexys4DDR_drc_opted.pb -rpx Board_Nexys4DDR_drc_opted.rpx
Command: report_drc -file Board_Nexys4DDR_drc_opted.rpt -pb Board_Nexys4DDR_drc_opted.pb -rpx Board_Nexys4DDR_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/streit/src/scala/J1Sc/vprj/vhdl/J1Sc/J1Sc/J1Sc.runs/impl_1/Board_Nexys4DDR_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 218 ; free virtual = 5155
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 235 ; free virtual = 5176
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 158c75e60

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 235 ; free virtual = 5176
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 233 ; free virtual = 5174

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ee977eb0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 179 ; free virtual = 5124

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 28f9fa96b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 140 ; free virtual = 5087

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 28f9fa96b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 140 ; free virtual = 5087
Phase 1 Placer Initialization | Checksum: 28f9fa96b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 140 ; free virtual = 5087

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d2dd4c6e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 193 ; free virtual = 5147

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d2dd4c6e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 192 ; free virtual = 5147

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aaedea6e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 171 ; free virtual = 5126

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 29d5d4235

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 168 ; free virtual = 5122

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2306fd449

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 166 ; free virtual = 5120

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2306fd449

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 165 ; free virtual = 5119

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b8d78b96

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 162 ; free virtual = 5116

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1e331f971

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 130 ; free virtual = 5085

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2979dffee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 190 ; free virtual = 5146

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 2979dffee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 189 ; free virtual = 5145
Phase 3 Detail Placement | Checksum: 2979dffee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 188 ; free virtual = 5144

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2278e7238

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2278e7238

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 165 ; free virtual = 5121
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.516. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2c235423c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 152 ; free virtual = 5109
Phase 4.1 Post Commit Optimization | Checksum: 2c235423c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 152 ; free virtual = 5108

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2c235423c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 150 ; free virtual = 5106

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2c235423c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 148 ; free virtual = 5105

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 25613903b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 148 ; free virtual = 5104
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25613903b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 147 ; free virtual = 5103
Ending Placer Task | Checksum: 172d1c658

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 153 ; free virtual = 5109
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 153 ; free virtual = 5109
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 126 ; free virtual = 5087
INFO: [Common 17-1381] The checkpoint '/home/streit/src/scala/J1Sc/vprj/vhdl/J1Sc/J1Sc/J1Sc.runs/impl_1/Board_Nexys4DDR_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Board_Nexys4DDR_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 118 ; free virtual = 5076
INFO: [runtcl-4] Executing : report_utilization -file Board_Nexys4DDR_utilization_placed.rpt -pb Board_Nexys4DDR_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 124 ; free virtual = 5081
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Board_Nexys4DDR_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 123 ; free virtual = 5080
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: df563643 ConstDB: 0 ShapeSum: 937b9015 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fa369d38

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 126 ; free virtual = 4877
Post Restoration Checksum: NetGraph: 8b363cd5 NumContArr: 6f006063 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fa369d38

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 126 ; free virtual = 4877

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fa369d38

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 118 ; free virtual = 4869

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fa369d38

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 118 ; free virtual = 4869
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15e78909d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 134 ; free virtual = 4856
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.673  | TNS=0.000  | WHS=-0.147 | THS=-14.606|

Phase 2 Router Initialization | Checksum: 1a06f3e26

Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 132 ; free virtual = 4853

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a73ed658

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 121 ; free virtual = 4842

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 633
 Number of Nodes with overlaps = 259
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.238  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ee3f6e9a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 157 ; free virtual = 4781

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.238  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d437ec40

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 312 ; free virtual = 4942
Phase 4 Rip-up And Reroute | Checksum: d437ec40

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 312 ; free virtual = 4941

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: d437ec40

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 311 ; free virtual = 4941

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d437ec40

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 311 ; free virtual = 4941
Phase 5 Delay and Skew Optimization | Checksum: d437ec40

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 311 ; free virtual = 4941

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10f9d872a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 307 ; free virtual = 4936
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.317  | TNS=0.000  | WHS=0.102  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10f9d872a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 306 ; free virtual = 4936
Phase 6 Post Hold Fix | Checksum: 10f9d872a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 306 ; free virtual = 4935

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.369805 %
  Global Horizontal Routing Utilization  = 0.392441 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: dec73881

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 301 ; free virtual = 4930

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: dec73881

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 300 ; free virtual = 4930

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d9f99724

Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 294 ; free virtual = 4923

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.317  | TNS=0.000  | WHS=0.102  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d9f99724

Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 293 ; free virtual = 4922
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 303 ; free virtual = 4932

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 304 ; free virtual = 4933
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2158.293 ; gain = 0.000 ; free physical = 270 ; free virtual = 4905
INFO: [Common 17-1381] The checkpoint '/home/streit/src/scala/J1Sc/vprj/vhdl/J1Sc/J1Sc/J1Sc.runs/impl_1/Board_Nexys4DDR_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Board_Nexys4DDR_drc_routed.rpt -pb Board_Nexys4DDR_drc_routed.pb -rpx Board_Nexys4DDR_drc_routed.rpx
Command: report_drc -file Board_Nexys4DDR_drc_routed.rpt -pb Board_Nexys4DDR_drc_routed.pb -rpx Board_Nexys4DDR_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/streit/src/scala/J1Sc/vprj/vhdl/J1Sc/J1Sc/J1Sc.runs/impl_1/Board_Nexys4DDR_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.309 ; gain = 27.016 ; free physical = 224 ; free virtual = 4855
INFO: [runtcl-4] Executing : report_methodology -file Board_Nexys4DDR_methodology_drc_routed.rpt -pb Board_Nexys4DDR_methodology_drc_routed.pb -rpx Board_Nexys4DDR_methodology_drc_routed.rpx
Command: report_methodology -file Board_Nexys4DDR_methodology_drc_routed.rpt -pb Board_Nexys4DDR_methodology_drc_routed.pb -rpx Board_Nexys4DDR_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/streit/src/scala/J1Sc/vprj/vhdl/J1Sc/J1Sc/J1Sc.runs/impl_1/Board_Nexys4DDR_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2185.309 ; gain = 0.000 ; free physical = 194 ; free virtual = 4826
INFO: [runtcl-4] Executing : report_power -file Board_Nexys4DDR_power_routed.rpt -pb Board_Nexys4DDR_power_summary_routed.pb -rpx Board_Nexys4DDR_power_routed.rpx
Command: report_power -file Board_Nexys4DDR_power_routed.rpt -pb Board_Nexys4DDR_power_summary_routed.pb -rpx Board_Nexys4DDR_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Board_Nexys4DDR_route_status.rpt -pb Board_Nexys4DDR_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Board_Nexys4DDR_timing_summary_routed.rpt -pb Board_Nexys4DDR_timing_summary_routed.pb -rpx Board_Nexys4DDR_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Board_Nexys4DDR_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Board_Nexys4DDR_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Board_Nexys4DDR.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Board_Nexys4DDR.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:01:17 . Memory (MB): peak = 2504.406 ; gain = 319.098 ; free physical = 527 ; free virtual = 4946
INFO: [Common 17-206] Exiting Vivado at Sat May  5 11:46:47 2018...
