// Seed: 869126619
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input uwire id_2,
    input tri1 id_3,
    output wor id_4,
    output uwire id_5,
    input tri id_6,
    input supply1 id_7,
    input tri1 id_8,
    input tri id_9,
    input tri0 id_10,
    output wand id_11,
    output tri id_12
);
  logic [7:0] \id_14 ;
  assign id_11 = id_8;
  assign \id_14 [-1'b0] = 1;
  logic id_15;
  always begin : LABEL_0
    $signed(39);
    ;
  end
  parameter id_16 = 1;
  wire id_17;
  parameter id_18 = id_16;
  assign id_17 = +id_6;
  assign id_11 = (id_8);
  wire id_19;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output tri id_2,
    output supply0 id_3,
    input supply1 id_4
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_4,
      id_3,
      id_3,
      id_0,
      id_4,
      id_1,
      id_4,
      id_4,
      id_2,
      id_3
  );
  logic id_6;
endmodule
