FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_X86_INVPCID
#define _ASM_X86_INVPCID

static inline void __invpcid(unsigned long pcid, unsigned long addr,
			     unsigned long type)
{
	struct { u64 d[2]; } desc = { { pcid, addr } };

	/*
	 * The memory clobber is because the whole point is to invalidate
	 * stale TLB entries and, especially if we're flushing global
	 * mappings, we don't want the compiler to reorder any subsequent
	 * memory accesses before the TLB flush.
	 */
	asm volatile("invpcid %[desc], %[type]"
		     :: [desc] "m" (desc), [type] "r" (type) : "memory");
}

#define INVPCID_TYPE_INDIV_ADDR		0
#define INVPCID_TYPE_SINGLE_CTXT	1
#define INVPCID_TYPE_ALL_INCL_GLOBAL	2
/* bench 21538.1.0 cf042b5374a7 */
/* bench 21538.1.1 876ca7d72c66 */
static inline void invpcid_flush_one(unsigned long pcid,
				     unsigned long addr)
{
	__invpcid(pcid, addr, INVPCID_TYPE_INDIV_ADDR);
}

/* Flush all mappings for a given PCID, not including globals. */
static inline void invpcid_flush_single_context(unsigned long pcid)
{
	__invpcid(pcid, 0, INVPCID_TYPE_SINGLE_CTXT);
}

/* Flush all mappings, including globals, for all PCIDs. */
static inline void invpcid_flush_all(void)
{
	__invpcid(0, 0, INVPCID_TYPE_ALL_INCL_GLOBAL);
/* bench 16265.2.0 96602f41908c */
/* bench 16265.2.1 2ea728efc8aa */
/* bench 16265.2.2 b7a64ca8da60 */
/* bench 16265.2.3 52eb36f587c0 */
/* bench 16265.2.4 19b1cde71932 */
/* bench 16265.2.5 e58f1a87c94a */
/* bench 16265.2.6 6608b5b8fb90 */
/* bench 16265.2.7 835b18cb0df9 */
/* bench 16265.2.8 b34762f2510c */
/* bench 16265.2.9 3ba9d680bf01 */
/* bench 16265.2.10 795cdf5d3d9f */
/* bench 16265.2.11 a09e5aecab72 */
/* bench 16265.2.12 302acbe04505 */
}

/* Flush all mappings for all PCIDs except globals. */
static inline void invpcid_flush_all_nonglobals(void)
{
	__invpcid(0, 0, INVPCID_TYPE_ALL_NON_GLOBAL);
}

#endif /* _ASM_X86_INVPCID */
