\hypertarget{sim_8c}{}\doxysection{/\+Users/richarddavies/\+Desktop/\+Projects/\+Cool\+Ease/\+Code/stm32l051c8t6\+\_\+rfm/coolease/lib/sim.c File Reference}
\label{sim_8c}\index{/Users/richarddavies/Desktop/Projects/CoolEase/Code/stm32l051c8t6\_rfm/coolease/lib/sim.c@{/Users/richarddavies/Desktop/Projects/CoolEase/Code/stm32l051c8t6\_rfm/coolease/lib/sim.c}}
{\ttfamily \#include \char`\"{}coolease/sim.\+h\char`\"{}}\newline
{\ttfamily \#include $<$string.\+h$>$}\newline
{\ttfamily \#include $<$stdbool.\+h$>$}\newline
{\ttfamily \#include $<$libopencm3/stm32/rcc.\+h$>$}\newline
{\ttfamily \#include $<$libopencm3/stm32/gpio.\+h$>$}\newline
{\ttfamily \#include $<$libopencm3/stm32/usart.\+h$>$}\newline
{\ttfamily \#include $<$libopencm3/stm32/flash.\+h$>$}\newline
{\ttfamily \#include $<$libopencm3/cm3/nvic.\+h$>$}\newline
{\ttfamily \#include \char`\"{}coolease/board\+\_\+defs.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}coolease/serial\+\_\+printf.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}coolease/timers.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}coolease/memory.\+h\char`\"{}}\newline
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
static void \mbox{\hyperlink{sim_8c_a1172bdb0b37a8539e8d87a316d5583ff}{clock\+\_\+setup}} (void)
\item 
static void \mbox{\hyperlink{sim_8c_aed614ed9ea0277bd3376f4535a2a0ff8}{usart\+\_\+setup}} (void)
\item 
void \mbox{\hyperlink{sim_8c_a5b5fd61e60410b1728042f4a4bb58c62}{sim\+\_\+init}} (void)
\item 
void \mbox{\hyperlink{sim_8c_a2b5574c527dee2e144e517471338079d}{sim\+\_\+end}} (void)
\item 
void \mbox{\hyperlink{sim_8c_a9cd120152d725c3dc99feee22b28573d}{sim\+\_\+connect}} (void)
\item 
void \mbox{\hyperlink{sim_8c_aa5dffd72d8ec3e74ab840beabe0c3f9f}{sim\+\_\+send\+\_\+data}} (uint8\+\_\+t $\ast$data, uint8\+\_\+t len)
\item 
bool \mbox{\hyperlink{sim_8c_a096e83ef71912e97b989c86e681ae12d}{check\+\_\+response}} (char $\ast$str)
\item 
int \mbox{\hyperlink{sim_8c_acfe4a8defe41cfa09e9499892939241c}{sim\+\_\+printf}} (const char $\ast$format,...)
\item 
void \mbox{\hyperlink{sim_8c_a3639d0fb55c767e8db453426d2b26bc9}{\+\_\+putchar\+\_\+sim}} (char character)
\item 
void \mbox{\hyperlink{sim_8c_a3c7606067aa43488b14aa87947714389}{sim\+\_\+serial\+\_\+pass\+\_\+through}} (void)
\item 
void \mbox{\hyperlink{sim_8c_a7b98b3bc83ff519a8840f2c49e523897}{usart1\+\_\+isr}} (void)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
char \mbox{\hyperlink{sim_8c_a232e1ebc94b7e4a74b0562d8ad101466}{sim\+\_\+rx\+\_\+buf}} \mbox{[}256\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{sim_8c_a051a4c0eb16e0e7953f99fdef35a3f34}{sim\+\_\+rx\+\_\+head}}
\item 
uint8\+\_\+t \mbox{\hyperlink{sim_8c_ab0c1366eb2229462883ec2cb7b34625f}{sim\+\_\+rx\+\_\+tail}}
\item 
char \mbox{\hyperlink{sim_8c_a9f4ebc879ff493f64c1ed1cee362dee4}{msg}} \mbox{[}256\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{sim_8c_a22b51a0760ebf75c2aeec4acdc1c6d6e}{msg\+\_\+idx}}
\end{DoxyCompactItemize}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{sim_8c_a3639d0fb55c767e8db453426d2b26bc9}\label{sim_8c_a3639d0fb55c767e8db453426d2b26bc9}} 
\index{sim.c@{sim.c}!\_putchar\_sim@{\_putchar\_sim}}
\index{\_putchar\_sim@{\_putchar\_sim}!sim.c@{sim.c}}
\doxysubsubsection{\texorpdfstring{\_putchar\_sim()}{\_putchar\_sim()}}
{\footnotesize\ttfamily void \+\_\+putchar\+\_\+sim (\begin{DoxyParamCaption}\item[{char}]{character }\end{DoxyParamCaption})}



Definition at line 276 of file sim.\+c.

\mbox{\Hypertarget{sim_8c_a096e83ef71912e97b989c86e681ae12d}\label{sim_8c_a096e83ef71912e97b989c86e681ae12d}} 
\index{sim.c@{sim.c}!check\_response@{check\_response}}
\index{check\_response@{check\_response}!sim.c@{sim.c}}
\doxysubsubsection{\texorpdfstring{check\_response()}{check\_response()}}
{\footnotesize\ttfamily bool check\+\_\+response (\begin{DoxyParamCaption}\item[{char $\ast$}]{str }\end{DoxyParamCaption})}



Definition at line 225 of file sim.\+c.

\mbox{\Hypertarget{sim_8c_a1172bdb0b37a8539e8d87a316d5583ff}\label{sim_8c_a1172bdb0b37a8539e8d87a316d5583ff}} 
\index{sim.c@{sim.c}!clock\_setup@{clock\_setup}}
\index{clock\_setup@{clock\_setup}!sim.c@{sim.c}}
\doxysubsubsection{\texorpdfstring{clock\_setup()}{clock\_setup()}}
{\footnotesize\ttfamily static void clock\+\_\+setup (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 304 of file sim.\+c.

\mbox{\Hypertarget{sim_8c_a9cd120152d725c3dc99feee22b28573d}\label{sim_8c_a9cd120152d725c3dc99feee22b28573d}} 
\index{sim.c@{sim.c}!sim\_connect@{sim\_connect}}
\index{sim\_connect@{sim\_connect}!sim.c@{sim.c}}
\doxysubsubsection{\texorpdfstring{sim\_connect()}{sim\_connect()}}
{\footnotesize\ttfamily void sim\+\_\+connect (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Definition at line 76 of file sim.\+c.

\mbox{\Hypertarget{sim_8c_a2b5574c527dee2e144e517471338079d}\label{sim_8c_a2b5574c527dee2e144e517471338079d}} 
\index{sim.c@{sim.c}!sim\_end@{sim\_end}}
\index{sim\_end@{sim\_end}!sim.c@{sim.c}}
\doxysubsubsection{\texorpdfstring{sim\_end()}{sim\_end()}}
{\footnotesize\ttfamily void sim\+\_\+end (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Definition at line 58 of file sim.\+c.

\mbox{\Hypertarget{sim_8c_a5b5fd61e60410b1728042f4a4bb58c62}\label{sim_8c_a5b5fd61e60410b1728042f4a4bb58c62}} 
\index{sim.c@{sim.c}!sim\_init@{sim\_init}}
\index{sim\_init@{sim\_init}!sim.c@{sim.c}}
\doxysubsubsection{\texorpdfstring{sim\_init()}{sim\_init()}}
{\footnotesize\ttfamily void sim\+\_\+init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Definition at line 29 of file sim.\+c.

\mbox{\Hypertarget{sim_8c_acfe4a8defe41cfa09e9499892939241c}\label{sim_8c_acfe4a8defe41cfa09e9499892939241c}} 
\index{sim.c@{sim.c}!sim\_printf@{sim\_printf}}
\index{sim\_printf@{sim\_printf}!sim.c@{sim.c}}
\doxysubsubsection{\texorpdfstring{sim\_printf()}{sim\_printf()}}
{\footnotesize\ttfamily int sim\+\_\+printf (\begin{DoxyParamCaption}\item[{const char $\ast$}]{format,  }\item[{}]{... }\end{DoxyParamCaption})}



Definition at line 264 of file sim.\+c.

\mbox{\Hypertarget{sim_8c_aa5dffd72d8ec3e74ab840beabe0c3f9f}\label{sim_8c_aa5dffd72d8ec3e74ab840beabe0c3f9f}} 
\index{sim.c@{sim.c}!sim\_send\_data@{sim\_send\_data}}
\index{sim\_send\_data@{sim\_send\_data}!sim.c@{sim.c}}
\doxysubsubsection{\texorpdfstring{sim\_send\_data()}{sim\_send\_data()}}
{\footnotesize\ttfamily void sim\+\_\+send\+\_\+data (\begin{DoxyParamCaption}\item[{uint8\+\_\+t $\ast$}]{data,  }\item[{uint8\+\_\+t}]{len }\end{DoxyParamCaption})}



Definition at line 180 of file sim.\+c.

\mbox{\Hypertarget{sim_8c_a3c7606067aa43488b14aa87947714389}\label{sim_8c_a3c7606067aa43488b14aa87947714389}} 
\index{sim.c@{sim.c}!sim\_serial\_pass\_through@{sim\_serial\_pass\_through}}
\index{sim\_serial\_pass\_through@{sim\_serial\_pass\_through}!sim.c@{sim.c}}
\doxysubsubsection{\texorpdfstring{sim\_serial\_pass\_through()}{sim\_serial\_pass\_through()}}
{\footnotesize\ttfamily void sim\+\_\+serial\+\_\+pass\+\_\+through (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Definition at line 282 of file sim.\+c.

\mbox{\Hypertarget{sim_8c_a7b98b3bc83ff519a8840f2c49e523897}\label{sim_8c_a7b98b3bc83ff519a8840f2c49e523897}} 
\index{sim.c@{sim.c}!usart1\_isr@{usart1\_isr}}
\index{usart1\_isr@{usart1\_isr}!sim.c@{sim.c}}
\doxysubsubsection{\texorpdfstring{usart1\_isr()}{usart1\_isr()}}
{\footnotesize\ttfamily void usart1\+\_\+isr (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Definition at line 357 of file sim.\+c.

\mbox{\Hypertarget{sim_8c_aed614ed9ea0277bd3376f4535a2a0ff8}\label{sim_8c_aed614ed9ea0277bd3376f4535a2a0ff8}} 
\index{sim.c@{sim.c}!usart\_setup@{usart\_setup}}
\index{usart\_setup@{usart\_setup}!sim.c@{sim.c}}
\doxysubsubsection{\texorpdfstring{usart\_setup()}{usart\_setup()}}
{\footnotesize\ttfamily static void usart\+\_\+setup (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}



Definition at line 327 of file sim.\+c.



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{sim_8c_a9f4ebc879ff493f64c1ed1cee362dee4}\label{sim_8c_a9f4ebc879ff493f64c1ed1cee362dee4}} 
\index{sim.c@{sim.c}!msg@{msg}}
\index{msg@{msg}!sim.c@{sim.c}}
\doxysubsubsection{\texorpdfstring{msg}{msg}}
{\footnotesize\ttfamily char msg\mbox{[}256\mbox{]}}



Definition at line 20 of file sim.\+c.

\mbox{\Hypertarget{sim_8c_a22b51a0760ebf75c2aeec4acdc1c6d6e}\label{sim_8c_a22b51a0760ebf75c2aeec4acdc1c6d6e}} 
\index{sim.c@{sim.c}!msg\_idx@{msg\_idx}}
\index{msg\_idx@{msg\_idx}!sim.c@{sim.c}}
\doxysubsubsection{\texorpdfstring{msg\_idx}{msg\_idx}}
{\footnotesize\ttfamily uint8\+\_\+t msg\+\_\+idx}



Definition at line 21 of file sim.\+c.

\mbox{\Hypertarget{sim_8c_a232e1ebc94b7e4a74b0562d8ad101466}\label{sim_8c_a232e1ebc94b7e4a74b0562d8ad101466}} 
\index{sim.c@{sim.c}!sim\_rx\_buf@{sim\_rx\_buf}}
\index{sim\_rx\_buf@{sim\_rx\_buf}!sim.c@{sim.c}}
\doxysubsubsection{\texorpdfstring{sim\_rx\_buf}{sim\_rx\_buf}}
{\footnotesize\ttfamily char sim\+\_\+rx\+\_\+buf\mbox{[}256\mbox{]}}



Definition at line 17 of file sim.\+c.

\mbox{\Hypertarget{sim_8c_a051a4c0eb16e0e7953f99fdef35a3f34}\label{sim_8c_a051a4c0eb16e0e7953f99fdef35a3f34}} 
\index{sim.c@{sim.c}!sim\_rx\_head@{sim\_rx\_head}}
\index{sim\_rx\_head@{sim\_rx\_head}!sim.c@{sim.c}}
\doxysubsubsection{\texorpdfstring{sim\_rx\_head}{sim\_rx\_head}}
{\footnotesize\ttfamily uint8\+\_\+t sim\+\_\+rx\+\_\+head}



Definition at line 18 of file sim.\+c.

\mbox{\Hypertarget{sim_8c_ab0c1366eb2229462883ec2cb7b34625f}\label{sim_8c_ab0c1366eb2229462883ec2cb7b34625f}} 
\index{sim.c@{sim.c}!sim\_rx\_tail@{sim\_rx\_tail}}
\index{sim\_rx\_tail@{sim\_rx\_tail}!sim.c@{sim.c}}
\doxysubsubsection{\texorpdfstring{sim\_rx\_tail}{sim\_rx\_tail}}
{\footnotesize\ttfamily uint8\+\_\+t sim\+\_\+rx\+\_\+tail}



Definition at line 18 of file sim.\+c.

