{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 10:01:14 2013 " "Info: Processing started: Thu Apr 18 10:01:14 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyClock -c MyClock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MyClock -c MyClock" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-a " "Info: Found design unit 1: clock-a" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hour-a " "Info: Found design unit 1: Hour-a" {  } { { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Hour " "Info: Found entity 1: Hour" {  } { { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyClock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MyClock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MyClock " "Info: Found entity 1: MyClock" {  } { { "MyClock.bdf" "" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector-a " "Info: Found design unit 1: selector-a" {  } { { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 selector " "Info: Found entity 1: selector" {  } { { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyClock " "Info: Elaborating entity \"MyClock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:inst4 " "Info: Elaborating entity \"selector\" for hierarchy \"selector:inst4\"" {  } { { "MyClock.bdf" "inst4" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 272 664 832 432 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "selector.vhd(55) " "Info (10425): VHDL Case Statement information at selector.vhd(55): OTHERS choice is never selected" {  } { { "selector.vhd" "" { Text "C:/altera/quartus51/MyClock/selector.vhd" 55 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hour Hour:inst2 " "Info: Elaborating entity \"Hour\" for hierarchy \"Hour:inst2\"" {  } { { "MyClock.bdf" "inst2" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 72 480 608 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst1 " "Info: Elaborating entity \"clock\" for hierarchy \"clock:inst1\"" {  } { { "MyClock.bdf" "inst1" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 72 304 432 168 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_MISMATCH_PORT" "clk_jin\[0\] clock clock:inst " "Warning: Port \"clk_jin\[0\]\" does not exist in entity definition of \"clock\".  The port's range differs between the entity definition and its actual instantiation, \"clock:inst\"." {  } { { "MyClock.bdf" "inst" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 72 136 264 168 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0}
{ "Warning" "WSGN_MISMATCH_PORT" "clk_jin\[0\] clock clock:inst1 " "Warning: Port \"clk_jin\[0\]\" does not exist in entity definition of \"clock\".  The port's range differs between the entity definition and its actual instantiation, \"clock:inst1\"." {  } { { "MyClock.bdf" "inst1" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 72 304 432 168 "inst1" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0}
{ "Warning" "WSGN_MISMATCH_PORT" "clk_jin\[0\] Hour Hour:inst2 " "Warning: Port \"clk_jin\[0\]\" does not exist in entity definition of \"Hour\".  The port's range differs between the entity definition and its actual instantiation, \"Hour:inst2\"." {  } { { "MyClock.bdf" "inst2" { Schematic "C:/altera/quartus51/MyClock/MyClock.bdf" { { 72 480 608 168 "inst2" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "clock:inst1\|count\[4\] " "Warning: No clock transition on \"clock:inst1\|count\[4\]\" register due to stuck clock or clock enable" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "clock:inst1\|count\[4\] clock GND " "Warning: Reduced register \"clock:inst1\|count\[4\]\" with stuck clock port to stuck value GND" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "clock:inst1\|count\[3\] " "Warning: No clock transition on \"clock:inst1\|count\[3\]\" register due to stuck clock or clock enable" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "clock:inst1\|count\[3\] clock GND " "Warning: Reduced register \"clock:inst1\|count\[3\]\" with stuck clock port to stuck value GND" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "clock:inst1\|count\[2\] " "Warning: No clock transition on \"clock:inst1\|count\[2\]\" register due to stuck clock or clock enable" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "clock:inst1\|count\[2\] clock GND " "Warning: Reduced register \"clock:inst1\|count\[2\]\" with stuck clock port to stuck value GND" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "clock:inst1\|count\[1\] " "Warning: No clock transition on \"clock:inst1\|count\[1\]\" register due to stuck clock or clock enable" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "clock:inst1\|count\[1\] clock GND " "Warning: Reduced register \"clock:inst1\|count\[1\]\" with stuck clock port to stuck value GND" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "clock:inst1\|count\[0\] " "Warning: No clock transition on \"clock:inst1\|count\[0\]\" register due to stuck clock or clock enable" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "clock:inst1\|count\[0\] clock GND " "Warning: Reduced register \"clock:inst1\|count\[0\]\" with stuck clock port to stuck value GND" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "clock:inst1\|count\[5\] " "Warning: No clock transition on \"clock:inst1\|count\[5\]\" register due to stuck clock or clock enable" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "clock:inst1\|count\[5\] clock GND " "Warning: Reduced register \"clock:inst1\|count\[5\]\" with stuck clock port to stuck value GND" {  } { { "clock.vhd" "" { Text "C:/altera/quartus51/MyClock/clock.vhd" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Hour:inst2\|count\[4\] " "Warning: No clock transition on \"Hour:inst2\|count\[4\]\" register due to stuck clock or clock enable" {  } { { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 22 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Hour:inst2\|count\[4\] clock GND " "Warning: Reduced register \"Hour:inst2\|count\[4\]\" with stuck clock port to stuck value GND" {  } { { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Hour:inst2\|count\[3\] " "Warning: No clock transition on \"Hour:inst2\|count\[3\]\" register due to stuck clock or clock enable" {  } { { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 22 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Hour:inst2\|count\[3\] clock GND " "Warning: Reduced register \"Hour:inst2\|count\[3\]\" with stuck clock port to stuck value GND" {  } { { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Hour:inst2\|count\[2\] " "Warning: No clock transition on \"Hour:inst2\|count\[2\]\" register due to stuck clock or clock enable" {  } { { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 22 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Hour:inst2\|count\[2\] clock GND " "Warning: Reduced register \"Hour:inst2\|count\[2\]\" with stuck clock port to stuck value GND" {  } { { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Hour:inst2\|count\[1\] " "Warning: No clock transition on \"Hour:inst2\|count\[1\]\" register due to stuck clock or clock enable" {  } { { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 22 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Hour:inst2\|count\[1\] clock GND " "Warning: Reduced register \"Hour:inst2\|count\[1\]\" with stuck clock port to stuck value GND" {  } { { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Hour:inst2\|count\[0\] " "Warning: No clock transition on \"Hour:inst2\|count\[0\]\" register due to stuck clock or clock enable" {  } { { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 22 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Hour:inst2\|count\[0\] clock GND " "Warning: Reduced register \"Hour:inst2\|count\[0\]\" with stuck clock port to stuck value GND" {  } { { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "Hour:inst2\|count\[5\] " "Warning: No clock transition on \"Hour:inst2\|count\[5\]\" register due to stuck clock or clock enable" {  } { { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 22 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Hour:inst2\|count\[5\] clock GND " "Warning: Reduced register \"Hour:inst2\|count\[5\]\" with stuck clock port to stuck value GND" {  } { { "Hour.vhd" "" { Text "C:/altera/quartus51/MyClock/Hour.vhd" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "71 " "Info: Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "55 " "Info: Implemented 55 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 10:01:15 2013 " "Info: Processing ended: Thu Apr 18 10:01:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
