#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct  5 23:04:30 2021
# Process ID: 27172
# Current directory: C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20512 C:\Users\ssinharoy\Desktop\CryptographicEngineering\Vivado_Verilog\CryptoProcessor_clean1\project_1\project_1.xpr
# Log file: C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/vivado.log
# Journal file: C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1'
INFO: [Project 1-313] Project file moved from 'C:/Users/ssinharoy/Desktop/CryptographicEngineering/courses_sujoysinharoy/CryptographicEngineeringCourse2021-22/CryptoProcessor_clean1/project_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/ssinharoy/Desktop/Vivado_Verilog/CryptoProcessor_clean/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_ComputeCoreWrapper_0_0/cryptoprocessor_ComputeCoreWrapper_0_0.xci'; using path 'C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_ComputeCoreWrapper_0_0/cryptoprocessor_ComputeCoreWrapper_0_0.xci' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/ssinharoy/Desktop/Vivado_Verilog/CryptoProcessor_clean/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_ComputeCoreWrapper_0_0/cryptoprocessor_ComputeCoreWrapper_0_0.xci'; using path 'C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_ComputeCoreWrapper_0_0/cryptoprocessor_ComputeCoreWrapper_0_0.xci' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 791.328 ; gain = 174.152
update_compile_order -fileset sources_1
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file mkdir C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.sdk
file copy -force C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.runs/impl_2/cryptoprocessor_wrapper.sysdef C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.sdk -hwspec C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.sdk -hwspec C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
open_project C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean/project_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.sdk -hwspec C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.sdk -hwspec C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
open_project C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean/project_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean/project_1/project_1.sdk -hwspec C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean/project_1/project_1.sdk -hwspec C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
open_project C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.sdk -hwspec C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.sdk -hwspec C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/ip_repo/AXIslave_1.0'.
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- tugraz.at:user:AXI_Slave8Ports_new:1.0 - AXI_Slave8Ports_new_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:ComputeCoreWrapper:1.0 - ComputeCoreWrapper_0
Successfully read diagram <cryptoprocessor> from BD file <C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd>
Upgrading 'C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'cryptoprocessor_ComputeCoreWrapper_0_0'. Sub-design: 'C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_ComputeCoreWrapper_0_0/cryptoprocessor_ComputeCoreWrapper_0_0.xci'.
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\Users\ssinharoy\Desktop\CryptographicEngineering\Vivado_Verilog\CryptoProcessor_clean1\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
Wrote  : <C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ui/bd_2914acb1.ui> 
upgrade_ip: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1226.586 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1226.586 ; gain = 0.000
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/ip_repo/AXIslave_1.0'.
Upgrading 'C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\Users\ssinharoy\Desktop\CryptographicEngineering\Vivado_Verilog\CryptoProcessor_clean1\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-927] Following properties on pin /ComputeCoreWrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=cryptoprocessor_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\ssinharoy\Desktop\CryptographicEngineering\Vivado_Verilog\CryptoProcessor_clean1\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
VHDL Output written to : C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/synth/cryptoprocessor.v
VHDL Output written to : C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/sim/cryptoprocessor.v
VHDL Output written to : C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hdl/cryptoprocessor_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Slave8Ports_new_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ComputeCoreWrapper_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_auto_pc_0/cryptoprocessor_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hw_handoff/cryptoprocessor.hwh
Generated Block Design Tcl file C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hw_handoff/cryptoprocessor_bd.tcl
Generated Hardware Definition File C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/synth/cryptoprocessor.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cryptoprocessor_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 4.766 MB.
[Wed Oct  6 10:59:01 2021] Launched cryptoprocessor_ComputeCoreWrapper_0_0_synth_1, synth_1...
Run output will be captured here:
cryptoprocessor_ComputeCoreWrapper_0_0_synth_1: C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.runs/cryptoprocessor_ComputeCoreWrapper_0_0_synth_1/runme.log
synth_1: C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.runs/synth_1/runme.log
[Wed Oct  6 10:59:01 2021] Launched impl_2...
Run output will be captured here: C:/Users/ssinharoy/Desktop/CryptographicEngineering/Vivado_Verilog/CryptoProcessor_clean1/project_1/project_1.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1226.586 ; gain = 0.000
