Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Dec 02 12:37:33 2017
| Host         : LAPTOP-BT7NMSMH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_top_wrapper_timing_summary_routed.rpt -rpx system_top_wrapper_timing_summary_routed.rpx
| Design       : system_top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.456        0.000                      0                 2302        0.067        0.000                      0                 2302        3.000        0.000                       0                  1030  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
clk_fpga_0                           {0.000 5.000}      10.000          100.000         
system_top_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_system_top_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_system_top_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                             7.845        0.000                       0                     1  
system_top_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_top_clk_wiz_0_0          2.456        0.000                      0                 2302        0.067        0.000                      0                 2302        4.020        0.000                       0                  1025  
  clkfbout_system_top_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  system_top_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_top_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_top_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_clk_wiz_0_0
  To Clock:  clk_out1_system_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/FSM_sequential_is_MPU6050_Interface_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/sda_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 2.245ns (31.192%)  route 4.952ns (68.808%))
  Logic Levels:           9  (LUT6=6 MUXF7=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.645     1.648    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IPCORE_CLK
    SLICE_X42Y82         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/FSM_sequential_is_MPU6050_Interface_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.518     2.166 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/FSM_sequential_is_MPU6050_Interface_reg[3]/Q
                         net (fo=83, routed)          1.447     3.613    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/out[2]
    SLICE_X38Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.737 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg[7]_i_6/O
                         net (fo=16, routed)          0.742     4.478    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg[7]_i_6_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I2_O)        0.124     4.602 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     4.602    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg[6]_i_2_n_0
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I0_O)      0.209     4.811 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg_reg[6]_i_1/O
                         net (fo=2, routed)           0.741     5.552    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr[6]
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.297     5.849 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IOBUF_inst_i_20/O
                         net (fo=1, routed)           0.544     6.393    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/bit_cnt_reg[1]_1
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.517 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_15/O
                         net (fo=3, routed)           0.431     6.949    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_15_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.073 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_16/O
                         net (fo=1, routed)           0.000     7.073    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_16_n_0
    SLICE_X37Y86         MUXF7 (Prop_muxf7_I0_O)      0.212     7.285 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_10/O
                         net (fo=1, routed)           0.458     7.742    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_10_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I5_O)        0.299     8.041 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_3/O
                         net (fo=1, routed)           0.000     8.041    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_3_n_0
    SLICE_X38Y86         MUXF7 (Prop_muxf7_I1_O)      0.214     8.255 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_1/O
                         net (fo=3, routed)           0.590     8.845    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/I2C_DATA
    SLICE_X38Y86         FDSE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/sda_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.477    11.480    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IPCORE_CLK
    SLICE_X38Y86         FDSE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/sda_reg_reg/C
                         clock pessimism              0.114    11.594    
                         clock uncertainty           -0.074    11.520    
    SLICE_X38Y86         FDSE (Setup_fdse_C_D)       -0.218    11.302    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/sda_reg_reg
  -------------------------------------------------------------------
                         required time                         11.302    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/AccelX_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 0.580ns (10.337%)  route 5.031ns (89.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.848     1.851    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     2.307 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.081     3.388    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X33Y98         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/FSM_sequential_is_MPU6050_Interface[5]_i_1/O
                         net (fo=360, routed)         3.950     7.462    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/SR[0]
    SLICE_X32Y85         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/AccelX_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.477    11.480    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IPCORE_CLK
    SLICE_X32Y85         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/AccelX_reg_reg[11]/C
                         clock pessimism              0.014    11.494    
                         clock uncertainty           -0.074    11.419    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524    10.895    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/AccelX_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/AccelX_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 0.580ns (10.337%)  route 5.031ns (89.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.848     1.851    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     2.307 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.081     3.388    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X33Y98         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/FSM_sequential_is_MPU6050_Interface[5]_i_1/O
                         net (fo=360, routed)         3.950     7.462    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/SR[0]
    SLICE_X32Y85         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/AccelX_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.477    11.480    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IPCORE_CLK
    SLICE_X32Y85         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/AccelX_reg_reg[12]/C
                         clock pessimism              0.014    11.494    
                         clock uncertainty           -0.074    11.419    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524    10.895    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/AccelX_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/GyroY_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 0.580ns (10.337%)  route 5.031ns (89.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.848     1.851    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     2.307 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.081     3.388    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X33Y98         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/FSM_sequential_is_MPU6050_Interface[5]_i_1/O
                         net (fo=360, routed)         3.950     7.462    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/SR[0]
    SLICE_X32Y85         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/GyroY_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.477    11.480    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IPCORE_CLK
    SLICE_X32Y85         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/GyroY_reg_reg[11]/C
                         clock pessimism              0.014    11.494    
                         clock uncertainty           -0.074    11.419    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524    10.895    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/GyroY_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 1.371ns (21.486%)  route 5.010ns (78.514%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.696     1.699    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X26Y90         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y90         FDRE (Prop_fdre_C_Q)         0.518     2.217 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.658     2.875    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg_n_0_[38]
    SLICE_X26Y90         LUT2 (Prop_lut2_I0_O)        0.124     2.999 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.639     3.639    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[38]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.763 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[5]_INST_0/O
                         net (fo=18, routed)          1.314     5.076    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_ARADDR[3]
    SLICE_X35Y90         LUT3 (Prop_lut3_I0_O)        0.154     5.230 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[0]_i_3/O
                         net (fo=35, routed)          1.443     6.674    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/waddr_reg[5]
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.327     7.001 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/AXI4_Lite_RDATA_tmp[5]_i_3/O
                         net (fo=1, routed)           0.955     7.956    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/AXI4_Lite_RDATA_tmp[5]_i_3_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.080 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/AXI4_Lite_RDATA_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.080    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/D[4]
    SLICE_X37Y94         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.482    11.485    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X37Y94         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[5]/C
                         clock pessimism              0.114    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.031    11.556    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/phase_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.766ns (13.066%)  route 5.096ns (86.934%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.848     1.851    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/IPCORE_CLK
    SLICE_X36Y102        FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/phase_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     2.369 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/phase_0_reg/Q
                         net (fo=1, routed)           0.559     2.928    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/phase_0
    SLICE_X36Y99         LUT2 (Prop_lut2_I0_O)        0.124     3.052 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/GyroZ_reg[15]_i_1/O
                         net (fo=168, routed)         3.331     6.382    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/enb
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.506 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt[31]_i_1/O
                         net (fo=32, routed)          1.207     7.713    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_0
    SLICE_X49Y87         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.476    11.479    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IPCORE_CLK
    SLICE_X49Y87         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_reg[10]/C
                         clock pessimism              0.014    11.493    
                         clock uncertainty           -0.074    11.418    
    SLICE_X49Y87         FDRE (Setup_fdre_C_CE)      -0.205    11.213    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/phase_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.766ns (13.066%)  route 5.096ns (86.934%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.848     1.851    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/IPCORE_CLK
    SLICE_X36Y102        FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/phase_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     2.369 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/phase_0_reg/Q
                         net (fo=1, routed)           0.559     2.928    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/phase_0
    SLICE_X36Y99         LUT2 (Prop_lut2_I0_O)        0.124     3.052 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/GyroZ_reg[15]_i_1/O
                         net (fo=168, routed)         3.331     6.382    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/enb
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.506 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt[31]_i_1/O
                         net (fo=32, routed)          1.207     7.713    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_0
    SLICE_X49Y87         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.476    11.479    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IPCORE_CLK
    SLICE_X49Y87         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_reg[11]/C
                         clock pessimism              0.014    11.493    
                         clock uncertainty           -0.074    11.418    
    SLICE_X49Y87         FDRE (Setup_fdre_C_CE)      -0.205    11.213    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/phase_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.766ns (13.066%)  route 5.096ns (86.934%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.848     1.851    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/IPCORE_CLK
    SLICE_X36Y102        FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/phase_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     2.369 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/phase_0_reg/Q
                         net (fo=1, routed)           0.559     2.928    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/phase_0
    SLICE_X36Y99         LUT2 (Prop_lut2_I0_O)        0.124     3.052 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/GyroZ_reg[15]_i_1/O
                         net (fo=168, routed)         3.331     6.382    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/enb
    SLICE_X44Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.506 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt[31]_i_1/O
                         net (fo=32, routed)          1.207     7.713    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_0
    SLICE_X49Y87         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.476    11.479    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IPCORE_CLK
    SLICE_X49Y87         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_reg[12]/C
                         clock pessimism              0.014    11.493    
                         clock uncertainty           -0.074    11.418    
    SLICE_X49Y87         FDRE (Setup_fdre_C_CE)      -0.205    11.213    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 1.371ns (21.590%)  route 4.979ns (78.410%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.696     1.699    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X26Y90         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y90         FDRE (Prop_fdre_C_Q)         0.518     2.217 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.658     2.875    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg_n_0_[38]
    SLICE_X26Y90         LUT2 (Prop_lut2_I0_O)        0.124     2.999 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.639     3.639    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[38]
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.763 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[5]_INST_0/O
                         net (fo=18, routed)          1.314     5.076    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_ARADDR[3]
    SLICE_X35Y90         LUT3 (Prop_lut3_I0_O)        0.154     5.230 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[0]_i_3/O
                         net (fo=35, routed)          1.604     6.835    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/waddr_reg[5]
    SLICE_X40Y95         LUT6 (Prop_lut6_I1_O)        0.327     7.162 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/AXI4_Lite_RDATA_tmp[3]_i_2/O
                         net (fo=1, routed)           0.764     7.925    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/AXI4_Lite_RDATA_tmp[3]_i_2_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124     8.049 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/AXI4_Lite_RDATA_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.049    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/D[2]
    SLICE_X37Y94         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.482    11.485    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X37Y94         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[3]/C
                         clock pessimism              0.114    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.029    11.554    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/AccelX_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 0.580ns (10.337%)  route 5.031ns (89.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.848     1.851    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.456     2.307 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.081     3.388    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X33Y98         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/FSM_sequential_is_MPU6050_Interface[5]_i_1/O
                         net (fo=360, routed)         3.950     7.462    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/SR[0]
    SLICE_X33Y85         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/AccelX_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        1.477    11.480    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IPCORE_CLK
    SLICE_X33Y85         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/AccelX_reg_reg[10]/C
                         clock pessimism              0.014    11.494    
                         clock uncertainty           -0.074    11.419    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429    10.990    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/AccelX_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         10.990    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  3.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.559     0.561    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X35Y90         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[6]/Q
                         net (fo=1, routed)           0.056     0.758    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y90         SRLC32E                                      r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.826     0.828    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.254     0.574    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.691    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.272%)  route 0.259ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.558     0.560    system_top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X44Y94         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.259     0.959    system_top_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X40Y100        FDSE                                         r  system_top_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.913     0.915    system_top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X40Y100        FDSE                                         r  system_top_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism             -0.005     0.910    
    SLICE_X40Y100        FDSE (Hold_fdse_C_S)        -0.018     0.892    system_top_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.272%)  route 0.259ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.558     0.560    system_top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X44Y94         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.259     0.959    system_top_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X40Y100        FDSE                                         r  system_top_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.913     0.915    system_top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X40Y100        FDSE                                         r  system_top_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.005     0.910    
    SLICE_X40Y100        FDSE (Hold_fdse_C_S)        -0.018     0.892    system_top_i/proc_sys_reset_0/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/proc_sys_reset_0/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.272%)  route 0.259ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.558     0.560    system_top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X44Y94         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.259     0.959    system_top_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X40Y100        FDSE                                         r  system_top_i/proc_sys_reset_0/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.913     0.915    system_top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X40Y100        FDSE                                         r  system_top_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                         clock pessimism             -0.005     0.910    
    SLICE_X40Y100        FDSE (Hold_fdse_C_S)        -0.018     0.892    system_top_i/proc_sys_reset_0/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.272%)  route 0.259ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.558     0.560    system_top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X44Y94         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.259     0.959    system_top_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X40Y100        FDRE                                         r  system_top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.913     0.915    system_top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X40Y100        FDRE                                         r  system_top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.005     0.910    
    SLICE_X40Y100        FDRE (Hold_fdre_C_R)        -0.018     0.892    system_top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.163%)  route 0.358ns (65.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.579     0.581    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[0]/Q
                         net (fo=5, routed)           0.358     1.080    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[47][0]
    SLICE_X30Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.125 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1/O
                         net (fo=1, routed)           0.000     1.125    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1_n_0
    SLICE_X30Y101        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.933     0.935    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y101        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.005     0.930    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.120     1.050    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.355ns (66.856%)  route 0.176ns (33.144%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.579     0.581    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y99         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/Q
                         net (fo=2, routed)           0.175     0.897    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.942 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     0.942    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.057 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.058    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.112 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.112    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_7
    SLICE_X28Y100        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.933     0.935    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y100        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism             -0.005     0.930    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.035    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.366ns (67.529%)  route 0.176ns (32.471%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.579     0.581    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y99         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/Q
                         net (fo=2, routed)           0.175     0.897    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.942 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     0.942    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.057 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.058    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.123 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.123    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_5
    SLICE_X28Y100        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.933     0.935    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y100        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism             -0.005     0.930    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.035    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.571     0.573    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X27Y86         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[55]/Q
                         net (fo=1, routed)           0.054     0.768    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_0_[55]
    SLICE_X26Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.813 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[55]_i_1__0/O
                         net (fo=1, routed)           0.000     0.813    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[55]_i_1__0_n_0
    SLICE_X26Y86         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.840     0.842    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X26Y86         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[55]/C
                         clock pessimism             -0.256     0.586    
    SLICE_X26Y86         FDRE (Hold_fdre_C_D)         0.121     0.707    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.561     0.563    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.056     0.760    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[1]
    SLICE_X32Y99         LUT5 (Prop_lut5_I4_O)        0.045     0.805 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1/O
                         net (fo=1, routed)           0.000     0.805    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1_n_0
    SLICE_X32Y99         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1024, routed)        0.828     0.830    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.254     0.576    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.120     0.696    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    system_top_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y88     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y88     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y88     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y87     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y87     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y90     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y92     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y93     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y95     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y95     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y95     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y93     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y93     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y93     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y93     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y91     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y104    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y104    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y104    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y104    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_top_clk_wiz_0_0
  To Clock:  clkfbout_system_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    system_top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



