Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 27 17:08:49 2017
| Host         : PHSX-79FJZ32 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7vx485t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            4 |
| No           | No                    | Yes                    |              30 |            7 |
| No           | Yes                   | No                     |              40 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               5 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------+------------------+------------------+----------------+
|             Clock Signal            |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------+-----------------------------------------+------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                         | reset_IBUF       |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out4 |                                         | reset_IBUF       |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out3 |                                         | reset_IBUF       |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/data_recovery_0/U0/pipe_ce00 | reset_IBUF       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                         |                  |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                         | reset_IBUF       |               25 |             66 |
+-------------------------------------+-----------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 5      |                     1 |
| 14     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


