Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sat Mar 10 21:01:58 2018
| Host             : Saldytuvas running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Preliminary
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.168        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.106        |
| Device Static (W)        | 0.062        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 99.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |       10 |       --- |             --- |
| Slice Logic    |    <0.001 |      244 |       --- |             --- |
|   LUT as Logic |    <0.001 |       76 |     20800 |            0.37 |
|   Register     |    <0.001 |      132 |     41600 |            0.32 |
|   CARRY4       |    <0.001 |       12 |      8150 |            0.15 |
|   Others       |     0.000 |       12 |       --- |             --- |
| Signals        |    <0.001 |      192 |       --- |             --- |
| Block RAM      |     0.000 |      0.5 |        50 |            1.00 |
| MMCM           |     0.103 |        1 |         5 |           20.00 |
| I/O            |     0.002 |        6 |       210 |            2.86 |
| Static Power   |     0.062 |          |           |                 |
| Total          |     0.168 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.008 |       0.002 |      0.006 |
| Vccaux    |       1.800 |     0.069 |       0.057 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                             |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks         | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production               | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                |                                                                                                                    |
| Overall confidence level    | Low        |                                                |                                                                                                                    |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------+----------------------------------------------------------+-----------------+
| Clock                            | Domain                                                   | Constraint (ns) |
+----------------------------------+----------------------------------------------------------+-----------------+
| clk_100_design_1_clk_wiz_0_0     | design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0   |            10.0 |
| clk_100_design_1_clk_wiz_0_0_1   | design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0   |            10.0 |
| clk_12288_design_1_clk_wiz_0_0   | design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0 |            81.4 |
| clk_12288_design_1_clk_wiz_0_0_1 | design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0 |            81.4 |
| clkfbout_design_1_clk_wiz_0_0    | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0  |            10.0 |
| clkfbout_design_1_clk_wiz_0_0_1  | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0  |            10.0 |
| sys_clk_pin                      | sys_clock                                                |            10.0 |
| sys_clock                        | sys_clock                                                |            10.0 |
+----------------------------------+----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| design_1_wrapper    |     0.106 |
|   design_1_i        |     0.105 |
|     big_ben_0       |    <0.001 |
|       inst          |    <0.001 |
|     clk_wiz_0       |     0.104 |
|       inst          |     0.104 |
|     clocker_0       |    <0.001 |
|       inst          |    <0.001 |
|     driver_output_0 |    <0.001 |
|       inst          |    <0.001 |
|     sinus_sampler_0 |    <0.001 |
|       inst          |    <0.001 |
+---------------------+-----------+


