{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574133069465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574133069467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 00:11:09 2019 " "Processing started: Tue Nov 19 00:11:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574133069467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574133069467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574133069467 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574133069791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-behaviorula " "Found design unit 1: ula-behaviorula" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070371 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133070371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-behaviorsomador " "Found design unit 1: somador-behaviorsomador" {  } { { "somador.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070373 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133070373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-behaviorsubtrator " "Found design unit 1: subtrator-behaviorsubtrator" {  } { { "subtrator.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/subtrator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070374 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133070374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter-behaviorinverter " "Found design unit 1: inverter-behaviorinverter" {  } { { "inverter.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/inverter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070375 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter " "Found entity 1: inverter" {  } { { "inverter.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/inverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133070375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maiorq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maiorq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maiorq-behaviormaiorq " "Found design unit 1: maiorq-behaviormaiorq" {  } { { "maiorq.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/maiorq.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070375 ""} { "Info" "ISGN_ENTITY_NAME" "1 maiorq " "Found entity 1: maiorq" {  } { { "maiorq.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/maiorq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133070375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menorq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menorq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menorq-behaviormenorq " "Found design unit 1: menorq-behaviormenorq" {  } { { "menorq.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/menorq.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070376 ""} { "Info" "ISGN_ENTITY_NAME" "1 menorq " "Found entity 1: menorq" {  } { { "menorq.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/menorq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133070376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_ula-behaviormux " "Found design unit 1: mux_ula-behaviormux" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070377 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_ula " "Found entity 1: mux_ula" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133070377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convdisplay-behaviorconvdisplay " "Found design unit 1: convdisplay-behaviorconvdisplay" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070378 ""} { "Info" "ISGN_ENTITY_NAME" "1 convdisplay " "Found entity 1: convdisplay" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133070378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button-behavior " "Found design unit 1: button-behavior" {  } { { "button.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/button.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070379 ""} { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/button.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133070379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133070379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574133070448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "button button:button A:behavior " "Elaborating entity \"button\" using architecture \"A:behavior\" for hierarchy \"button:button\"" {  } { { "ula.vhd" "button" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574133070453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "somador somador:soma A:behaviorsomador " "Elaborating entity \"somador\" using architecture \"A:behaviorsomador\" for hierarchy \"somador:soma\"" {  } { { "ula.vhd" "soma" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574133070455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "subtrator subtrator:subtracao A:behaviorsubtrator " "Elaborating entity \"subtrator\" using architecture \"A:behaviorsubtrator\" for hierarchy \"subtrator:subtracao\"" {  } { { "ula.vhd" "subtracao" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574133070458 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a subtrator.vhd(30) " "VHDL Process Statement warning at subtrator.vhd(30): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtrator.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/subtrator.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574133070459 "|ula|subtrator:subtracao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b subtrator.vhd(30) " "VHDL Process Statement warning at subtrator.vhd(30): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtrator.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/subtrator.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574133070459 "|ula|subtrator:subtracao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a subtrator.vhd(31) " "VHDL Process Statement warning at subtrator.vhd(31): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtrator.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/subtrator.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574133070459 "|ula|subtrator:subtracao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b subtrator.vhd(31) " "VHDL Process Statement warning at subtrator.vhd(31): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subtrator.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/subtrator.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574133070459 "|ula|subtrator:subtracao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "menorq subtrator:subtracao\|menorq:comparador_menor_q A:behaviormenorq " "Elaborating entity \"menorq\" using architecture \"A:behaviormenorq\" for hierarchy \"subtrator:subtracao\|menorq:comparador_menor_q\"" {  } { { "subtrator.vhd" "comparador_menor_q" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/subtrator.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574133070460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "maiorq maiorq:maior_q A:behaviormaiorq " "Elaborating entity \"maiorq\" using architecture \"A:behaviormaiorq\" for hierarchy \"maiorq:maior_q\"" {  } { { "ula.vhd" "maior_q" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574133070462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "inverter inverter:inversor A:behaviorinverter " "Elaborating entity \"inverter\" using architecture \"A:behaviorinverter\" for hierarchy \"inverter:inversor\"" {  } { { "ula.vhd" "inversor" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574133070465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_ula mux_ula:seletor A:behaviormux " "Elaborating entity \"mux_ula\" using architecture \"A:behaviormux\" for hierarchy \"mux_ula:seletor\"" {  } { { "ula.vhd" "seletor" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574133070467 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insoma mux.vhd(29) " "VHDL Process Statement warning at mux.vhd(29): signal \"insoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574133070468 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insoma mux.vhd(31) " "VHDL Process Statement warning at mux.vhd(31): signal \"insoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574133070468 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insoma mux.vhd(35) " "VHDL Process Statement warning at mux.vhd(35): signal \"insoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574133070468 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insubt mux.vhd(41) " "VHDL Process Statement warning at mux.vhd(41): signal \"insubt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574133070468 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insubt mux.vhd(42) " "VHDL Process Statement warning at mux.vhd(42): signal \"insubt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574133070468 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insubt mux.vhd(44) " "VHDL Process Statement warning at mux.vhd(44): signal \"insubt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574133070468 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "insubt mux.vhd(47) " "VHDL Process Statement warning at mux.vhd(47): signal \"insubt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574133070468 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inmaq mux.vhd(52) " "VHDL Process Statement warning at mux.vhd(52): signal \"inmaq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574133070468 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inmeq mux.vhd(62) " "VHDL Process Statement warning at mux.vhd(62): signal \"inmeq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574133070468 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ininv mux.vhd(71) " "VHDL Process Statement warning at mux.vhd(71): signal \"ininv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574133070469 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_led mux.vhd(20) " "VHDL Process Statement warning at mux.vhd(20): inferring latch(es) for signal or variable \"saida_led\", which holds its previous value in one or more paths through the process" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574133070469 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctrl mux.vhd(20) " "VHDL Process Statement warning at mux.vhd(20): inferring latch(es) for signal or variable \"ctrl\", which holds its previous value in one or more paths through the process" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574133070469 "|ula|mux_ula:seletor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y mux.vhd(20) " "VHDL Process Statement warning at mux.vhd(20): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574133070469 "|ula|mux_ula:seletor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] mux.vhd(20) " "Inferred latch for \"y\[0\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574133070469 "|ula|mux_ula:seletor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] mux.vhd(20) " "Inferred latch for \"y\[1\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574133070469 "|ula|mux_ula:seletor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] mux.vhd(20) " "Inferred latch for \"y\[2\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574133070469 "|ula|mux_ula:seletor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] mux.vhd(20) " "Inferred latch for \"y\[3\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574133070469 "|ula|mux_ula:seletor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[0\] mux.vhd(20) " "Inferred latch for \"ctrl\[0\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574133070469 "|ula|mux_ula:seletor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[1\] mux.vhd(20) " "Inferred latch for \"ctrl\[1\]\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574133070469 "|ula|mux_ula:seletor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_led mux.vhd(20) " "Inferred latch for \"saida_led\" at mux.vhd(20)" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574133070469 "|ula|mux_ula:seletor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "convdisplay convdisplay:conversor_display A:behaviorconvdisplay " "Elaborating entity \"convdisplay\" using architecture \"A:behaviorconvdisplay\" for hierarchy \"convdisplay:conversor_display\"" {  } { { "ula.vhd" "conversor_display" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574133070470 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display convdisplay.vhd(14) " "VHDL Process Statement warning at convdisplay.vhd(14): inferring latch(es) for signal or variable \"display\", which holds its previous value in one or more paths through the process" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574133070471 "|ula|convdisplay:conversor_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] convdisplay.vhd(14) " "Inferred latch for \"display\[0\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574133070471 "|ula|convdisplay:conversor_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] convdisplay.vhd(14) " "Inferred latch for \"display\[1\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574133070471 "|ula|convdisplay:conversor_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] convdisplay.vhd(14) " "Inferred latch for \"display\[2\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574133070471 "|ula|convdisplay:conversor_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] convdisplay.vhd(14) " "Inferred latch for \"display\[3\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574133070471 "|ula|convdisplay:conversor_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] convdisplay.vhd(14) " "Inferred latch for \"display\[4\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574133070471 "|ula|convdisplay:conversor_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] convdisplay.vhd(14) " "Inferred latch for \"display\[5\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574133070472 "|ula|convdisplay:conversor_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] convdisplay.vhd(14) " "Inferred latch for \"display\[6\]\" at convdisplay.vhd(14)" {  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574133070472 "|ula|convdisplay:conversor_display"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:seletor\|saida_led " "Latch mux_ula:seletor\|saida_led has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operator\[0\] " "Ports D and ENA on the latch are fed by the same signal operator\[0\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574133070949 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574133070949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:conversor_display\|display\[0\] " "Latch convdisplay:conversor_display\|display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:seletor\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:seletor\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574133070949 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574133070949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:conversor_display\|display\[1\] " "Latch convdisplay:conversor_display\|display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:seletor\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:seletor\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574133070949 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574133070949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:conversor_display\|display\[2\] " "Latch convdisplay:conversor_display\|display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:seletor\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:seletor\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574133070949 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574133070949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:conversor_display\|display\[3\] " "Latch convdisplay:conversor_display\|display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:seletor\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:seletor\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574133070949 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574133070949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:conversor_display\|display\[4\] " "Latch convdisplay:conversor_display\|display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:seletor\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:seletor\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574133070949 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574133070949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:conversor_display\|display\[5\] " "Latch convdisplay:conversor_display\|display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:seletor\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:seletor\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574133070950 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574133070950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "convdisplay:conversor_display\|display\[6\] " "Latch convdisplay:conversor_display\|display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE mux_ula:seletor\|ctrl\[1\] " "Ports ENA and PRE on the latch are fed by the same signal mux_ula:seletor\|ctrl\[1\]" {  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574133070950 ""}  } { { "convdisplay.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/convdisplay.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574133070950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:seletor\|y\[0\] " "Latch mux_ula:seletor\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operator\[0\] " "Ports D and ENA on the latch are fed by the same signal operator\[0\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574133070950 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574133070950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:seletor\|y\[1\] " "Latch mux_ula:seletor\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operator\[0\] " "Ports D and ENA on the latch are fed by the same signal operator\[0\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574133070950 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574133070950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:seletor\|y\[2\] " "Latch mux_ula:seletor\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inputdata1\[2\] " "Ports D and ENA on the latch are fed by the same signal inputdata1\[2\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574133070950 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574133070950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:seletor\|y\[3\] " "Latch mux_ula:seletor\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inputdata1\[3\] " "Ports D and ENA on the latch are fed by the same signal inputdata1\[3\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574133070950 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574133070950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ula:seletor\|ctrl\[0\] " "Latch mux_ula:seletor\|ctrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operator\[0\] " "Ports D and ENA on the latch are fed by the same signal operator\[0\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574133070951 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR operator\[2\] " "Ports ENA and CLR on the latch are fed by the same signal operator\[2\]" {  } { { "ula.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574133070951 ""}  } { { "mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/ULA/mux.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574133070951 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574133071530 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574133071530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574133071595 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574133071595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574133071595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574133071595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574133071608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 00:11:11 2019 " "Processing ended: Tue Nov 19 00:11:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574133071608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574133071608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574133071608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574133071608 ""}
