// VideoBox_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 16.1 196

`timescale 1 ps / 1 ps
module VideoBox_mm_interconnect_0 (
		input  wire [11:0] hps_h2f_axi_master_awid,                                        //                                       hps_h2f_axi_master.awid
		input  wire [29:0] hps_h2f_axi_master_awaddr,                                      //                                                         .awaddr
		input  wire [3:0]  hps_h2f_axi_master_awlen,                                       //                                                         .awlen
		input  wire [2:0]  hps_h2f_axi_master_awsize,                                      //                                                         .awsize
		input  wire [1:0]  hps_h2f_axi_master_awburst,                                     //                                                         .awburst
		input  wire [1:0]  hps_h2f_axi_master_awlock,                                      //                                                         .awlock
		input  wire [3:0]  hps_h2f_axi_master_awcache,                                     //                                                         .awcache
		input  wire [2:0]  hps_h2f_axi_master_awprot,                                      //                                                         .awprot
		input  wire        hps_h2f_axi_master_awvalid,                                     //                                                         .awvalid
		output wire        hps_h2f_axi_master_awready,                                     //                                                         .awready
		input  wire [11:0] hps_h2f_axi_master_wid,                                         //                                                         .wid
		input  wire [63:0] hps_h2f_axi_master_wdata,                                       //                                                         .wdata
		input  wire [7:0]  hps_h2f_axi_master_wstrb,                                       //                                                         .wstrb
		input  wire        hps_h2f_axi_master_wlast,                                       //                                                         .wlast
		input  wire        hps_h2f_axi_master_wvalid,                                      //                                                         .wvalid
		output wire        hps_h2f_axi_master_wready,                                      //                                                         .wready
		output wire [11:0] hps_h2f_axi_master_bid,                                         //                                                         .bid
		output wire [1:0]  hps_h2f_axi_master_bresp,                                       //                                                         .bresp
		output wire        hps_h2f_axi_master_bvalid,                                      //                                                         .bvalid
		input  wire        hps_h2f_axi_master_bready,                                      //                                                         .bready
		input  wire [11:0] hps_h2f_axi_master_arid,                                        //                                                         .arid
		input  wire [29:0] hps_h2f_axi_master_araddr,                                      //                                                         .araddr
		input  wire [3:0]  hps_h2f_axi_master_arlen,                                       //                                                         .arlen
		input  wire [2:0]  hps_h2f_axi_master_arsize,                                      //                                                         .arsize
		input  wire [1:0]  hps_h2f_axi_master_arburst,                                     //                                                         .arburst
		input  wire [1:0]  hps_h2f_axi_master_arlock,                                      //                                                         .arlock
		input  wire [3:0]  hps_h2f_axi_master_arcache,                                     //                                                         .arcache
		input  wire [2:0]  hps_h2f_axi_master_arprot,                                      //                                                         .arprot
		input  wire        hps_h2f_axi_master_arvalid,                                     //                                                         .arvalid
		output wire        hps_h2f_axi_master_arready,                                     //                                                         .arready
		output wire [11:0] hps_h2f_axi_master_rid,                                         //                                                         .rid
		output wire [63:0] hps_h2f_axi_master_rdata,                                       //                                                         .rdata
		output wire [1:0]  hps_h2f_axi_master_rresp,                                       //                                                         .rresp
		output wire        hps_h2f_axi_master_rlast,                                       //                                                         .rlast
		output wire        hps_h2f_axi_master_rvalid,                                      //                                                         .rvalid
		input  wire        hps_h2f_axi_master_rready,                                      //                                                         .rready
		input  wire        sys_sdram_pll_sys_clk_clk,                                      //                                    sys_sdram_pll_sys_clk.clk
		input  wire        hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset, // hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset.reset
		input  wire        vide_dma_controller_reset_reset_bridge_in_reset_reset,          //          vide_dma_controller_reset_reset_bridge_in_reset.reset
		input  wire [31:0] vide_dma_controller_avalon_dma_master_address,                  //                    vide_dma_controller_avalon_dma_master.address
		output wire        vide_dma_controller_avalon_dma_master_waitrequest,              //                                                         .waitrequest
		input  wire        vide_dma_controller_avalon_dma_master_read,                     //                                                         .read
		output wire [31:0] vide_dma_controller_avalon_dma_master_readdata,                 //                                                         .readdata
		output wire        vide_dma_controller_avalon_dma_master_readdatavalid,            //                                                         .readdatavalid
		input  wire        vide_dma_controller_avalon_dma_master_lock,                     //                                                         .lock
		output wire [9:0]  affine_matrix_s1_address,                                       //                                         affine_matrix_s1.address
		output wire        affine_matrix_s1_write,                                         //                                                         .write
		input  wire [31:0] affine_matrix_s1_readdata,                                      //                                                         .readdata
		output wire [31:0] affine_matrix_s1_writedata,                                     //                                                         .writedata
		output wire [3:0]  affine_matrix_s1_byteenable,                                    //                                                         .byteenable
		output wire        affine_matrix_s1_chipselect,                                    //                                                         .chipselect
		output wire        affine_matrix_s1_clken,                                         //                                                         .clken
		output wire [9:0]  histogram_memory_s1_address,                                    //                                      histogram_memory_s1.address
		output wire        histogram_memory_s1_write,                                      //                                                         .write
		input  wire [31:0] histogram_memory_s1_readdata,                                   //                                                         .readdata
		output wire [31:0] histogram_memory_s1_writedata,                                  //                                                         .writedata
		output wire [3:0]  histogram_memory_s1_byteenable,                                 //                                                         .byteenable
		output wire        histogram_memory_s1_chipselect,                                 //                                                         .chipselect
		output wire        histogram_memory_s1_clken,                                      //                                                         .clken
		output wire [24:0] sdram_controller_s1_address,                                    //                                      sdram_controller_s1.address
		output wire        sdram_controller_s1_write,                                      //                                                         .write
		output wire        sdram_controller_s1_read,                                       //                                                         .read
		input  wire [15:0] sdram_controller_s1_readdata,                                   //                                                         .readdata
		output wire [15:0] sdram_controller_s1_writedata,                                  //                                                         .writedata
		output wire [1:0]  sdram_controller_s1_byteenable,                                 //                                                         .byteenable
		input  wire        sdram_controller_s1_readdatavalid,                              //                                                         .readdatavalid
		input  wire        sdram_controller_s1_waitrequest,                                //                                                         .waitrequest
		output wire        sdram_controller_s1_chipselect                                  //                                                         .chipselect
	);

	wire          vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_waitrequest;           // vide_dma_controller_avalon_dma_master_agent:av_waitrequest -> vide_dma_controller_avalon_dma_master_translator:uav_waitrequest
	wire   [31:0] vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_readdata;              // vide_dma_controller_avalon_dma_master_agent:av_readdata -> vide_dma_controller_avalon_dma_master_translator:uav_readdata
	wire          vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_debugaccess;           // vide_dma_controller_avalon_dma_master_translator:uav_debugaccess -> vide_dma_controller_avalon_dma_master_agent:av_debugaccess
	wire   [31:0] vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_address;               // vide_dma_controller_avalon_dma_master_translator:uav_address -> vide_dma_controller_avalon_dma_master_agent:av_address
	wire          vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_read;                  // vide_dma_controller_avalon_dma_master_translator:uav_read -> vide_dma_controller_avalon_dma_master_agent:av_read
	wire    [3:0] vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_byteenable;            // vide_dma_controller_avalon_dma_master_translator:uav_byteenable -> vide_dma_controller_avalon_dma_master_agent:av_byteenable
	wire          vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_readdatavalid;         // vide_dma_controller_avalon_dma_master_agent:av_readdatavalid -> vide_dma_controller_avalon_dma_master_translator:uav_readdatavalid
	wire          vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_lock;                  // vide_dma_controller_avalon_dma_master_translator:uav_lock -> vide_dma_controller_avalon_dma_master_agent:av_lock
	wire          vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_write;                 // vide_dma_controller_avalon_dma_master_translator:uav_write -> vide_dma_controller_avalon_dma_master_agent:av_write
	wire   [31:0] vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_writedata;             // vide_dma_controller_avalon_dma_master_translator:uav_writedata -> vide_dma_controller_avalon_dma_master_agent:av_writedata
	wire    [2:0] vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_burstcount;            // vide_dma_controller_avalon_dma_master_translator:uav_burstcount -> vide_dma_controller_avalon_dma_master_agent:av_burstcount
	wire          rsp_mux_002_src_valid;                                                                            // rsp_mux_002:src_valid -> vide_dma_controller_avalon_dma_master_agent:rp_valid
	wire  [126:0] rsp_mux_002_src_data;                                                                             // rsp_mux_002:src_data -> vide_dma_controller_avalon_dma_master_agent:rp_data
	wire          rsp_mux_002_src_ready;                                                                            // vide_dma_controller_avalon_dma_master_agent:rp_ready -> rsp_mux_002:src_ready
	wire    [2:0] rsp_mux_002_src_channel;                                                                          // rsp_mux_002:src_channel -> vide_dma_controller_avalon_dma_master_agent:rp_channel
	wire          rsp_mux_002_src_startofpacket;                                                                    // rsp_mux_002:src_startofpacket -> vide_dma_controller_avalon_dma_master_agent:rp_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                                                      // rsp_mux_002:src_endofpacket -> vide_dma_controller_avalon_dma_master_agent:rp_endofpacket
	wire   [15:0] sdram_controller_s1_agent_m0_readdata;                                                            // sdram_controller_s1_translator:uav_readdata -> sdram_controller_s1_agent:m0_readdata
	wire          sdram_controller_s1_agent_m0_waitrequest;                                                         // sdram_controller_s1_translator:uav_waitrequest -> sdram_controller_s1_agent:m0_waitrequest
	wire          sdram_controller_s1_agent_m0_debugaccess;                                                         // sdram_controller_s1_agent:m0_debugaccess -> sdram_controller_s1_translator:uav_debugaccess
	wire   [31:0] sdram_controller_s1_agent_m0_address;                                                             // sdram_controller_s1_agent:m0_address -> sdram_controller_s1_translator:uav_address
	wire    [1:0] sdram_controller_s1_agent_m0_byteenable;                                                          // sdram_controller_s1_agent:m0_byteenable -> sdram_controller_s1_translator:uav_byteenable
	wire          sdram_controller_s1_agent_m0_read;                                                                // sdram_controller_s1_agent:m0_read -> sdram_controller_s1_translator:uav_read
	wire          sdram_controller_s1_agent_m0_readdatavalid;                                                       // sdram_controller_s1_translator:uav_readdatavalid -> sdram_controller_s1_agent:m0_readdatavalid
	wire          sdram_controller_s1_agent_m0_lock;                                                                // sdram_controller_s1_agent:m0_lock -> sdram_controller_s1_translator:uav_lock
	wire   [15:0] sdram_controller_s1_agent_m0_writedata;                                                           // sdram_controller_s1_agent:m0_writedata -> sdram_controller_s1_translator:uav_writedata
	wire          sdram_controller_s1_agent_m0_write;                                                               // sdram_controller_s1_agent:m0_write -> sdram_controller_s1_translator:uav_write
	wire    [1:0] sdram_controller_s1_agent_m0_burstcount;                                                          // sdram_controller_s1_agent:m0_burstcount -> sdram_controller_s1_translator:uav_burstcount
	wire          sdram_controller_s1_agent_rf_source_valid;                                                        // sdram_controller_s1_agent:rf_source_valid -> sdram_controller_s1_agent_rsp_fifo:in_valid
	wire  [109:0] sdram_controller_s1_agent_rf_source_data;                                                         // sdram_controller_s1_agent:rf_source_data -> sdram_controller_s1_agent_rsp_fifo:in_data
	wire          sdram_controller_s1_agent_rf_source_ready;                                                        // sdram_controller_s1_agent_rsp_fifo:in_ready -> sdram_controller_s1_agent:rf_source_ready
	wire          sdram_controller_s1_agent_rf_source_startofpacket;                                                // sdram_controller_s1_agent:rf_source_startofpacket -> sdram_controller_s1_agent_rsp_fifo:in_startofpacket
	wire          sdram_controller_s1_agent_rf_source_endofpacket;                                                  // sdram_controller_s1_agent:rf_source_endofpacket -> sdram_controller_s1_agent_rsp_fifo:in_endofpacket
	wire          sdram_controller_s1_agent_rsp_fifo_out_valid;                                                     // sdram_controller_s1_agent_rsp_fifo:out_valid -> sdram_controller_s1_agent:rf_sink_valid
	wire  [109:0] sdram_controller_s1_agent_rsp_fifo_out_data;                                                      // sdram_controller_s1_agent_rsp_fifo:out_data -> sdram_controller_s1_agent:rf_sink_data
	wire          sdram_controller_s1_agent_rsp_fifo_out_ready;                                                     // sdram_controller_s1_agent:rf_sink_ready -> sdram_controller_s1_agent_rsp_fifo:out_ready
	wire          sdram_controller_s1_agent_rsp_fifo_out_startofpacket;                                             // sdram_controller_s1_agent_rsp_fifo:out_startofpacket -> sdram_controller_s1_agent:rf_sink_startofpacket
	wire          sdram_controller_s1_agent_rsp_fifo_out_endofpacket;                                               // sdram_controller_s1_agent_rsp_fifo:out_endofpacket -> sdram_controller_s1_agent:rf_sink_endofpacket
	wire          sdram_controller_s1_agent_rdata_fifo_src_valid;                                                   // sdram_controller_s1_agent:rdata_fifo_src_valid -> sdram_controller_s1_agent_rdata_fifo:in_valid
	wire   [17:0] sdram_controller_s1_agent_rdata_fifo_src_data;                                                    // sdram_controller_s1_agent:rdata_fifo_src_data -> sdram_controller_s1_agent_rdata_fifo:in_data
	wire          sdram_controller_s1_agent_rdata_fifo_src_ready;                                                   // sdram_controller_s1_agent_rdata_fifo:in_ready -> sdram_controller_s1_agent:rdata_fifo_src_ready
	wire   [31:0] affine_matrix_s1_agent_m0_readdata;                                                               // affine_matrix_s1_translator:uav_readdata -> affine_matrix_s1_agent:m0_readdata
	wire          affine_matrix_s1_agent_m0_waitrequest;                                                            // affine_matrix_s1_translator:uav_waitrequest -> affine_matrix_s1_agent:m0_waitrequest
	wire          affine_matrix_s1_agent_m0_debugaccess;                                                            // affine_matrix_s1_agent:m0_debugaccess -> affine_matrix_s1_translator:uav_debugaccess
	wire   [31:0] affine_matrix_s1_agent_m0_address;                                                                // affine_matrix_s1_agent:m0_address -> affine_matrix_s1_translator:uav_address
	wire    [3:0] affine_matrix_s1_agent_m0_byteenable;                                                             // affine_matrix_s1_agent:m0_byteenable -> affine_matrix_s1_translator:uav_byteenable
	wire          affine_matrix_s1_agent_m0_read;                                                                   // affine_matrix_s1_agent:m0_read -> affine_matrix_s1_translator:uav_read
	wire          affine_matrix_s1_agent_m0_readdatavalid;                                                          // affine_matrix_s1_translator:uav_readdatavalid -> affine_matrix_s1_agent:m0_readdatavalid
	wire          affine_matrix_s1_agent_m0_lock;                                                                   // affine_matrix_s1_agent:m0_lock -> affine_matrix_s1_translator:uav_lock
	wire   [31:0] affine_matrix_s1_agent_m0_writedata;                                                              // affine_matrix_s1_agent:m0_writedata -> affine_matrix_s1_translator:uav_writedata
	wire          affine_matrix_s1_agent_m0_write;                                                                  // affine_matrix_s1_agent:m0_write -> affine_matrix_s1_translator:uav_write
	wire    [2:0] affine_matrix_s1_agent_m0_burstcount;                                                             // affine_matrix_s1_agent:m0_burstcount -> affine_matrix_s1_translator:uav_burstcount
	wire          affine_matrix_s1_agent_rf_source_valid;                                                           // affine_matrix_s1_agent:rf_source_valid -> affine_matrix_s1_agent_rsp_fifo:in_valid
	wire  [127:0] affine_matrix_s1_agent_rf_source_data;                                                            // affine_matrix_s1_agent:rf_source_data -> affine_matrix_s1_agent_rsp_fifo:in_data
	wire          affine_matrix_s1_agent_rf_source_ready;                                                           // affine_matrix_s1_agent_rsp_fifo:in_ready -> affine_matrix_s1_agent:rf_source_ready
	wire          affine_matrix_s1_agent_rf_source_startofpacket;                                                   // affine_matrix_s1_agent:rf_source_startofpacket -> affine_matrix_s1_agent_rsp_fifo:in_startofpacket
	wire          affine_matrix_s1_agent_rf_source_endofpacket;                                                     // affine_matrix_s1_agent:rf_source_endofpacket -> affine_matrix_s1_agent_rsp_fifo:in_endofpacket
	wire          affine_matrix_s1_agent_rsp_fifo_out_valid;                                                        // affine_matrix_s1_agent_rsp_fifo:out_valid -> affine_matrix_s1_agent:rf_sink_valid
	wire  [127:0] affine_matrix_s1_agent_rsp_fifo_out_data;                                                         // affine_matrix_s1_agent_rsp_fifo:out_data -> affine_matrix_s1_agent:rf_sink_data
	wire          affine_matrix_s1_agent_rsp_fifo_out_ready;                                                        // affine_matrix_s1_agent:rf_sink_ready -> affine_matrix_s1_agent_rsp_fifo:out_ready
	wire          affine_matrix_s1_agent_rsp_fifo_out_startofpacket;                                                // affine_matrix_s1_agent_rsp_fifo:out_startofpacket -> affine_matrix_s1_agent:rf_sink_startofpacket
	wire          affine_matrix_s1_agent_rsp_fifo_out_endofpacket;                                                  // affine_matrix_s1_agent_rsp_fifo:out_endofpacket -> affine_matrix_s1_agent:rf_sink_endofpacket
	wire          affine_matrix_s1_agent_rdata_fifo_src_valid;                                                      // affine_matrix_s1_agent:rdata_fifo_src_valid -> affine_matrix_s1_agent_rdata_fifo:in_valid
	wire   [33:0] affine_matrix_s1_agent_rdata_fifo_src_data;                                                       // affine_matrix_s1_agent:rdata_fifo_src_data -> affine_matrix_s1_agent_rdata_fifo:in_data
	wire          affine_matrix_s1_agent_rdata_fifo_src_ready;                                                      // affine_matrix_s1_agent_rdata_fifo:in_ready -> affine_matrix_s1_agent:rdata_fifo_src_ready
	wire   [31:0] histogram_memory_s1_agent_m0_readdata;                                                            // histogram_memory_s1_translator:uav_readdata -> histogram_memory_s1_agent:m0_readdata
	wire          histogram_memory_s1_agent_m0_waitrequest;                                                         // histogram_memory_s1_translator:uav_waitrequest -> histogram_memory_s1_agent:m0_waitrequest
	wire          histogram_memory_s1_agent_m0_debugaccess;                                                         // histogram_memory_s1_agent:m0_debugaccess -> histogram_memory_s1_translator:uav_debugaccess
	wire   [31:0] histogram_memory_s1_agent_m0_address;                                                             // histogram_memory_s1_agent:m0_address -> histogram_memory_s1_translator:uav_address
	wire    [3:0] histogram_memory_s1_agent_m0_byteenable;                                                          // histogram_memory_s1_agent:m0_byteenable -> histogram_memory_s1_translator:uav_byteenable
	wire          histogram_memory_s1_agent_m0_read;                                                                // histogram_memory_s1_agent:m0_read -> histogram_memory_s1_translator:uav_read
	wire          histogram_memory_s1_agent_m0_readdatavalid;                                                       // histogram_memory_s1_translator:uav_readdatavalid -> histogram_memory_s1_agent:m0_readdatavalid
	wire          histogram_memory_s1_agent_m0_lock;                                                                // histogram_memory_s1_agent:m0_lock -> histogram_memory_s1_translator:uav_lock
	wire   [31:0] histogram_memory_s1_agent_m0_writedata;                                                           // histogram_memory_s1_agent:m0_writedata -> histogram_memory_s1_translator:uav_writedata
	wire          histogram_memory_s1_agent_m0_write;                                                               // histogram_memory_s1_agent:m0_write -> histogram_memory_s1_translator:uav_write
	wire    [2:0] histogram_memory_s1_agent_m0_burstcount;                                                          // histogram_memory_s1_agent:m0_burstcount -> histogram_memory_s1_translator:uav_burstcount
	wire          histogram_memory_s1_agent_rf_source_valid;                                                        // histogram_memory_s1_agent:rf_source_valid -> histogram_memory_s1_agent_rsp_fifo:in_valid
	wire  [127:0] histogram_memory_s1_agent_rf_source_data;                                                         // histogram_memory_s1_agent:rf_source_data -> histogram_memory_s1_agent_rsp_fifo:in_data
	wire          histogram_memory_s1_agent_rf_source_ready;                                                        // histogram_memory_s1_agent_rsp_fifo:in_ready -> histogram_memory_s1_agent:rf_source_ready
	wire          histogram_memory_s1_agent_rf_source_startofpacket;                                                // histogram_memory_s1_agent:rf_source_startofpacket -> histogram_memory_s1_agent_rsp_fifo:in_startofpacket
	wire          histogram_memory_s1_agent_rf_source_endofpacket;                                                  // histogram_memory_s1_agent:rf_source_endofpacket -> histogram_memory_s1_agent_rsp_fifo:in_endofpacket
	wire          histogram_memory_s1_agent_rsp_fifo_out_valid;                                                     // histogram_memory_s1_agent_rsp_fifo:out_valid -> histogram_memory_s1_agent:rf_sink_valid
	wire  [127:0] histogram_memory_s1_agent_rsp_fifo_out_data;                                                      // histogram_memory_s1_agent_rsp_fifo:out_data -> histogram_memory_s1_agent:rf_sink_data
	wire          histogram_memory_s1_agent_rsp_fifo_out_ready;                                                     // histogram_memory_s1_agent:rf_sink_ready -> histogram_memory_s1_agent_rsp_fifo:out_ready
	wire          histogram_memory_s1_agent_rsp_fifo_out_startofpacket;                                             // histogram_memory_s1_agent_rsp_fifo:out_startofpacket -> histogram_memory_s1_agent:rf_sink_startofpacket
	wire          histogram_memory_s1_agent_rsp_fifo_out_endofpacket;                                               // histogram_memory_s1_agent_rsp_fifo:out_endofpacket -> histogram_memory_s1_agent:rf_sink_endofpacket
	wire          histogram_memory_s1_agent_rdata_fifo_src_valid;                                                   // histogram_memory_s1_agent:rdata_fifo_src_valid -> histogram_memory_s1_agent_rdata_fifo:in_valid
	wire   [33:0] histogram_memory_s1_agent_rdata_fifo_src_data;                                                    // histogram_memory_s1_agent:rdata_fifo_src_data -> histogram_memory_s1_agent_rdata_fifo:in_data
	wire          histogram_memory_s1_agent_rdata_fifo_src_ready;                                                   // histogram_memory_s1_agent_rdata_fifo:in_ready -> histogram_memory_s1_agent:rdata_fifo_src_ready
	wire          hps_h2f_axi_master_agent_write_cp_valid;                                                          // hps_h2f_axi_master_agent:write_cp_valid -> router:sink_valid
	wire  [162:0] hps_h2f_axi_master_agent_write_cp_data;                                                           // hps_h2f_axi_master_agent:write_cp_data -> router:sink_data
	wire          hps_h2f_axi_master_agent_write_cp_ready;                                                          // router:sink_ready -> hps_h2f_axi_master_agent:write_cp_ready
	wire          hps_h2f_axi_master_agent_write_cp_startofpacket;                                                  // hps_h2f_axi_master_agent:write_cp_startofpacket -> router:sink_startofpacket
	wire          hps_h2f_axi_master_agent_write_cp_endofpacket;                                                    // hps_h2f_axi_master_agent:write_cp_endofpacket -> router:sink_endofpacket
	wire          hps_h2f_axi_master_agent_read_cp_valid;                                                           // hps_h2f_axi_master_agent:read_cp_valid -> router_001:sink_valid
	wire  [162:0] hps_h2f_axi_master_agent_read_cp_data;                                                            // hps_h2f_axi_master_agent:read_cp_data -> router_001:sink_data
	wire          hps_h2f_axi_master_agent_read_cp_ready;                                                           // router_001:sink_ready -> hps_h2f_axi_master_agent:read_cp_ready
	wire          hps_h2f_axi_master_agent_read_cp_startofpacket;                                                   // hps_h2f_axi_master_agent:read_cp_startofpacket -> router_001:sink_startofpacket
	wire          hps_h2f_axi_master_agent_read_cp_endofpacket;                                                     // hps_h2f_axi_master_agent:read_cp_endofpacket -> router_001:sink_endofpacket
	wire          vide_dma_controller_avalon_dma_master_agent_cp_valid;                                             // vide_dma_controller_avalon_dma_master_agent:cp_valid -> router_002:sink_valid
	wire  [126:0] vide_dma_controller_avalon_dma_master_agent_cp_data;                                              // vide_dma_controller_avalon_dma_master_agent:cp_data -> router_002:sink_data
	wire          vide_dma_controller_avalon_dma_master_agent_cp_ready;                                             // router_002:sink_ready -> vide_dma_controller_avalon_dma_master_agent:cp_ready
	wire          vide_dma_controller_avalon_dma_master_agent_cp_startofpacket;                                     // vide_dma_controller_avalon_dma_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          vide_dma_controller_avalon_dma_master_agent_cp_endofpacket;                                       // vide_dma_controller_avalon_dma_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                                                             // router_002:src_valid -> cmd_demux_002:sink_valid
	wire  [126:0] router_002_src_data;                                                                              // router_002:src_data -> cmd_demux_002:sink_data
	wire          router_002_src_ready;                                                                             // cmd_demux_002:sink_ready -> router_002:src_ready
	wire    [2:0] router_002_src_channel;                                                                           // router_002:src_channel -> cmd_demux_002:sink_channel
	wire          router_002_src_startofpacket;                                                                     // router_002:src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          router_002_src_endofpacket;                                                                       // router_002:src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          sdram_controller_s1_agent_rp_valid;                                                               // sdram_controller_s1_agent:rp_valid -> router_003:sink_valid
	wire  [108:0] sdram_controller_s1_agent_rp_data;                                                                // sdram_controller_s1_agent:rp_data -> router_003:sink_data
	wire          sdram_controller_s1_agent_rp_ready;                                                               // router_003:sink_ready -> sdram_controller_s1_agent:rp_ready
	wire          sdram_controller_s1_agent_rp_startofpacket;                                                       // sdram_controller_s1_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          sdram_controller_s1_agent_rp_endofpacket;                                                         // sdram_controller_s1_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                                             // router_003:src_valid -> rsp_demux:sink_valid
	wire  [108:0] router_003_src_data;                                                                              // router_003:src_data -> rsp_demux:sink_data
	wire          router_003_src_ready;                                                                             // rsp_demux:sink_ready -> router_003:src_ready
	wire    [2:0] router_003_src_channel;                                                                           // router_003:src_channel -> rsp_demux:sink_channel
	wire          router_003_src_startofpacket;                                                                     // router_003:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_003_src_endofpacket;                                                                       // router_003:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          affine_matrix_s1_agent_rp_valid;                                                                  // affine_matrix_s1_agent:rp_valid -> router_004:sink_valid
	wire  [126:0] affine_matrix_s1_agent_rp_data;                                                                   // affine_matrix_s1_agent:rp_data -> router_004:sink_data
	wire          affine_matrix_s1_agent_rp_ready;                                                                  // router_004:sink_ready -> affine_matrix_s1_agent:rp_ready
	wire          affine_matrix_s1_agent_rp_startofpacket;                                                          // affine_matrix_s1_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          affine_matrix_s1_agent_rp_endofpacket;                                                            // affine_matrix_s1_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                                             // router_004:src_valid -> rsp_demux_001:sink_valid
	wire  [126:0] router_004_src_data;                                                                              // router_004:src_data -> rsp_demux_001:sink_data
	wire          router_004_src_ready;                                                                             // rsp_demux_001:sink_ready -> router_004:src_ready
	wire    [2:0] router_004_src_channel;                                                                           // router_004:src_channel -> rsp_demux_001:sink_channel
	wire          router_004_src_startofpacket;                                                                     // router_004:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_004_src_endofpacket;                                                                       // router_004:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          histogram_memory_s1_agent_rp_valid;                                                               // histogram_memory_s1_agent:rp_valid -> router_005:sink_valid
	wire  [126:0] histogram_memory_s1_agent_rp_data;                                                                // histogram_memory_s1_agent:rp_data -> router_005:sink_data
	wire          histogram_memory_s1_agent_rp_ready;                                                               // router_005:sink_ready -> histogram_memory_s1_agent:rp_ready
	wire          histogram_memory_s1_agent_rp_startofpacket;                                                       // histogram_memory_s1_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          histogram_memory_s1_agent_rp_endofpacket;                                                         // histogram_memory_s1_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                                                             // router_005:src_valid -> rsp_demux_002:sink_valid
	wire  [126:0] router_005_src_data;                                                                              // router_005:src_data -> rsp_demux_002:sink_data
	wire          router_005_src_ready;                                                                             // rsp_demux_002:sink_ready -> router_005:src_ready
	wire    [2:0] router_005_src_channel;                                                                           // router_005:src_channel -> rsp_demux_002:sink_channel
	wire          router_005_src_startofpacket;                                                                     // router_005:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_005_src_endofpacket;                                                                       // router_005:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          router_src_valid;                                                                                 // router:src_valid -> hps_h2f_axi_master_wr_limiter:cmd_sink_valid
	wire  [162:0] router_src_data;                                                                                  // router:src_data -> hps_h2f_axi_master_wr_limiter:cmd_sink_data
	wire          router_src_ready;                                                                                 // hps_h2f_axi_master_wr_limiter:cmd_sink_ready -> router:src_ready
	wire    [2:0] router_src_channel;                                                                               // router:src_channel -> hps_h2f_axi_master_wr_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                                         // router:src_startofpacket -> hps_h2f_axi_master_wr_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                                           // router:src_endofpacket -> hps_h2f_axi_master_wr_limiter:cmd_sink_endofpacket
	wire  [162:0] hps_h2f_axi_master_wr_limiter_cmd_src_data;                                                       // hps_h2f_axi_master_wr_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          hps_h2f_axi_master_wr_limiter_cmd_src_ready;                                                      // cmd_demux:sink_ready -> hps_h2f_axi_master_wr_limiter:cmd_src_ready
	wire    [2:0] hps_h2f_axi_master_wr_limiter_cmd_src_channel;                                                    // hps_h2f_axi_master_wr_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          hps_h2f_axi_master_wr_limiter_cmd_src_startofpacket;                                              // hps_h2f_axi_master_wr_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          hps_h2f_axi_master_wr_limiter_cmd_src_endofpacket;                                                // hps_h2f_axi_master_wr_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                                                // rsp_mux:src_valid -> hps_h2f_axi_master_wr_limiter:rsp_sink_valid
	wire  [162:0] rsp_mux_src_data;                                                                                 // rsp_mux:src_data -> hps_h2f_axi_master_wr_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                                                // hps_h2f_axi_master_wr_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [2:0] rsp_mux_src_channel;                                                                              // rsp_mux:src_channel -> hps_h2f_axi_master_wr_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                                                        // rsp_mux:src_startofpacket -> hps_h2f_axi_master_wr_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                                                          // rsp_mux:src_endofpacket -> hps_h2f_axi_master_wr_limiter:rsp_sink_endofpacket
	wire          hps_h2f_axi_master_wr_limiter_rsp_src_valid;                                                      // hps_h2f_axi_master_wr_limiter:rsp_src_valid -> hps_h2f_axi_master_agent:write_rp_valid
	wire  [162:0] hps_h2f_axi_master_wr_limiter_rsp_src_data;                                                       // hps_h2f_axi_master_wr_limiter:rsp_src_data -> hps_h2f_axi_master_agent:write_rp_data
	wire          hps_h2f_axi_master_wr_limiter_rsp_src_ready;                                                      // hps_h2f_axi_master_agent:write_rp_ready -> hps_h2f_axi_master_wr_limiter:rsp_src_ready
	wire    [2:0] hps_h2f_axi_master_wr_limiter_rsp_src_channel;                                                    // hps_h2f_axi_master_wr_limiter:rsp_src_channel -> hps_h2f_axi_master_agent:write_rp_channel
	wire          hps_h2f_axi_master_wr_limiter_rsp_src_startofpacket;                                              // hps_h2f_axi_master_wr_limiter:rsp_src_startofpacket -> hps_h2f_axi_master_agent:write_rp_startofpacket
	wire          hps_h2f_axi_master_wr_limiter_rsp_src_endofpacket;                                                // hps_h2f_axi_master_wr_limiter:rsp_src_endofpacket -> hps_h2f_axi_master_agent:write_rp_endofpacket
	wire          router_001_src_valid;                                                                             // router_001:src_valid -> hps_h2f_axi_master_rd_limiter:cmd_sink_valid
	wire  [162:0] router_001_src_data;                                                                              // router_001:src_data -> hps_h2f_axi_master_rd_limiter:cmd_sink_data
	wire          router_001_src_ready;                                                                             // hps_h2f_axi_master_rd_limiter:cmd_sink_ready -> router_001:src_ready
	wire    [2:0] router_001_src_channel;                                                                           // router_001:src_channel -> hps_h2f_axi_master_rd_limiter:cmd_sink_channel
	wire          router_001_src_startofpacket;                                                                     // router_001:src_startofpacket -> hps_h2f_axi_master_rd_limiter:cmd_sink_startofpacket
	wire          router_001_src_endofpacket;                                                                       // router_001:src_endofpacket -> hps_h2f_axi_master_rd_limiter:cmd_sink_endofpacket
	wire  [162:0] hps_h2f_axi_master_rd_limiter_cmd_src_data;                                                       // hps_h2f_axi_master_rd_limiter:cmd_src_data -> cmd_demux_001:sink_data
	wire          hps_h2f_axi_master_rd_limiter_cmd_src_ready;                                                      // cmd_demux_001:sink_ready -> hps_h2f_axi_master_rd_limiter:cmd_src_ready
	wire    [2:0] hps_h2f_axi_master_rd_limiter_cmd_src_channel;                                                    // hps_h2f_axi_master_rd_limiter:cmd_src_channel -> cmd_demux_001:sink_channel
	wire          hps_h2f_axi_master_rd_limiter_cmd_src_startofpacket;                                              // hps_h2f_axi_master_rd_limiter:cmd_src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          hps_h2f_axi_master_rd_limiter_cmd_src_endofpacket;                                                // hps_h2f_axi_master_rd_limiter:cmd_src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          rsp_mux_001_src_valid;                                                                            // rsp_mux_001:src_valid -> hps_h2f_axi_master_rd_limiter:rsp_sink_valid
	wire  [162:0] rsp_mux_001_src_data;                                                                             // rsp_mux_001:src_data -> hps_h2f_axi_master_rd_limiter:rsp_sink_data
	wire          rsp_mux_001_src_ready;                                                                            // hps_h2f_axi_master_rd_limiter:rsp_sink_ready -> rsp_mux_001:src_ready
	wire    [2:0] rsp_mux_001_src_channel;                                                                          // rsp_mux_001:src_channel -> hps_h2f_axi_master_rd_limiter:rsp_sink_channel
	wire          rsp_mux_001_src_startofpacket;                                                                    // rsp_mux_001:src_startofpacket -> hps_h2f_axi_master_rd_limiter:rsp_sink_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                                      // rsp_mux_001:src_endofpacket -> hps_h2f_axi_master_rd_limiter:rsp_sink_endofpacket
	wire          hps_h2f_axi_master_rd_limiter_rsp_src_valid;                                                      // hps_h2f_axi_master_rd_limiter:rsp_src_valid -> hps_h2f_axi_master_agent:read_rp_valid
	wire  [162:0] hps_h2f_axi_master_rd_limiter_rsp_src_data;                                                       // hps_h2f_axi_master_rd_limiter:rsp_src_data -> hps_h2f_axi_master_agent:read_rp_data
	wire          hps_h2f_axi_master_rd_limiter_rsp_src_ready;                                                      // hps_h2f_axi_master_agent:read_rp_ready -> hps_h2f_axi_master_rd_limiter:rsp_src_ready
	wire    [2:0] hps_h2f_axi_master_rd_limiter_rsp_src_channel;                                                    // hps_h2f_axi_master_rd_limiter:rsp_src_channel -> hps_h2f_axi_master_agent:read_rp_channel
	wire          hps_h2f_axi_master_rd_limiter_rsp_src_startofpacket;                                              // hps_h2f_axi_master_rd_limiter:rsp_src_startofpacket -> hps_h2f_axi_master_agent:read_rp_startofpacket
	wire          hps_h2f_axi_master_rd_limiter_rsp_src_endofpacket;                                                // hps_h2f_axi_master_rd_limiter:rsp_src_endofpacket -> hps_h2f_axi_master_agent:read_rp_endofpacket
	wire          cmd_mux_src_valid;                                                                                // cmd_mux:src_valid -> sdram_controller_s1_burst_adapter:sink0_valid
	wire  [108:0] cmd_mux_src_data;                                                                                 // cmd_mux:src_data -> sdram_controller_s1_burst_adapter:sink0_data
	wire          cmd_mux_src_ready;                                                                                // sdram_controller_s1_burst_adapter:sink0_ready -> cmd_mux:src_ready
	wire    [2:0] cmd_mux_src_channel;                                                                              // cmd_mux:src_channel -> sdram_controller_s1_burst_adapter:sink0_channel
	wire          cmd_mux_src_startofpacket;                                                                        // cmd_mux:src_startofpacket -> sdram_controller_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_src_endofpacket;                                                                          // cmd_mux:src_endofpacket -> sdram_controller_s1_burst_adapter:sink0_endofpacket
	wire          sdram_controller_s1_burst_adapter_source0_valid;                                                  // sdram_controller_s1_burst_adapter:source0_valid -> sdram_controller_s1_agent:cp_valid
	wire  [108:0] sdram_controller_s1_burst_adapter_source0_data;                                                   // sdram_controller_s1_burst_adapter:source0_data -> sdram_controller_s1_agent:cp_data
	wire          sdram_controller_s1_burst_adapter_source0_ready;                                                  // sdram_controller_s1_agent:cp_ready -> sdram_controller_s1_burst_adapter:source0_ready
	wire    [2:0] sdram_controller_s1_burst_adapter_source0_channel;                                                // sdram_controller_s1_burst_adapter:source0_channel -> sdram_controller_s1_agent:cp_channel
	wire          sdram_controller_s1_burst_adapter_source0_startofpacket;                                          // sdram_controller_s1_burst_adapter:source0_startofpacket -> sdram_controller_s1_agent:cp_startofpacket
	wire          sdram_controller_s1_burst_adapter_source0_endofpacket;                                            // sdram_controller_s1_burst_adapter:source0_endofpacket -> sdram_controller_s1_agent:cp_endofpacket
	wire          cmd_mux_001_src_valid;                                                                            // cmd_mux_001:src_valid -> affine_matrix_s1_burst_adapter:sink0_valid
	wire  [126:0] cmd_mux_001_src_data;                                                                             // cmd_mux_001:src_data -> affine_matrix_s1_burst_adapter:sink0_data
	wire          cmd_mux_001_src_ready;                                                                            // affine_matrix_s1_burst_adapter:sink0_ready -> cmd_mux_001:src_ready
	wire    [2:0] cmd_mux_001_src_channel;                                                                          // cmd_mux_001:src_channel -> affine_matrix_s1_burst_adapter:sink0_channel
	wire          cmd_mux_001_src_startofpacket;                                                                    // cmd_mux_001:src_startofpacket -> affine_matrix_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                                      // cmd_mux_001:src_endofpacket -> affine_matrix_s1_burst_adapter:sink0_endofpacket
	wire          affine_matrix_s1_burst_adapter_source0_valid;                                                     // affine_matrix_s1_burst_adapter:source0_valid -> affine_matrix_s1_agent:cp_valid
	wire  [126:0] affine_matrix_s1_burst_adapter_source0_data;                                                      // affine_matrix_s1_burst_adapter:source0_data -> affine_matrix_s1_agent:cp_data
	wire          affine_matrix_s1_burst_adapter_source0_ready;                                                     // affine_matrix_s1_agent:cp_ready -> affine_matrix_s1_burst_adapter:source0_ready
	wire    [2:0] affine_matrix_s1_burst_adapter_source0_channel;                                                   // affine_matrix_s1_burst_adapter:source0_channel -> affine_matrix_s1_agent:cp_channel
	wire          affine_matrix_s1_burst_adapter_source0_startofpacket;                                             // affine_matrix_s1_burst_adapter:source0_startofpacket -> affine_matrix_s1_agent:cp_startofpacket
	wire          affine_matrix_s1_burst_adapter_source0_endofpacket;                                               // affine_matrix_s1_burst_adapter:source0_endofpacket -> affine_matrix_s1_agent:cp_endofpacket
	wire          cmd_mux_002_src_valid;                                                                            // cmd_mux_002:src_valid -> histogram_memory_s1_burst_adapter:sink0_valid
	wire  [126:0] cmd_mux_002_src_data;                                                                             // cmd_mux_002:src_data -> histogram_memory_s1_burst_adapter:sink0_data
	wire          cmd_mux_002_src_ready;                                                                            // histogram_memory_s1_burst_adapter:sink0_ready -> cmd_mux_002:src_ready
	wire    [2:0] cmd_mux_002_src_channel;                                                                          // cmd_mux_002:src_channel -> histogram_memory_s1_burst_adapter:sink0_channel
	wire          cmd_mux_002_src_startofpacket;                                                                    // cmd_mux_002:src_startofpacket -> histogram_memory_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                                      // cmd_mux_002:src_endofpacket -> histogram_memory_s1_burst_adapter:sink0_endofpacket
	wire          histogram_memory_s1_burst_adapter_source0_valid;                                                  // histogram_memory_s1_burst_adapter:source0_valid -> histogram_memory_s1_agent:cp_valid
	wire  [126:0] histogram_memory_s1_burst_adapter_source0_data;                                                   // histogram_memory_s1_burst_adapter:source0_data -> histogram_memory_s1_agent:cp_data
	wire          histogram_memory_s1_burst_adapter_source0_ready;                                                  // histogram_memory_s1_agent:cp_ready -> histogram_memory_s1_burst_adapter:source0_ready
	wire    [2:0] histogram_memory_s1_burst_adapter_source0_channel;                                                // histogram_memory_s1_burst_adapter:source0_channel -> histogram_memory_s1_agent:cp_channel
	wire          histogram_memory_s1_burst_adapter_source0_startofpacket;                                          // histogram_memory_s1_burst_adapter:source0_startofpacket -> histogram_memory_s1_agent:cp_startofpacket
	wire          histogram_memory_s1_burst_adapter_source0_endofpacket;                                            // histogram_memory_s1_burst_adapter:source0_endofpacket -> histogram_memory_s1_agent:cp_endofpacket
	wire          cmd_demux_src0_valid;                                                                             // cmd_demux:src0_valid -> hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter:in_valid
	wire  [162:0] cmd_demux_src0_data;                                                                              // cmd_demux:src0_data -> hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter:in_data
	wire          cmd_demux_src0_ready;                                                                             // hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter:in_ready -> cmd_demux:src0_ready
	wire    [2:0] cmd_demux_src0_channel;                                                                           // cmd_demux:src0_channel -> hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_src0_startofpacket;                                                                     // cmd_demux:src0_startofpacket -> hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                                       // cmd_demux:src0_endofpacket -> hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter:in_endofpacket
	wire          hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_valid;                         // hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter:out_valid -> cmd_mux:sink0_valid
	wire  [108:0] hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_data;                          // hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter:out_data -> cmd_mux:sink0_data
	wire          hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_ready;                         // cmd_mux:sink0_ready -> hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter:out_ready
	wire    [2:0] hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_channel;                       // hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter:out_channel -> cmd_mux:sink0_channel
	wire          hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_startofpacket;                 // hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter:out_startofpacket -> cmd_mux:sink0_startofpacket
	wire          hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_endofpacket;                   // hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter:out_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                                             // cmd_demux:src1_valid -> hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter:in_valid
	wire  [162:0] cmd_demux_src1_data;                                                                              // cmd_demux:src1_data -> hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter:in_data
	wire          cmd_demux_src1_ready;                                                                             // hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter:in_ready -> cmd_demux:src1_ready
	wire    [2:0] cmd_demux_src1_channel;                                                                           // cmd_demux:src1_channel -> hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_src1_startofpacket;                                                                     // cmd_demux:src1_startofpacket -> hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                                       // cmd_demux:src1_endofpacket -> hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter:in_endofpacket
	wire          hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_valid;                            // hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter:out_valid -> cmd_mux_001:sink0_valid
	wire  [126:0] hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_data;                             // hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter:out_data -> cmd_mux_001:sink0_data
	wire          hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_ready;                            // cmd_mux_001:sink0_ready -> hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter:out_ready
	wire    [2:0] hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_channel;                          // hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter:out_channel -> cmd_mux_001:sink0_channel
	wire          hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_startofpacket;                    // hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter:out_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_endofpacket;                      // hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter:out_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                                                             // cmd_demux:src2_valid -> hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter:in_valid
	wire  [162:0] cmd_demux_src2_data;                                                                              // cmd_demux:src2_data -> hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter:in_data
	wire          cmd_demux_src2_ready;                                                                             // hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter:in_ready -> cmd_demux:src2_ready
	wire    [2:0] cmd_demux_src2_channel;                                                                           // cmd_demux:src2_channel -> hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_src2_startofpacket;                                                                     // cmd_demux:src2_startofpacket -> hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_src2_endofpacket;                                                                       // cmd_demux:src2_endofpacket -> hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter:in_endofpacket
	wire          hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_valid;                         // hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter:out_valid -> cmd_mux_002:sink0_valid
	wire  [126:0] hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_data;                          // hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter:out_data -> cmd_mux_002:sink0_data
	wire          hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_ready;                         // cmd_mux_002:sink0_ready -> hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter:out_ready
	wire    [2:0] hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_channel;                       // hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter:out_channel -> cmd_mux_002:sink0_channel
	wire          hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_startofpacket;                 // hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter:out_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_endofpacket;                   // hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter:out_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                                         // cmd_demux_001:src0_valid -> hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter:in_valid
	wire  [162:0] cmd_demux_001_src0_data;                                                                          // cmd_demux_001:src0_data -> hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter:in_data
	wire          cmd_demux_001_src0_ready;                                                                         // hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter:in_ready -> cmd_demux_001:src0_ready
	wire    [2:0] cmd_demux_001_src0_channel;                                                                       // cmd_demux_001:src0_channel -> hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src0_startofpacket;                                                                 // cmd_demux_001:src0_startofpacket -> hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                                   // cmd_demux_001:src0_endofpacket -> hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter:in_endofpacket
	wire          hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_valid;                         // hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter:out_valid -> cmd_mux:sink1_valid
	wire  [108:0] hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_data;                          // hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter:out_data -> cmd_mux:sink1_data
	wire          hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_ready;                         // cmd_mux:sink1_ready -> hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter:out_ready
	wire    [2:0] hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_channel;                       // hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter:out_channel -> cmd_mux:sink1_channel
	wire          hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_startofpacket;                 // hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter:out_startofpacket -> cmd_mux:sink1_startofpacket
	wire          hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_endofpacket;                   // hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter:out_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_001_src1_valid;                                                                         // cmd_demux_001:src1_valid -> hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter:in_valid
	wire  [162:0] cmd_demux_001_src1_data;                                                                          // cmd_demux_001:src1_data -> hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter:in_data
	wire          cmd_demux_001_src1_ready;                                                                         // hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter:in_ready -> cmd_demux_001:src1_ready
	wire    [2:0] cmd_demux_001_src1_channel;                                                                       // cmd_demux_001:src1_channel -> hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src1_startofpacket;                                                                 // cmd_demux_001:src1_startofpacket -> hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                                                   // cmd_demux_001:src1_endofpacket -> hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter:in_endofpacket
	wire          hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_valid;                            // hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter:out_valid -> cmd_mux_001:sink1_valid
	wire  [126:0] hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_data;                             // hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter:out_data -> cmd_mux_001:sink1_data
	wire          hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_ready;                            // cmd_mux_001:sink1_ready -> hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter:out_ready
	wire    [2:0] hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_channel;                          // hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter:out_channel -> cmd_mux_001:sink1_channel
	wire          hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_startofpacket;                    // hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter:out_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_endofpacket;                      // hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter:out_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          cmd_demux_001_src2_valid;                                                                         // cmd_demux_001:src2_valid -> hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter:in_valid
	wire  [162:0] cmd_demux_001_src2_data;                                                                          // cmd_demux_001:src2_data -> hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter:in_data
	wire          cmd_demux_001_src2_ready;                                                                         // hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter:in_ready -> cmd_demux_001:src2_ready
	wire    [2:0] cmd_demux_001_src2_channel;                                                                       // cmd_demux_001:src2_channel -> hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src2_startofpacket;                                                                 // cmd_demux_001:src2_startofpacket -> hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                                                                   // cmd_demux_001:src2_endofpacket -> hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter:in_endofpacket
	wire          hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_valid;                         // hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter:out_valid -> cmd_mux_002:sink1_valid
	wire  [126:0] hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_data;                          // hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter:out_data -> cmd_mux_002:sink1_data
	wire          hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_ready;                         // cmd_mux_002:sink1_ready -> hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter:out_ready
	wire    [2:0] hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_channel;                       // hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter:out_channel -> cmd_mux_002:sink1_channel
	wire          hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_startofpacket;                 // hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter:out_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire          hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_endofpacket;                   // hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter:out_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire          cmd_demux_002_src0_valid;                                                                         // cmd_demux_002:src0_valid -> vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter:in_valid
	wire  [126:0] cmd_demux_002_src0_data;                                                                          // cmd_demux_002:src0_data -> vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter:in_data
	wire          cmd_demux_002_src0_ready;                                                                         // vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter:in_ready -> cmd_demux_002:src0_ready
	wire    [2:0] cmd_demux_002_src0_channel;                                                                       // cmd_demux_002:src0_channel -> vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_002_src0_startofpacket;                                                                 // cmd_demux_002:src0_startofpacket -> vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                                                   // cmd_demux_002:src0_endofpacket -> vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter:in_endofpacket
	wire          vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_valid;         // vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter:out_valid -> cmd_mux:sink2_valid
	wire  [108:0] vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_data;          // vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter:out_data -> cmd_mux:sink2_data
	wire          vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_ready;         // cmd_mux:sink2_ready -> vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter:out_ready
	wire    [2:0] vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_channel;       // vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter:out_channel -> cmd_mux:sink2_channel
	wire          vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_startofpacket; // vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter:out_startofpacket -> cmd_mux:sink2_startofpacket
	wire          vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_endofpacket;   // vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter:out_endofpacket -> cmd_mux:sink2_endofpacket
	wire          rsp_demux_src0_valid;                                                                             // rsp_demux:src0_valid -> sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_valid
	wire  [108:0] rsp_demux_src0_data;                                                                              // rsp_demux:src0_data -> sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_data
	wire          rsp_demux_src0_ready;                                                                             // sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_ready -> rsp_demux:src0_ready
	wire    [2:0] rsp_demux_src0_channel;                                                                           // rsp_demux:src0_channel -> sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_channel
	wire          rsp_demux_src0_startofpacket;                                                                     // rsp_demux:src0_startofpacket -> sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                                       // rsp_demux:src0_endofpacket -> sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_endofpacket
	wire          sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid;                         // sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_valid -> rsp_mux:sink0_valid
	wire  [162:0] sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_data;                          // sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_data -> rsp_mux:sink0_data
	wire          sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready;                         // rsp_mux:sink0_ready -> sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_ready
	wire    [2:0] sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel;                       // sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_channel -> rsp_mux:sink0_channel
	wire          sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket;                 // sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_startofpacket -> rsp_mux:sink0_startofpacket
	wire          sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket;                   // sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                                                             // rsp_demux:src1_valid -> sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_valid
	wire  [108:0] rsp_demux_src1_data;                                                                              // rsp_demux:src1_data -> sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_data
	wire          rsp_demux_src1_ready;                                                                             // sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_ready -> rsp_demux:src1_ready
	wire    [2:0] rsp_demux_src1_channel;                                                                           // rsp_demux:src1_channel -> sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_channel
	wire          rsp_demux_src1_startofpacket;                                                                     // rsp_demux:src1_startofpacket -> sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_src1_endofpacket;                                                                       // rsp_demux:src1_endofpacket -> sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_endofpacket
	wire          sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid;                         // sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_valid -> rsp_mux_001:sink0_valid
	wire  [162:0] sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_data;                          // sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_data -> rsp_mux_001:sink0_data
	wire          sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready;                         // rsp_mux_001:sink0_ready -> sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_ready
	wire    [2:0] sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel;                       // sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_channel -> rsp_mux_001:sink0_channel
	wire          sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket;                 // sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket;                   // sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_src2_valid;                                                                             // rsp_demux:src2_valid -> sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter:in_valid
	wire  [108:0] rsp_demux_src2_data;                                                                              // rsp_demux:src2_data -> sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter:in_data
	wire          rsp_demux_src2_ready;                                                                             // sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter:in_ready -> rsp_demux:src2_ready
	wire    [2:0] rsp_demux_src2_channel;                                                                           // rsp_demux:src2_channel -> sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter:in_channel
	wire          rsp_demux_src2_startofpacket;                                                                     // rsp_demux:src2_startofpacket -> sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_src2_endofpacket;                                                                       // rsp_demux:src2_endofpacket -> sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter:in_endofpacket
	wire          sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_valid;         // sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter:out_valid -> rsp_mux_002:sink0_valid
	wire  [126:0] sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_data;          // sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter:out_data -> rsp_mux_002:sink0_data
	wire          sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_ready;         // rsp_mux_002:sink0_ready -> sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter:out_ready
	wire    [2:0] sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_channel;       // sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter:out_channel -> rsp_mux_002:sink0_channel
	wire          sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_startofpacket; // sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter:out_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_endofpacket;   // sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter:out_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                                         // rsp_demux_001:src0_valid -> affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_valid
	wire  [126:0] rsp_demux_001_src0_data;                                                                          // rsp_demux_001:src0_data -> affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_data
	wire          rsp_demux_001_src0_ready;                                                                         // affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_ready -> rsp_demux_001:src0_ready
	wire    [2:0] rsp_demux_001_src0_channel;                                                                       // rsp_demux_001:src0_channel -> affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_channel
	wire          rsp_demux_001_src0_startofpacket;                                                                 // rsp_demux_001:src0_startofpacket -> affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                                   // rsp_demux_001:src0_endofpacket -> affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_endofpacket
	wire          affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid;                            // affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_valid -> rsp_mux:sink1_valid
	wire  [162:0] affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_data;                             // affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_data -> rsp_mux:sink1_data
	wire          affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready;                            // rsp_mux:sink1_ready -> affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_ready
	wire    [2:0] affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel;                          // affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_channel -> rsp_mux:sink1_channel
	wire          affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket;                    // affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_startofpacket -> rsp_mux:sink1_startofpacket
	wire          affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket;                      // affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_001_src1_valid;                                                                         // rsp_demux_001:src1_valid -> affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_valid
	wire  [126:0] rsp_demux_001_src1_data;                                                                          // rsp_demux_001:src1_data -> affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_data
	wire          rsp_demux_001_src1_ready;                                                                         // affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_ready -> rsp_demux_001:src1_ready
	wire    [2:0] rsp_demux_001_src1_channel;                                                                       // rsp_demux_001:src1_channel -> affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_channel
	wire          rsp_demux_001_src1_startofpacket;                                                                 // rsp_demux_001:src1_startofpacket -> affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                                                                   // rsp_demux_001:src1_endofpacket -> affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_endofpacket
	wire          affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid;                            // affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_valid -> rsp_mux_001:sink1_valid
	wire  [162:0] affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_data;                             // affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_data -> rsp_mux_001:sink1_data
	wire          affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready;                            // rsp_mux_001:sink1_ready -> affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_ready
	wire    [2:0] affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel;                          // affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_channel -> rsp_mux_001:sink1_channel
	wire          affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket;                    // affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket;                      // affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                                                         // rsp_demux_002:src0_valid -> histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_valid
	wire  [126:0] rsp_demux_002_src0_data;                                                                          // rsp_demux_002:src0_data -> histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_data
	wire          rsp_demux_002_src0_ready;                                                                         // histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_ready -> rsp_demux_002:src0_ready
	wire    [2:0] rsp_demux_002_src0_channel;                                                                       // rsp_demux_002:src0_channel -> histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_channel
	wire          rsp_demux_002_src0_startofpacket;                                                                 // rsp_demux_002:src0_startofpacket -> histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                                   // rsp_demux_002:src0_endofpacket -> histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:in_endofpacket
	wire          histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid;                         // histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_valid -> rsp_mux:sink2_valid
	wire  [162:0] histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_data;                          // histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_data -> rsp_mux:sink2_data
	wire          histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready;                         // rsp_mux:sink2_ready -> histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_ready
	wire    [2:0] histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel;                       // histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_channel -> rsp_mux:sink2_channel
	wire          histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket;                 // histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_startofpacket -> rsp_mux:sink2_startofpacket
	wire          histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket;                   // histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter:out_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_002_src1_valid;                                                                         // rsp_demux_002:src1_valid -> histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_valid
	wire  [126:0] rsp_demux_002_src1_data;                                                                          // rsp_demux_002:src1_data -> histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_data
	wire          rsp_demux_002_src1_ready;                                                                         // histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_ready -> rsp_demux_002:src1_ready
	wire    [2:0] rsp_demux_002_src1_channel;                                                                       // rsp_demux_002:src1_channel -> histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_channel
	wire          rsp_demux_002_src1_startofpacket;                                                                 // rsp_demux_002:src1_startofpacket -> histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_002_src1_endofpacket;                                                                   // rsp_demux_002:src1_endofpacket -> histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:in_endofpacket
	wire          histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid;                         // histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_valid -> rsp_mux_001:sink2_valid
	wire  [162:0] histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_data;                          // histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_data -> rsp_mux_001:sink2_data
	wire          histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready;                         // rsp_mux_001:sink2_ready -> histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_ready
	wire    [2:0] histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel;                       // histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_channel -> rsp_mux_001:sink2_channel
	wire          histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket;                 // histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket;                   // histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter:out_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire    [2:0] hps_h2f_axi_master_wr_limiter_cmd_valid_data;                                                     // hps_h2f_axi_master_wr_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire    [2:0] hps_h2f_axi_master_rd_limiter_cmd_valid_data;                                                     // hps_h2f_axi_master_rd_limiter:cmd_src_valid -> cmd_demux_001:sink_valid
	wire          sdram_controller_s1_agent_rdata_fifo_out_valid;                                                   // sdram_controller_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter:in_0_valid
	wire   [17:0] sdram_controller_s1_agent_rdata_fifo_out_data;                                                    // sdram_controller_s1_agent_rdata_fifo:out_data -> avalon_st_adapter:in_0_data
	wire          sdram_controller_s1_agent_rdata_fifo_out_ready;                                                   // avalon_st_adapter:in_0_ready -> sdram_controller_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_out_0_valid;                                                                    // avalon_st_adapter:out_0_valid -> sdram_controller_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_out_0_data;                                                                     // avalon_st_adapter:out_0_data -> sdram_controller_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                                                    // sdram_controller_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                                                    // avalon_st_adapter:out_0_error -> sdram_controller_s1_agent:rdata_fifo_sink_error
	wire          affine_matrix_s1_agent_rdata_fifo_out_valid;                                                      // affine_matrix_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_001:in_0_valid
	wire   [33:0] affine_matrix_s1_agent_rdata_fifo_out_data;                                                       // affine_matrix_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_001:in_0_data
	wire          affine_matrix_s1_agent_rdata_fifo_out_ready;                                                      // avalon_st_adapter_001:in_0_ready -> affine_matrix_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_001_out_0_valid;                                                                // avalon_st_adapter_001:out_0_valid -> affine_matrix_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_001_out_0_data;                                                                 // avalon_st_adapter_001:out_0_data -> affine_matrix_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                                                                // affine_matrix_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                                                                // avalon_st_adapter_001:out_0_error -> affine_matrix_s1_agent:rdata_fifo_sink_error
	wire          histogram_memory_s1_agent_rdata_fifo_out_valid;                                                   // histogram_memory_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_002:in_0_valid
	wire   [33:0] histogram_memory_s1_agent_rdata_fifo_out_data;                                                    // histogram_memory_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_002:in_0_data
	wire          histogram_memory_s1_agent_rdata_fifo_out_ready;                                                   // avalon_st_adapter_002:in_0_ready -> histogram_memory_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_002_out_0_valid;                                                                // avalon_st_adapter_002:out_0_valid -> histogram_memory_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_002_out_0_data;                                                                 // avalon_st_adapter_002:out_0_data -> histogram_memory_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                                                                // histogram_memory_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                                                                // avalon_st_adapter_002:out_0_error -> histogram_memory_s1_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) vide_dma_controller_avalon_dma_master_translator (
		.clk                    (sys_sdram_pll_sys_clk_clk),                                                                //                       clk.clk
		.reset                  (vide_dma_controller_reset_reset_bridge_in_reset_reset),                                    //                     reset.reset
		.uav_address            (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (vide_dma_controller_avalon_dma_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (vide_dma_controller_avalon_dma_master_waitrequest),                                        //                          .waitrequest
		.av_read                (vide_dma_controller_avalon_dma_master_read),                                               //                          .read
		.av_readdata            (vide_dma_controller_avalon_dma_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (vide_dma_controller_avalon_dma_master_readdatavalid),                                      //                          .readdatavalid
		.av_lock                (vide_dma_controller_avalon_dma_master_lock),                                               //                          .lock
		.av_burstcount          (1'b1),                                                                                     //               (terminated)
		.av_byteenable          (4'b1111),                                                                                  //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                                     //               (terminated)
		.av_begintransfer       (1'b0),                                                                                     //               (terminated)
		.av_chipselect          (1'b0),                                                                                     //               (terminated)
		.av_write               (1'b0),                                                                                     //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                                     //               (terminated)
		.av_debugaccess         (1'b0),                                                                                     //               (terminated)
		.uav_clken              (),                                                                                         //               (terminated)
		.av_clken               (1'b1),                                                                                     //               (terminated)
		.uav_response           (2'b00),                                                                                    //               (terminated)
		.av_response            (),                                                                                         //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                                     //               (terminated)
		.av_writeresponsevalid  ()                                                                                          //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (25),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sdram_controller_s1_translator (
		.clk                    (sys_sdram_pll_sys_clk_clk),                             //                      clk.clk
		.reset                  (vide_dma_controller_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (sdram_controller_s1_agent_m0_address),                  // avalon_universal_slave_0.address
		.uav_burstcount         (sdram_controller_s1_agent_m0_burstcount),               //                         .burstcount
		.uav_read               (sdram_controller_s1_agent_m0_read),                     //                         .read
		.uav_write              (sdram_controller_s1_agent_m0_write),                    //                         .write
		.uav_waitrequest        (sdram_controller_s1_agent_m0_waitrequest),              //                         .waitrequest
		.uav_readdatavalid      (sdram_controller_s1_agent_m0_readdatavalid),            //                         .readdatavalid
		.uav_byteenable         (sdram_controller_s1_agent_m0_byteenable),               //                         .byteenable
		.uav_readdata           (sdram_controller_s1_agent_m0_readdata),                 //                         .readdata
		.uav_writedata          (sdram_controller_s1_agent_m0_writedata),                //                         .writedata
		.uav_lock               (sdram_controller_s1_agent_m0_lock),                     //                         .lock
		.uav_debugaccess        (sdram_controller_s1_agent_m0_debugaccess),              //                         .debugaccess
		.av_address             (sdram_controller_s1_address),                           //      avalon_anti_slave_0.address
		.av_write               (sdram_controller_s1_write),                             //                         .write
		.av_read                (sdram_controller_s1_read),                              //                         .read
		.av_readdata            (sdram_controller_s1_readdata),                          //                         .readdata
		.av_writedata           (sdram_controller_s1_writedata),                         //                         .writedata
		.av_byteenable          (sdram_controller_s1_byteenable),                        //                         .byteenable
		.av_readdatavalid       (sdram_controller_s1_readdatavalid),                     //                         .readdatavalid
		.av_waitrequest         (sdram_controller_s1_waitrequest),                       //                         .waitrequest
		.av_chipselect          (sdram_controller_s1_chipselect),                        //                         .chipselect
		.av_begintransfer       (),                                                      //              (terminated)
		.av_beginbursttransfer  (),                                                      //              (terminated)
		.av_burstcount          (),                                                      //              (terminated)
		.av_writebyteenable     (),                                                      //              (terminated)
		.av_lock                (),                                                      //              (terminated)
		.av_clken               (),                                                      //              (terminated)
		.uav_clken              (1'b0),                                                  //              (terminated)
		.av_debugaccess         (),                                                      //              (terminated)
		.av_outputenable        (),                                                      //              (terminated)
		.uav_response           (),                                                      //              (terminated)
		.av_response            (2'b00),                                                 //              (terminated)
		.uav_writeresponsevalid (),                                                      //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                   //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (10),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) affine_matrix_s1_translator (
		.clk                    (sys_sdram_pll_sys_clk_clk),                             //                      clk.clk
		.reset                  (vide_dma_controller_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (affine_matrix_s1_agent_m0_address),                     // avalon_universal_slave_0.address
		.uav_burstcount         (affine_matrix_s1_agent_m0_burstcount),                  //                         .burstcount
		.uav_read               (affine_matrix_s1_agent_m0_read),                        //                         .read
		.uav_write              (affine_matrix_s1_agent_m0_write),                       //                         .write
		.uav_waitrequest        (affine_matrix_s1_agent_m0_waitrequest),                 //                         .waitrequest
		.uav_readdatavalid      (affine_matrix_s1_agent_m0_readdatavalid),               //                         .readdatavalid
		.uav_byteenable         (affine_matrix_s1_agent_m0_byteenable),                  //                         .byteenable
		.uav_readdata           (affine_matrix_s1_agent_m0_readdata),                    //                         .readdata
		.uav_writedata          (affine_matrix_s1_agent_m0_writedata),                   //                         .writedata
		.uav_lock               (affine_matrix_s1_agent_m0_lock),                        //                         .lock
		.uav_debugaccess        (affine_matrix_s1_agent_m0_debugaccess),                 //                         .debugaccess
		.av_address             (affine_matrix_s1_address),                              //      avalon_anti_slave_0.address
		.av_write               (affine_matrix_s1_write),                                //                         .write
		.av_readdata            (affine_matrix_s1_readdata),                             //                         .readdata
		.av_writedata           (affine_matrix_s1_writedata),                            //                         .writedata
		.av_byteenable          (affine_matrix_s1_byteenable),                           //                         .byteenable
		.av_chipselect          (affine_matrix_s1_chipselect),                           //                         .chipselect
		.av_clken               (affine_matrix_s1_clken),                                //                         .clken
		.av_read                (),                                                      //              (terminated)
		.av_begintransfer       (),                                                      //              (terminated)
		.av_beginbursttransfer  (),                                                      //              (terminated)
		.av_burstcount          (),                                                      //              (terminated)
		.av_readdatavalid       (1'b0),                                                  //              (terminated)
		.av_waitrequest         (1'b0),                                                  //              (terminated)
		.av_writebyteenable     (),                                                      //              (terminated)
		.av_lock                (),                                                      //              (terminated)
		.uav_clken              (1'b0),                                                  //              (terminated)
		.av_debugaccess         (),                                                      //              (terminated)
		.av_outputenable        (),                                                      //              (terminated)
		.uav_response           (),                                                      //              (terminated)
		.av_response            (2'b00),                                                 //              (terminated)
		.uav_writeresponsevalid (),                                                      //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                   //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (10),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) histogram_memory_s1_translator (
		.clk                    (sys_sdram_pll_sys_clk_clk),                             //                      clk.clk
		.reset                  (vide_dma_controller_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (histogram_memory_s1_agent_m0_address),                  // avalon_universal_slave_0.address
		.uav_burstcount         (histogram_memory_s1_agent_m0_burstcount),               //                         .burstcount
		.uav_read               (histogram_memory_s1_agent_m0_read),                     //                         .read
		.uav_write              (histogram_memory_s1_agent_m0_write),                    //                         .write
		.uav_waitrequest        (histogram_memory_s1_agent_m0_waitrequest),              //                         .waitrequest
		.uav_readdatavalid      (histogram_memory_s1_agent_m0_readdatavalid),            //                         .readdatavalid
		.uav_byteenable         (histogram_memory_s1_agent_m0_byteenable),               //                         .byteenable
		.uav_readdata           (histogram_memory_s1_agent_m0_readdata),                 //                         .readdata
		.uav_writedata          (histogram_memory_s1_agent_m0_writedata),                //                         .writedata
		.uav_lock               (histogram_memory_s1_agent_m0_lock),                     //                         .lock
		.uav_debugaccess        (histogram_memory_s1_agent_m0_debugaccess),              //                         .debugaccess
		.av_address             (histogram_memory_s1_address),                           //      avalon_anti_slave_0.address
		.av_write               (histogram_memory_s1_write),                             //                         .write
		.av_readdata            (histogram_memory_s1_readdata),                          //                         .readdata
		.av_writedata           (histogram_memory_s1_writedata),                         //                         .writedata
		.av_byteenable          (histogram_memory_s1_byteenable),                        //                         .byteenable
		.av_chipselect          (histogram_memory_s1_chipselect),                        //                         .chipselect
		.av_clken               (histogram_memory_s1_clken),                             //                         .clken
		.av_read                (),                                                      //              (terminated)
		.av_begintransfer       (),                                                      //              (terminated)
		.av_beginbursttransfer  (),                                                      //              (terminated)
		.av_burstcount          (),                                                      //              (terminated)
		.av_readdatavalid       (1'b0),                                                  //              (terminated)
		.av_waitrequest         (1'b0),                                                  //              (terminated)
		.av_writebyteenable     (),                                                      //              (terminated)
		.av_lock                (),                                                      //              (terminated)
		.uav_clken              (1'b0),                                                  //              (terminated)
		.av_debugaccess         (),                                                      //              (terminated)
		.av_outputenable        (),                                                      //              (terminated)
		.uav_response           (),                                                      //              (terminated)
		.av_response            (2'b00),                                                 //              (terminated)
		.uav_writeresponsevalid (),                                                      //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                   //              (terminated)
	);

	altera_merlin_axi_master_ni #(
		.ID_WIDTH                  (12),
		.ADDR_WIDTH                (30),
		.RDATA_WIDTH               (64),
		.WDATA_WIDTH               (64),
		.ADDR_USER_WIDTH           (1),
		.DATA_USER_WIDTH           (1),
		.AXI_BURST_LENGTH_WIDTH    (4),
		.AXI_LOCK_WIDTH            (2),
		.AXI_VERSION               ("AXI3"),
		.WRITE_ISSUING_CAPABILITY  (8),
		.READ_ISSUING_CAPABILITY   (8),
		.PKT_BEGIN_BURST           (133),
		.PKT_CACHE_H               (157),
		.PKT_CACHE_L               (154),
		.PKT_ADDR_SIDEBAND_H       (131),
		.PKT_ADDR_SIDEBAND_L       (131),
		.PKT_PROTECTION_H          (153),
		.PKT_PROTECTION_L          (151),
		.PKT_BURST_SIZE_H          (128),
		.PKT_BURST_SIZE_L          (126),
		.PKT_BURST_TYPE_H          (130),
		.PKT_BURST_TYPE_L          (129),
		.PKT_RESPONSE_STATUS_L     (158),
		.PKT_RESPONSE_STATUS_H     (159),
		.PKT_BURSTWRAP_H           (125),
		.PKT_BURSTWRAP_L           (118),
		.PKT_BYTE_CNT_H            (117),
		.PKT_BYTE_CNT_L            (110),
		.PKT_ADDR_H                (103),
		.PKT_ADDR_L                (72),
		.PKT_TRANS_EXCLUSIVE       (109),
		.PKT_TRANS_LOCK            (108),
		.PKT_TRANS_COMPRESSED_READ (104),
		.PKT_TRANS_POSTED          (105),
		.PKT_TRANS_WRITE           (106),
		.PKT_TRANS_READ            (107),
		.PKT_DATA_H                (63),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_SRC_ID_H              (136),
		.PKT_SRC_ID_L              (135),
		.PKT_DEST_ID_H             (138),
		.PKT_DEST_ID_L             (137),
		.PKT_THREAD_ID_H           (150),
		.PKT_THREAD_ID_L           (139),
		.PKT_QOS_L                 (134),
		.PKT_QOS_H                 (134),
		.PKT_ORI_BURST_SIZE_L      (160),
		.PKT_ORI_BURST_SIZE_H      (162),
		.PKT_DATA_SIDEBAND_H       (132),
		.PKT_DATA_SIDEBAND_L       (132),
		.ST_DATA_W                 (163),
		.ST_CHANNEL_W              (3),
		.ID                        (0)
	) hps_h2f_axi_master_agent (
		.aclk                   (sys_sdram_pll_sys_clk_clk),                                       //              clk.clk
		.aresetn                (~hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), //        clk_reset.reset_n
		.write_cp_valid         (hps_h2f_axi_master_agent_write_cp_valid),                         //         write_cp.valid
		.write_cp_data          (hps_h2f_axi_master_agent_write_cp_data),                          //                 .data
		.write_cp_startofpacket (hps_h2f_axi_master_agent_write_cp_startofpacket),                 //                 .startofpacket
		.write_cp_endofpacket   (hps_h2f_axi_master_agent_write_cp_endofpacket),                   //                 .endofpacket
		.write_cp_ready         (hps_h2f_axi_master_agent_write_cp_ready),                         //                 .ready
		.write_rp_valid         (hps_h2f_axi_master_wr_limiter_rsp_src_valid),                     //         write_rp.valid
		.write_rp_data          (hps_h2f_axi_master_wr_limiter_rsp_src_data),                      //                 .data
		.write_rp_channel       (hps_h2f_axi_master_wr_limiter_rsp_src_channel),                   //                 .channel
		.write_rp_startofpacket (hps_h2f_axi_master_wr_limiter_rsp_src_startofpacket),             //                 .startofpacket
		.write_rp_endofpacket   (hps_h2f_axi_master_wr_limiter_rsp_src_endofpacket),               //                 .endofpacket
		.write_rp_ready         (hps_h2f_axi_master_wr_limiter_rsp_src_ready),                     //                 .ready
		.read_cp_valid          (hps_h2f_axi_master_agent_read_cp_valid),                          //          read_cp.valid
		.read_cp_data           (hps_h2f_axi_master_agent_read_cp_data),                           //                 .data
		.read_cp_startofpacket  (hps_h2f_axi_master_agent_read_cp_startofpacket),                  //                 .startofpacket
		.read_cp_endofpacket    (hps_h2f_axi_master_agent_read_cp_endofpacket),                    //                 .endofpacket
		.read_cp_ready          (hps_h2f_axi_master_agent_read_cp_ready),                          //                 .ready
		.read_rp_valid          (hps_h2f_axi_master_rd_limiter_rsp_src_valid),                     //          read_rp.valid
		.read_rp_data           (hps_h2f_axi_master_rd_limiter_rsp_src_data),                      //                 .data
		.read_rp_channel        (hps_h2f_axi_master_rd_limiter_rsp_src_channel),                   //                 .channel
		.read_rp_startofpacket  (hps_h2f_axi_master_rd_limiter_rsp_src_startofpacket),             //                 .startofpacket
		.read_rp_endofpacket    (hps_h2f_axi_master_rd_limiter_rsp_src_endofpacket),               //                 .endofpacket
		.read_rp_ready          (hps_h2f_axi_master_rd_limiter_rsp_src_ready),                     //                 .ready
		.awid                   (hps_h2f_axi_master_awid),                                         // altera_axi_slave.awid
		.awaddr                 (hps_h2f_axi_master_awaddr),                                       //                 .awaddr
		.awlen                  (hps_h2f_axi_master_awlen),                                        //                 .awlen
		.awsize                 (hps_h2f_axi_master_awsize),                                       //                 .awsize
		.awburst                (hps_h2f_axi_master_awburst),                                      //                 .awburst
		.awlock                 (hps_h2f_axi_master_awlock),                                       //                 .awlock
		.awcache                (hps_h2f_axi_master_awcache),                                      //                 .awcache
		.awprot                 (hps_h2f_axi_master_awprot),                                       //                 .awprot
		.awvalid                (hps_h2f_axi_master_awvalid),                                      //                 .awvalid
		.awready                (hps_h2f_axi_master_awready),                                      //                 .awready
		.wid                    (hps_h2f_axi_master_wid),                                          //                 .wid
		.wdata                  (hps_h2f_axi_master_wdata),                                        //                 .wdata
		.wstrb                  (hps_h2f_axi_master_wstrb),                                        //                 .wstrb
		.wlast                  (hps_h2f_axi_master_wlast),                                        //                 .wlast
		.wvalid                 (hps_h2f_axi_master_wvalid),                                       //                 .wvalid
		.wready                 (hps_h2f_axi_master_wready),                                       //                 .wready
		.bid                    (hps_h2f_axi_master_bid),                                          //                 .bid
		.bresp                  (hps_h2f_axi_master_bresp),                                        //                 .bresp
		.bvalid                 (hps_h2f_axi_master_bvalid),                                       //                 .bvalid
		.bready                 (hps_h2f_axi_master_bready),                                       //                 .bready
		.arid                   (hps_h2f_axi_master_arid),                                         //                 .arid
		.araddr                 (hps_h2f_axi_master_araddr),                                       //                 .araddr
		.arlen                  (hps_h2f_axi_master_arlen),                                        //                 .arlen
		.arsize                 (hps_h2f_axi_master_arsize),                                       //                 .arsize
		.arburst                (hps_h2f_axi_master_arburst),                                      //                 .arburst
		.arlock                 (hps_h2f_axi_master_arlock),                                       //                 .arlock
		.arcache                (hps_h2f_axi_master_arcache),                                      //                 .arcache
		.arprot                 (hps_h2f_axi_master_arprot),                                       //                 .arprot
		.arvalid                (hps_h2f_axi_master_arvalid),                                      //                 .arvalid
		.arready                (hps_h2f_axi_master_arready),                                      //                 .arready
		.rid                    (hps_h2f_axi_master_rid),                                          //                 .rid
		.rdata                  (hps_h2f_axi_master_rdata),                                        //                 .rdata
		.rresp                  (hps_h2f_axi_master_rresp),                                        //                 .rresp
		.rlast                  (hps_h2f_axi_master_rlast),                                        //                 .rlast
		.rvalid                 (hps_h2f_axi_master_rvalid),                                       //                 .rvalid
		.rready                 (hps_h2f_axi_master_rready),                                       //                 .rready
		.awuser                 (1'b0),                                                            //      (terminated)
		.aruser                 (1'b0),                                                            //      (terminated)
		.awqos                  (4'b0000),                                                         //      (terminated)
		.arqos                  (4'b0000),                                                         //      (terminated)
		.awregion               (4'b0000),                                                         //      (terminated)
		.arregion               (4'b0000),                                                         //      (terminated)
		.wuser                  (1'b0),                                                            //      (terminated)
		.ruser                  (),                                                                //      (terminated)
		.buser                  ()                                                                 //      (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (126),
		.PKT_ORI_BURST_SIZE_L      (124),
		.PKT_RESPONSE_STATUS_H     (123),
		.PKT_RESPONSE_STATUS_L     (122),
		.PKT_QOS_H                 (98),
		.PKT_QOS_L                 (98),
		.PKT_DATA_SIDEBAND_H       (96),
		.PKT_DATA_SIDEBAND_L       (96),
		.PKT_ADDR_SIDEBAND_H       (95),
		.PKT_ADDR_SIDEBAND_L       (95),
		.PKT_BURST_TYPE_H          (94),
		.PKT_BURST_TYPE_L          (93),
		.PKT_CACHE_H               (121),
		.PKT_CACHE_L               (118),
		.PKT_THREAD_ID_H           (114),
		.PKT_THREAD_ID_L           (103),
		.PKT_BURST_SIZE_H          (92),
		.PKT_BURST_SIZE_L          (90),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (97),
		.PKT_PROTECTION_H          (117),
		.PKT_PROTECTION_L          (115),
		.PKT_BURSTWRAP_H           (89),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (99),
		.PKT_DEST_ID_H             (102),
		.PKT_DEST_ID_L             (101),
		.ST_DATA_W                 (127),
		.ST_CHANNEL_W              (3),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (255),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) vide_dma_controller_avalon_dma_master_agent (
		.clk                   (sys_sdram_pll_sys_clk_clk),                                                                //       clk.clk
		.reset                 (vide_dma_controller_reset_reset_bridge_in_reset_reset),                                    // clk_reset.reset
		.av_address            (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (vide_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (vide_dma_controller_avalon_dma_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (vide_dma_controller_avalon_dma_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (vide_dma_controller_avalon_dma_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (vide_dma_controller_avalon_dma_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (vide_dma_controller_avalon_dma_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_002_src_valid),                                                                    //        rp.valid
		.rp_data               (rsp_mux_002_src_data),                                                                     //          .data
		.rp_channel            (rsp_mux_002_src_channel),                                                                  //          .channel
		.rp_startofpacket      (rsp_mux_002_src_startofpacket),                                                            //          .startofpacket
		.rp_endofpacket        (rsp_mux_002_src_endofpacket),                                                              //          .endofpacket
		.rp_ready              (rsp_mux_002_src_ready),                                                                    //          .ready
		.av_response           (),                                                                                         // (terminated)
		.av_writeresponsevalid ()                                                                                          // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (108),
		.PKT_ORI_BURST_SIZE_L      (106),
		.PKT_RESPONSE_STATUS_H     (105),
		.PKT_RESPONSE_STATUS_L     (104),
		.PKT_BURST_SIZE_H          (74),
		.PKT_BURST_SIZE_L          (72),
		.PKT_TRANS_LOCK            (54),
		.PKT_BEGIN_BURST           (79),
		.PKT_PROTECTION_H          (99),
		.PKT_PROTECTION_L          (97),
		.PKT_BURSTWRAP_H           (71),
		.PKT_BURSTWRAP_L           (64),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (56),
		.PKT_ADDR_H                (49),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (50),
		.PKT_TRANS_POSTED          (51),
		.PKT_TRANS_WRITE           (52),
		.PKT_TRANS_READ            (53),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (82),
		.PKT_SRC_ID_L              (81),
		.PKT_DEST_ID_H             (84),
		.PKT_DEST_ID_L             (83),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (3),
		.ST_DATA_W                 (109),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) sdram_controller_s1_agent (
		.clk                     (sys_sdram_pll_sys_clk_clk),                               //             clk.clk
		.reset                   (vide_dma_controller_reset_reset_bridge_in_reset_reset),   //       clk_reset.reset
		.m0_address              (sdram_controller_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (sdram_controller_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (sdram_controller_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (sdram_controller_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (sdram_controller_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (sdram_controller_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (sdram_controller_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (sdram_controller_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (sdram_controller_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (sdram_controller_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (sdram_controller_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (sdram_controller_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (sdram_controller_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (sdram_controller_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (sdram_controller_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (sdram_controller_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (sdram_controller_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (sdram_controller_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (sdram_controller_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (sdram_controller_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (sdram_controller_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (sdram_controller_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (sdram_controller_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (sdram_controller_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (sdram_controller_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (sdram_controller_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (sdram_controller_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (sdram_controller_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (sdram_controller_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (sdram_controller_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (sdram_controller_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (sdram_controller_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                           //                .error
		.rdata_fifo_src_ready    (sdram_controller_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sdram_controller_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (sdram_controller_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                   //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                     //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (110),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sdram_controller_s1_agent_rsp_fifo (
		.clk               (sys_sdram_pll_sys_clk_clk),                             //       clk.clk
		.reset             (vide_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (sdram_controller_s1_agent_rf_source_data),              //        in.data
		.in_valid          (sdram_controller_s1_agent_rf_source_valid),             //          .valid
		.in_ready          (sdram_controller_s1_agent_rf_source_ready),             //          .ready
		.in_startofpacket  (sdram_controller_s1_agent_rf_source_startofpacket),     //          .startofpacket
		.in_endofpacket    (sdram_controller_s1_agent_rf_source_endofpacket),       //          .endofpacket
		.out_data          (sdram_controller_s1_agent_rsp_fifo_out_data),           //       out.data
		.out_valid         (sdram_controller_s1_agent_rsp_fifo_out_valid),          //          .valid
		.out_ready         (sdram_controller_s1_agent_rsp_fifo_out_ready),          //          .ready
		.out_startofpacket (sdram_controller_s1_agent_rsp_fifo_out_startofpacket),  //          .startofpacket
		.out_endofpacket   (sdram_controller_s1_agent_rsp_fifo_out_endofpacket),    //          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sdram_controller_s1_agent_rdata_fifo (
		.clk               (sys_sdram_pll_sys_clk_clk),                             //       clk.clk
		.reset             (vide_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (sdram_controller_s1_agent_rdata_fifo_src_data),         //        in.data
		.in_valid          (sdram_controller_s1_agent_rdata_fifo_src_valid),        //          .valid
		.in_ready          (sdram_controller_s1_agent_rdata_fifo_src_ready),        //          .ready
		.out_data          (sdram_controller_s1_agent_rdata_fifo_out_data),         //       out.data
		.out_valid         (sdram_controller_s1_agent_rdata_fifo_out_valid),        //          .valid
		.out_ready         (sdram_controller_s1_agent_rdata_fifo_out_ready),        //          .ready
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_startofpacket  (1'b0),                                                  // (terminated)
		.in_endofpacket    (1'b0),                                                  // (terminated)
		.out_startofpacket (),                                                      // (terminated)
		.out_endofpacket   (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (126),
		.PKT_ORI_BURST_SIZE_L      (124),
		.PKT_RESPONSE_STATUS_H     (123),
		.PKT_RESPONSE_STATUS_L     (122),
		.PKT_BURST_SIZE_H          (92),
		.PKT_BURST_SIZE_L          (90),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (97),
		.PKT_PROTECTION_H          (117),
		.PKT_PROTECTION_L          (115),
		.PKT_BURSTWRAP_H           (89),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (99),
		.PKT_DEST_ID_H             (102),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (3),
		.ST_DATA_W                 (127),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) affine_matrix_s1_agent (
		.clk                     (sys_sdram_pll_sys_clk_clk),                             //             clk.clk
		.reset                   (vide_dma_controller_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (affine_matrix_s1_agent_m0_address),                     //              m0.address
		.m0_burstcount           (affine_matrix_s1_agent_m0_burstcount),                  //                .burstcount
		.m0_byteenable           (affine_matrix_s1_agent_m0_byteenable),                  //                .byteenable
		.m0_debugaccess          (affine_matrix_s1_agent_m0_debugaccess),                 //                .debugaccess
		.m0_lock                 (affine_matrix_s1_agent_m0_lock),                        //                .lock
		.m0_readdata             (affine_matrix_s1_agent_m0_readdata),                    //                .readdata
		.m0_readdatavalid        (affine_matrix_s1_agent_m0_readdatavalid),               //                .readdatavalid
		.m0_read                 (affine_matrix_s1_agent_m0_read),                        //                .read
		.m0_waitrequest          (affine_matrix_s1_agent_m0_waitrequest),                 //                .waitrequest
		.m0_writedata            (affine_matrix_s1_agent_m0_writedata),                   //                .writedata
		.m0_write                (affine_matrix_s1_agent_m0_write),                       //                .write
		.rp_endofpacket          (affine_matrix_s1_agent_rp_endofpacket),                 //              rp.endofpacket
		.rp_ready                (affine_matrix_s1_agent_rp_ready),                       //                .ready
		.rp_valid                (affine_matrix_s1_agent_rp_valid),                       //                .valid
		.rp_data                 (affine_matrix_s1_agent_rp_data),                        //                .data
		.rp_startofpacket        (affine_matrix_s1_agent_rp_startofpacket),               //                .startofpacket
		.cp_ready                (affine_matrix_s1_burst_adapter_source0_ready),          //              cp.ready
		.cp_valid                (affine_matrix_s1_burst_adapter_source0_valid),          //                .valid
		.cp_data                 (affine_matrix_s1_burst_adapter_source0_data),           //                .data
		.cp_startofpacket        (affine_matrix_s1_burst_adapter_source0_startofpacket),  //                .startofpacket
		.cp_endofpacket          (affine_matrix_s1_burst_adapter_source0_endofpacket),    //                .endofpacket
		.cp_channel              (affine_matrix_s1_burst_adapter_source0_channel),        //                .channel
		.rf_sink_ready           (affine_matrix_s1_agent_rsp_fifo_out_ready),             //         rf_sink.ready
		.rf_sink_valid           (affine_matrix_s1_agent_rsp_fifo_out_valid),             //                .valid
		.rf_sink_startofpacket   (affine_matrix_s1_agent_rsp_fifo_out_startofpacket),     //                .startofpacket
		.rf_sink_endofpacket     (affine_matrix_s1_agent_rsp_fifo_out_endofpacket),       //                .endofpacket
		.rf_sink_data            (affine_matrix_s1_agent_rsp_fifo_out_data),              //                .data
		.rf_source_ready         (affine_matrix_s1_agent_rf_source_ready),                //       rf_source.ready
		.rf_source_valid         (affine_matrix_s1_agent_rf_source_valid),                //                .valid
		.rf_source_startofpacket (affine_matrix_s1_agent_rf_source_startofpacket),        //                .startofpacket
		.rf_source_endofpacket   (affine_matrix_s1_agent_rf_source_endofpacket),          //                .endofpacket
		.rf_source_data          (affine_matrix_s1_agent_rf_source_data),                 //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                     //                .error
		.rdata_fifo_src_ready    (affine_matrix_s1_agent_rdata_fifo_src_ready),           //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (affine_matrix_s1_agent_rdata_fifo_src_valid),           //                .valid
		.rdata_fifo_src_data     (affine_matrix_s1_agent_rdata_fifo_src_data),            //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (128),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) affine_matrix_s1_agent_rsp_fifo (
		.clk               (sys_sdram_pll_sys_clk_clk),                             //       clk.clk
		.reset             (vide_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (affine_matrix_s1_agent_rf_source_data),                 //        in.data
		.in_valid          (affine_matrix_s1_agent_rf_source_valid),                //          .valid
		.in_ready          (affine_matrix_s1_agent_rf_source_ready),                //          .ready
		.in_startofpacket  (affine_matrix_s1_agent_rf_source_startofpacket),        //          .startofpacket
		.in_endofpacket    (affine_matrix_s1_agent_rf_source_endofpacket),          //          .endofpacket
		.out_data          (affine_matrix_s1_agent_rsp_fifo_out_data),              //       out.data
		.out_valid         (affine_matrix_s1_agent_rsp_fifo_out_valid),             //          .valid
		.out_ready         (affine_matrix_s1_agent_rsp_fifo_out_ready),             //          .ready
		.out_startofpacket (affine_matrix_s1_agent_rsp_fifo_out_startofpacket),     //          .startofpacket
		.out_endofpacket   (affine_matrix_s1_agent_rsp_fifo_out_endofpacket),       //          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) affine_matrix_s1_agent_rdata_fifo (
		.clk               (sys_sdram_pll_sys_clk_clk),                             //       clk.clk
		.reset             (vide_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (affine_matrix_s1_agent_rdata_fifo_src_data),            //        in.data
		.in_valid          (affine_matrix_s1_agent_rdata_fifo_src_valid),           //          .valid
		.in_ready          (affine_matrix_s1_agent_rdata_fifo_src_ready),           //          .ready
		.out_data          (affine_matrix_s1_agent_rdata_fifo_out_data),            //       out.data
		.out_valid         (affine_matrix_s1_agent_rdata_fifo_out_valid),           //          .valid
		.out_ready         (affine_matrix_s1_agent_rdata_fifo_out_ready),           //          .ready
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_startofpacket  (1'b0),                                                  // (terminated)
		.in_endofpacket    (1'b0),                                                  // (terminated)
		.out_startofpacket (),                                                      // (terminated)
		.out_endofpacket   (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (126),
		.PKT_ORI_BURST_SIZE_L      (124),
		.PKT_RESPONSE_STATUS_H     (123),
		.PKT_RESPONSE_STATUS_L     (122),
		.PKT_BURST_SIZE_H          (92),
		.PKT_BURST_SIZE_L          (90),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (97),
		.PKT_PROTECTION_H          (117),
		.PKT_PROTECTION_L          (115),
		.PKT_BURSTWRAP_H           (89),
		.PKT_BURSTWRAP_L           (82),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (100),
		.PKT_SRC_ID_L              (99),
		.PKT_DEST_ID_H             (102),
		.PKT_DEST_ID_L             (101),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (3),
		.ST_DATA_W                 (127),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) histogram_memory_s1_agent (
		.clk                     (sys_sdram_pll_sys_clk_clk),                               //             clk.clk
		.reset                   (vide_dma_controller_reset_reset_bridge_in_reset_reset),   //       clk_reset.reset
		.m0_address              (histogram_memory_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (histogram_memory_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (histogram_memory_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (histogram_memory_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (histogram_memory_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (histogram_memory_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (histogram_memory_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (histogram_memory_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (histogram_memory_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (histogram_memory_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (histogram_memory_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (histogram_memory_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (histogram_memory_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (histogram_memory_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (histogram_memory_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (histogram_memory_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (histogram_memory_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (histogram_memory_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (histogram_memory_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (histogram_memory_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (histogram_memory_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (histogram_memory_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (histogram_memory_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (histogram_memory_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (histogram_memory_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (histogram_memory_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (histogram_memory_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (histogram_memory_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (histogram_memory_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (histogram_memory_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (histogram_memory_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (histogram_memory_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                       //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                        //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                       //                .error
		.rdata_fifo_src_ready    (histogram_memory_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (histogram_memory_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (histogram_memory_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                   //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                     //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (128),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) histogram_memory_s1_agent_rsp_fifo (
		.clk               (sys_sdram_pll_sys_clk_clk),                             //       clk.clk
		.reset             (vide_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (histogram_memory_s1_agent_rf_source_data),              //        in.data
		.in_valid          (histogram_memory_s1_agent_rf_source_valid),             //          .valid
		.in_ready          (histogram_memory_s1_agent_rf_source_ready),             //          .ready
		.in_startofpacket  (histogram_memory_s1_agent_rf_source_startofpacket),     //          .startofpacket
		.in_endofpacket    (histogram_memory_s1_agent_rf_source_endofpacket),       //          .endofpacket
		.out_data          (histogram_memory_s1_agent_rsp_fifo_out_data),           //       out.data
		.out_valid         (histogram_memory_s1_agent_rsp_fifo_out_valid),          //          .valid
		.out_ready         (histogram_memory_s1_agent_rsp_fifo_out_ready),          //          .ready
		.out_startofpacket (histogram_memory_s1_agent_rsp_fifo_out_startofpacket),  //          .startofpacket
		.out_endofpacket   (histogram_memory_s1_agent_rsp_fifo_out_endofpacket),    //          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) histogram_memory_s1_agent_rdata_fifo (
		.clk               (sys_sdram_pll_sys_clk_clk),                             //       clk.clk
		.reset             (vide_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (histogram_memory_s1_agent_rdata_fifo_src_data),         //        in.data
		.in_valid          (histogram_memory_s1_agent_rdata_fifo_src_valid),        //          .valid
		.in_ready          (histogram_memory_s1_agent_rdata_fifo_src_ready),        //          .ready
		.out_data          (histogram_memory_s1_agent_rdata_fifo_out_data),         //       out.data
		.out_valid         (histogram_memory_s1_agent_rdata_fifo_out_valid),        //          .valid
		.out_ready         (histogram_memory_s1_agent_rdata_fifo_out_ready),        //          .ready
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_startofpacket  (1'b0),                                                  // (terminated)
		.in_endofpacket    (1'b0),                                                  // (terminated)
		.out_startofpacket (),                                                      // (terminated)
		.out_endofpacket   (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	VideoBox_mm_interconnect_0_router router (
		.sink_ready         (hps_h2f_axi_master_agent_write_cp_ready),                        //      sink.ready
		.sink_valid         (hps_h2f_axi_master_agent_write_cp_valid),                        //          .valid
		.sink_data          (hps_h2f_axi_master_agent_write_cp_data),                         //          .data
		.sink_startofpacket (hps_h2f_axi_master_agent_write_cp_startofpacket),                //          .startofpacket
		.sink_endofpacket   (hps_h2f_axi_master_agent_write_cp_endofpacket),                  //          .endofpacket
		.clk                (sys_sdram_pll_sys_clk_clk),                                      //       clk.clk
		.reset              (hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_src_ready),                                               //       src.ready
		.src_valid          (router_src_valid),                                               //          .valid
		.src_data           (router_src_data),                                                //          .data
		.src_channel        (router_src_channel),                                             //          .channel
		.src_startofpacket  (router_src_startofpacket),                                       //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                          //          .endofpacket
	);

	VideoBox_mm_interconnect_0_router router_001 (
		.sink_ready         (hps_h2f_axi_master_agent_read_cp_ready),                         //      sink.ready
		.sink_valid         (hps_h2f_axi_master_agent_read_cp_valid),                         //          .valid
		.sink_data          (hps_h2f_axi_master_agent_read_cp_data),                          //          .data
		.sink_startofpacket (hps_h2f_axi_master_agent_read_cp_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (hps_h2f_axi_master_agent_read_cp_endofpacket),                   //          .endofpacket
		.clk                (sys_sdram_pll_sys_clk_clk),                                      //       clk.clk
		.reset              (hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                                           //       src.ready
		.src_valid          (router_001_src_valid),                                           //          .valid
		.src_data           (router_001_src_data),                                            //          .data
		.src_channel        (router_001_src_channel),                                         //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                   //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                      //          .endofpacket
	);

	VideoBox_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (vide_dma_controller_avalon_dma_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (vide_dma_controller_avalon_dma_master_agent_cp_valid),         //          .valid
		.sink_data          (vide_dma_controller_avalon_dma_master_agent_cp_data),          //          .data
		.sink_startofpacket (vide_dma_controller_avalon_dma_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (vide_dma_controller_avalon_dma_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (sys_sdram_pll_sys_clk_clk),                                    //       clk.clk
		.reset              (vide_dma_controller_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.src_ready          (router_002_src_ready),                                         //       src.ready
		.src_valid          (router_002_src_valid),                                         //          .valid
		.src_data           (router_002_src_data),                                          //          .data
		.src_channel        (router_002_src_channel),                                       //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                                 //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                    //          .endofpacket
	);

	VideoBox_mm_interconnect_0_router_003 router_003 (
		.sink_ready         (sdram_controller_s1_agent_rp_ready),                    //      sink.ready
		.sink_valid         (sdram_controller_s1_agent_rp_valid),                    //          .valid
		.sink_data          (sdram_controller_s1_agent_rp_data),                     //          .data
		.sink_startofpacket (sdram_controller_s1_agent_rp_startofpacket),            //          .startofpacket
		.sink_endofpacket   (sdram_controller_s1_agent_rp_endofpacket),              //          .endofpacket
		.clk                (sys_sdram_pll_sys_clk_clk),                             //       clk.clk
		.reset              (vide_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_003_src_ready),                                  //       src.ready
		.src_valid          (router_003_src_valid),                                  //          .valid
		.src_data           (router_003_src_data),                                   //          .data
		.src_channel        (router_003_src_channel),                                //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                          //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                             //          .endofpacket
	);

	VideoBox_mm_interconnect_0_router_004 router_004 (
		.sink_ready         (affine_matrix_s1_agent_rp_ready),                       //      sink.ready
		.sink_valid         (affine_matrix_s1_agent_rp_valid),                       //          .valid
		.sink_data          (affine_matrix_s1_agent_rp_data),                        //          .data
		.sink_startofpacket (affine_matrix_s1_agent_rp_startofpacket),               //          .startofpacket
		.sink_endofpacket   (affine_matrix_s1_agent_rp_endofpacket),                 //          .endofpacket
		.clk                (sys_sdram_pll_sys_clk_clk),                             //       clk.clk
		.reset              (vide_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_004_src_ready),                                  //       src.ready
		.src_valid          (router_004_src_valid),                                  //          .valid
		.src_data           (router_004_src_data),                                   //          .data
		.src_channel        (router_004_src_channel),                                //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                          //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                             //          .endofpacket
	);

	VideoBox_mm_interconnect_0_router_004 router_005 (
		.sink_ready         (histogram_memory_s1_agent_rp_ready),                    //      sink.ready
		.sink_valid         (histogram_memory_s1_agent_rp_valid),                    //          .valid
		.sink_data          (histogram_memory_s1_agent_rp_data),                     //          .data
		.sink_startofpacket (histogram_memory_s1_agent_rp_startofpacket),            //          .startofpacket
		.sink_endofpacket   (histogram_memory_s1_agent_rp_endofpacket),              //          .endofpacket
		.clk                (sys_sdram_pll_sys_clk_clk),                             //       clk.clk
		.reset              (vide_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_005_src_ready),                                  //       src.ready
		.src_valid          (router_005_src_valid),                                  //          .valid
		.src_data           (router_005_src_data),                                   //          .data
		.src_channel        (router_005_src_channel),                                //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                          //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                             //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (138),
		.PKT_DEST_ID_L             (137),
		.PKT_SRC_ID_H              (136),
		.PKT_SRC_ID_L              (135),
		.PKT_BYTE_CNT_H            (117),
		.PKT_BYTE_CNT_L            (110),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_TRANS_POSTED          (105),
		.PKT_TRANS_WRITE           (106),
		.MAX_OUTSTANDING_RESPONSES (9),
		.PIPELINED                 (0),
		.ST_DATA_W                 (163),
		.ST_CHANNEL_W              (3),
		.VALID_WIDTH               (3),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) hps_h2f_axi_master_wr_limiter (
		.clk                    (sys_sdram_pll_sys_clk_clk),                                      //       clk.clk
		.reset                  (hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                               //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                               //          .valid
		.cmd_sink_data          (router_src_data),                                                //          .data
		.cmd_sink_channel       (router_src_channel),                                             //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                                       //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                         //          .endofpacket
		.cmd_src_ready          (hps_h2f_axi_master_wr_limiter_cmd_src_ready),                    //   cmd_src.ready
		.cmd_src_data           (hps_h2f_axi_master_wr_limiter_cmd_src_data),                     //          .data
		.cmd_src_channel        (hps_h2f_axi_master_wr_limiter_cmd_src_channel),                  //          .channel
		.cmd_src_startofpacket  (hps_h2f_axi_master_wr_limiter_cmd_src_startofpacket),            //          .startofpacket
		.cmd_src_endofpacket    (hps_h2f_axi_master_wr_limiter_cmd_src_endofpacket),              //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                              //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                              //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                            //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                               //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                      //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                        //          .endofpacket
		.rsp_src_ready          (hps_h2f_axi_master_wr_limiter_rsp_src_ready),                    //   rsp_src.ready
		.rsp_src_valid          (hps_h2f_axi_master_wr_limiter_rsp_src_valid),                    //          .valid
		.rsp_src_data           (hps_h2f_axi_master_wr_limiter_rsp_src_data),                     //          .data
		.rsp_src_channel        (hps_h2f_axi_master_wr_limiter_rsp_src_channel),                  //          .channel
		.rsp_src_startofpacket  (hps_h2f_axi_master_wr_limiter_rsp_src_startofpacket),            //          .startofpacket
		.rsp_src_endofpacket    (hps_h2f_axi_master_wr_limiter_rsp_src_endofpacket),              //          .endofpacket
		.cmd_src_valid          (hps_h2f_axi_master_wr_limiter_cmd_valid_data)                    // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (138),
		.PKT_DEST_ID_L             (137),
		.PKT_SRC_ID_H              (136),
		.PKT_SRC_ID_L              (135),
		.PKT_BYTE_CNT_H            (117),
		.PKT_BYTE_CNT_L            (110),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_TRANS_POSTED          (105),
		.PKT_TRANS_WRITE           (106),
		.MAX_OUTSTANDING_RESPONSES (9),
		.PIPELINED                 (0),
		.ST_DATA_W                 (163),
		.ST_CHANNEL_W              (3),
		.VALID_WIDTH               (3),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) hps_h2f_axi_master_rd_limiter (
		.clk                    (sys_sdram_pll_sys_clk_clk),                                      //       clk.clk
		.reset                  (hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                                           //  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                                           //          .valid
		.cmd_sink_data          (router_001_src_data),                                            //          .data
		.cmd_sink_channel       (router_001_src_channel),                                         //          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),                                   //          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                                     //          .endofpacket
		.cmd_src_ready          (hps_h2f_axi_master_rd_limiter_cmd_src_ready),                    //   cmd_src.ready
		.cmd_src_data           (hps_h2f_axi_master_rd_limiter_cmd_src_data),                     //          .data
		.cmd_src_channel        (hps_h2f_axi_master_rd_limiter_cmd_src_channel),                  //          .channel
		.cmd_src_startofpacket  (hps_h2f_axi_master_rd_limiter_cmd_src_startofpacket),            //          .startofpacket
		.cmd_src_endofpacket    (hps_h2f_axi_master_rd_limiter_cmd_src_endofpacket),              //          .endofpacket
		.rsp_sink_ready         (rsp_mux_001_src_ready),                                          //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_001_src_valid),                                          //          .valid
		.rsp_sink_channel       (rsp_mux_001_src_channel),                                        //          .channel
		.rsp_sink_data          (rsp_mux_001_src_data),                                           //          .data
		.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                                  //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                                    //          .endofpacket
		.rsp_src_ready          (hps_h2f_axi_master_rd_limiter_rsp_src_ready),                    //   rsp_src.ready
		.rsp_src_valid          (hps_h2f_axi_master_rd_limiter_rsp_src_valid),                    //          .valid
		.rsp_src_data           (hps_h2f_axi_master_rd_limiter_rsp_src_data),                     //          .data
		.rsp_src_channel        (hps_h2f_axi_master_rd_limiter_rsp_src_channel),                  //          .channel
		.rsp_src_startofpacket  (hps_h2f_axi_master_rd_limiter_rsp_src_startofpacket),            //          .startofpacket
		.rsp_src_endofpacket    (hps_h2f_axi_master_rd_limiter_rsp_src_endofpacket),              //          .endofpacket
		.cmd_src_valid          (hps_h2f_axi_master_rd_limiter_cmd_valid_data)                    // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (49),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (79),
		.PKT_BYTE_CNT_H            (63),
		.PKT_BYTE_CNT_L            (56),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (74),
		.PKT_BURST_SIZE_L          (72),
		.PKT_BURST_TYPE_H          (76),
		.PKT_BURST_TYPE_L          (75),
		.PKT_BURSTWRAP_H           (71),
		.PKT_BURSTWRAP_L           (64),
		.PKT_TRANS_COMPRESSED_READ (50),
		.PKT_TRANS_WRITE           (52),
		.PKT_TRANS_READ            (53),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (109),
		.ST_CHANNEL_W              (3),
		.OUT_BYTE_CNT_H            (57),
		.OUT_BURSTWRAP_H           (71),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) sdram_controller_s1_burst_adapter (
		.clk                   (sys_sdram_pll_sys_clk_clk),                               //       cr0.clk
		.reset                 (vide_dma_controller_reset_reset_bridge_in_reset_reset),   // cr0_reset.reset
		.sink0_valid           (cmd_mux_src_valid),                                       //     sink0.valid
		.sink0_data            (cmd_mux_src_data),                                        //          .data
		.sink0_channel         (cmd_mux_src_channel),                                     //          .channel
		.sink0_startofpacket   (cmd_mux_src_startofpacket),                               //          .startofpacket
		.sink0_endofpacket     (cmd_mux_src_endofpacket),                                 //          .endofpacket
		.sink0_ready           (cmd_mux_src_ready),                                       //          .ready
		.source0_valid         (sdram_controller_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (sdram_controller_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (sdram_controller_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (sdram_controller_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (sdram_controller_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (sdram_controller_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (97),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (92),
		.PKT_BURST_SIZE_L          (90),
		.PKT_BURST_TYPE_H          (94),
		.PKT_BURST_TYPE_L          (93),
		.PKT_BURSTWRAP_H           (89),
		.PKT_BURSTWRAP_L           (82),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (127),
		.ST_CHANNEL_W              (3),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (89),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) affine_matrix_s1_burst_adapter (
		.clk                   (sys_sdram_pll_sys_clk_clk),                             //       cr0.clk
		.reset                 (vide_dma_controller_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (cmd_mux_001_src_valid),                                 //     sink0.valid
		.sink0_data            (cmd_mux_001_src_data),                                  //          .data
		.sink0_channel         (cmd_mux_001_src_channel),                               //          .channel
		.sink0_startofpacket   (cmd_mux_001_src_startofpacket),                         //          .startofpacket
		.sink0_endofpacket     (cmd_mux_001_src_endofpacket),                           //          .endofpacket
		.sink0_ready           (cmd_mux_001_src_ready),                                 //          .ready
		.source0_valid         (affine_matrix_s1_burst_adapter_source0_valid),          //   source0.valid
		.source0_data          (affine_matrix_s1_burst_adapter_source0_data),           //          .data
		.source0_channel       (affine_matrix_s1_burst_adapter_source0_channel),        //          .channel
		.source0_startofpacket (affine_matrix_s1_burst_adapter_source0_startofpacket),  //          .startofpacket
		.source0_endofpacket   (affine_matrix_s1_burst_adapter_source0_endofpacket),    //          .endofpacket
		.source0_ready         (affine_matrix_s1_burst_adapter_source0_ready)           //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (97),
		.PKT_BYTE_CNT_H            (81),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (92),
		.PKT_BURST_SIZE_L          (90),
		.PKT_BURST_TYPE_H          (94),
		.PKT_BURST_TYPE_L          (93),
		.PKT_BURSTWRAP_H           (89),
		.PKT_BURSTWRAP_L           (82),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (127),
		.ST_CHANNEL_W              (3),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (89),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("13.1")
	) histogram_memory_s1_burst_adapter (
		.clk                   (sys_sdram_pll_sys_clk_clk),                               //       cr0.clk
		.reset                 (vide_dma_controller_reset_reset_bridge_in_reset_reset),   // cr0_reset.reset
		.sink0_valid           (cmd_mux_002_src_valid),                                   //     sink0.valid
		.sink0_data            (cmd_mux_002_src_data),                                    //          .data
		.sink0_channel         (cmd_mux_002_src_channel),                                 //          .channel
		.sink0_startofpacket   (cmd_mux_002_src_startofpacket),                           //          .startofpacket
		.sink0_endofpacket     (cmd_mux_002_src_endofpacket),                             //          .endofpacket
		.sink0_ready           (cmd_mux_002_src_ready),                                   //          .ready
		.source0_valid         (histogram_memory_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (histogram_memory_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (histogram_memory_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (histogram_memory_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (histogram_memory_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (histogram_memory_s1_burst_adapter_source0_ready)          //          .ready
	);

	VideoBox_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (sys_sdram_pll_sys_clk_clk),                                      //        clk.clk
		.reset              (hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready         (hps_h2f_axi_master_wr_limiter_cmd_src_ready),                    //       sink.ready
		.sink_channel       (hps_h2f_axi_master_wr_limiter_cmd_src_channel),                  //           .channel
		.sink_data          (hps_h2f_axi_master_wr_limiter_cmd_src_data),                     //           .data
		.sink_startofpacket (hps_h2f_axi_master_wr_limiter_cmd_src_startofpacket),            //           .startofpacket
		.sink_endofpacket   (hps_h2f_axi_master_wr_limiter_cmd_src_endofpacket),              //           .endofpacket
		.sink_valid         (hps_h2f_axi_master_wr_limiter_cmd_valid_data),                   // sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                           //       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                           //           .valid
		.src0_data          (cmd_demux_src0_data),                                            //           .data
		.src0_channel       (cmd_demux_src0_channel),                                         //           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                                   //           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                                     //           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                           //       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                           //           .valid
		.src1_data          (cmd_demux_src1_data),                                            //           .data
		.src1_channel       (cmd_demux_src1_channel),                                         //           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                                   //           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                                     //           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                           //       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                           //           .valid
		.src2_data          (cmd_demux_src2_data),                                            //           .data
		.src2_channel       (cmd_demux_src2_channel),                                         //           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                                   //           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket)                                      //           .endofpacket
	);

	VideoBox_mm_interconnect_0_cmd_demux cmd_demux_001 (
		.clk                (sys_sdram_pll_sys_clk_clk),                                      //        clk.clk
		.reset              (hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready         (hps_h2f_axi_master_rd_limiter_cmd_src_ready),                    //       sink.ready
		.sink_channel       (hps_h2f_axi_master_rd_limiter_cmd_src_channel),                  //           .channel
		.sink_data          (hps_h2f_axi_master_rd_limiter_cmd_src_data),                     //           .data
		.sink_startofpacket (hps_h2f_axi_master_rd_limiter_cmd_src_startofpacket),            //           .startofpacket
		.sink_endofpacket   (hps_h2f_axi_master_rd_limiter_cmd_src_endofpacket),              //           .endofpacket
		.sink_valid         (hps_h2f_axi_master_rd_limiter_cmd_valid_data),                   // sink_valid.data
		.src0_ready         (cmd_demux_001_src0_ready),                                       //       src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                                       //           .valid
		.src0_data          (cmd_demux_001_src0_data),                                        //           .data
		.src0_channel       (cmd_demux_001_src0_channel),                                     //           .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                               //           .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                                 //           .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                                       //       src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                                       //           .valid
		.src1_data          (cmd_demux_001_src1_data),                                        //           .data
		.src1_channel       (cmd_demux_001_src1_channel),                                     //           .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),                               //           .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket),                                 //           .endofpacket
		.src2_ready         (cmd_demux_001_src2_ready),                                       //       src2.ready
		.src2_valid         (cmd_demux_001_src2_valid),                                       //           .valid
		.src2_data          (cmd_demux_001_src2_data),                                        //           .data
		.src2_channel       (cmd_demux_001_src2_channel),                                     //           .channel
		.src2_startofpacket (cmd_demux_001_src2_startofpacket),                               //           .startofpacket
		.src2_endofpacket   (cmd_demux_001_src2_endofpacket)                                  //           .endofpacket
	);

	VideoBox_mm_interconnect_0_cmd_demux_002 cmd_demux_002 (
		.clk                (sys_sdram_pll_sys_clk_clk),                             //       clk.clk
		.reset              (vide_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_002_src_ready),                                  //      sink.ready
		.sink_channel       (router_002_src_channel),                                //          .channel
		.sink_data          (router_002_src_data),                                   //          .data
		.sink_startofpacket (router_002_src_startofpacket),                          //          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                            //          .endofpacket
		.sink_valid         (router_002_src_valid),                                  //          .valid
		.src0_ready         (cmd_demux_002_src0_ready),                              //      src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                              //          .valid
		.src0_data          (cmd_demux_002_src0_data),                               //          .data
		.src0_channel       (cmd_demux_002_src0_channel),                            //          .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),                      //          .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket)                         //          .endofpacket
	);

	VideoBox_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (sys_sdram_pll_sys_clk_clk),                                                                        //       clk.clk
		.reset               (vide_dma_controller_reset_reset_bridge_in_reset_reset),                                            // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                                                                //       src.ready
		.src_valid           (cmd_mux_src_valid),                                                                                //          .valid
		.src_data            (cmd_mux_src_data),                                                                                 //          .data
		.src_channel         (cmd_mux_src_channel),                                                                              //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                                                                        //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                                                          //          .endofpacket
		.sink0_ready         (hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_ready),                         //     sink0.ready
		.sink0_valid         (hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_valid),                         //          .valid
		.sink0_channel       (hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_channel),                       //          .channel
		.sink0_data          (hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_data),                          //          .data
		.sink0_startofpacket (hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_startofpacket),                 //          .startofpacket
		.sink0_endofpacket   (hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_endofpacket),                   //          .endofpacket
		.sink1_ready         (hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_ready),                         //     sink1.ready
		.sink1_valid         (hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_valid),                         //          .valid
		.sink1_channel       (hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_channel),                       //          .channel
		.sink1_data          (hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_data),                          //          .data
		.sink1_startofpacket (hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_startofpacket),                 //          .startofpacket
		.sink1_endofpacket   (hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_endofpacket),                   //          .endofpacket
		.sink2_ready         (vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_ready),         //     sink2.ready
		.sink2_valid         (vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink2_channel       (vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink2_data          (vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_data),          //          .data
		.sink2_startofpacket (vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink2_endofpacket   (vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	VideoBox_mm_interconnect_0_cmd_mux_001 cmd_mux_001 (
		.clk                 (sys_sdram_pll_sys_clk_clk),                                                     //       clk.clk
		.reset               (vide_dma_controller_reset_reset_bridge_in_reset_reset),                         // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                                         //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                                         //          .valid
		.src_data            (cmd_mux_001_src_data),                                                          //          .data
		.src_channel         (cmd_mux_001_src_channel),                                                       //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                                                 //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                                                   //          .endofpacket
		.sink0_ready         (hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink1_ready         (hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_ready),         //     sink1.ready
		.sink1_valid         (hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink1_channel       (hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink1_data          (hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_data),          //          .data
		.sink1_startofpacket (hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink1_endofpacket   (hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	VideoBox_mm_interconnect_0_cmd_mux_001 cmd_mux_002 (
		.clk                 (sys_sdram_pll_sys_clk_clk),                                                        //       clk.clk
		.reset               (vide_dma_controller_reset_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                                                            //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                                                            //          .valid
		.src_data            (cmd_mux_002_src_data),                                                             //          .data
		.src_channel         (cmd_mux_002_src_channel),                                                          //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                                                    //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                                                      //          .endofpacket
		.sink0_ready         (hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink1_ready         (hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_ready),         //     sink1.ready
		.sink1_valid         (hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink1_channel       (hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink1_data          (hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_data),          //          .data
		.sink1_startofpacket (hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink1_endofpacket   (hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	VideoBox_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (sys_sdram_pll_sys_clk_clk),                             //       clk.clk
		.reset              (vide_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                                  //      sink.ready
		.sink_channel       (router_003_src_channel),                                //          .channel
		.sink_data          (router_003_src_data),                                   //          .data
		.sink_startofpacket (router_003_src_startofpacket),                          //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                            //          .endofpacket
		.sink_valid         (router_003_src_valid),                                  //          .valid
		.src0_ready         (rsp_demux_src0_ready),                                  //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                  //          .valid
		.src0_data          (rsp_demux_src0_data),                                   //          .data
		.src0_channel       (rsp_demux_src0_channel),                                //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                          //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                            //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                                  //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                                  //          .valid
		.src1_data          (rsp_demux_src1_data),                                   //          .data
		.src1_channel       (rsp_demux_src1_channel),                                //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                          //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket),                            //          .endofpacket
		.src2_ready         (rsp_demux_src2_ready),                                  //      src2.ready
		.src2_valid         (rsp_demux_src2_valid),                                  //          .valid
		.src2_data          (rsp_demux_src2_data),                                   //          .data
		.src2_channel       (rsp_demux_src2_channel),                                //          .channel
		.src2_startofpacket (rsp_demux_src2_startofpacket),                          //          .startofpacket
		.src2_endofpacket   (rsp_demux_src2_endofpacket)                             //          .endofpacket
	);

	VideoBox_mm_interconnect_0_rsp_demux_001 rsp_demux_001 (
		.clk                (sys_sdram_pll_sys_clk_clk),                             //       clk.clk
		.reset              (vide_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                                  //      sink.ready
		.sink_channel       (router_004_src_channel),                                //          .channel
		.sink_data          (router_004_src_data),                                   //          .data
		.sink_startofpacket (router_004_src_startofpacket),                          //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                            //          .endofpacket
		.sink_valid         (router_004_src_valid),                                  //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                              //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                              //          .valid
		.src0_data          (rsp_demux_001_src0_data),                               //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                            //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                      //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                        //          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                              //      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                              //          .valid
		.src1_data          (rsp_demux_001_src1_data),                               //          .data
		.src1_channel       (rsp_demux_001_src1_channel),                            //          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),                      //          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket)                         //          .endofpacket
	);

	VideoBox_mm_interconnect_0_rsp_demux_001 rsp_demux_002 (
		.clk                (sys_sdram_pll_sys_clk_clk),                             //       clk.clk
		.reset              (vide_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                                  //      sink.ready
		.sink_channel       (router_005_src_channel),                                //          .channel
		.sink_data          (router_005_src_data),                                   //          .data
		.sink_startofpacket (router_005_src_startofpacket),                          //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                            //          .endofpacket
		.sink_valid         (router_005_src_valid),                                  //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                              //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                              //          .valid
		.src0_data          (rsp_demux_002_src0_data),                               //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                            //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),                      //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),                        //          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),                              //      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),                              //          .valid
		.src1_data          (rsp_demux_002_src1_data),                               //          .data
		.src1_channel       (rsp_demux_002_src1_channel),                            //          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),                      //          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket)                         //          .endofpacket
	);

	VideoBox_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (sys_sdram_pll_sys_clk_clk),                                                        //       clk.clk
		.reset               (hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),                   // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                                                //       src.ready
		.src_valid           (rsp_mux_src_valid),                                                                //          .valid
		.src_data            (rsp_mux_src_data),                                                                 //          .data
		.src_channel         (rsp_mux_src_channel),                                                              //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                                        //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                                          //          .endofpacket
		.sink0_ready         (sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),         //          .valid
		.sink0_channel       (sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),       //          .channel
		.sink0_data          (sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),          //          .data
		.sink0_startofpacket (sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink1_ready         (affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),            //     sink1.ready
		.sink1_valid         (affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),            //          .valid
		.sink1_channel       (affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),          //          .channel
		.sink1_data          (affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),             //          .data
		.sink1_startofpacket (affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket),    //          .startofpacket
		.sink1_endofpacket   (affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket),      //          .endofpacket
		.sink2_ready         (histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),         //     sink2.ready
		.sink2_valid         (histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),         //          .valid
		.sink2_channel       (histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),       //          .channel
		.sink2_data          (histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),          //          .data
		.sink2_startofpacket (histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink2_endofpacket   (histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket)    //          .endofpacket
	);

	VideoBox_mm_interconnect_0_rsp_mux rsp_mux_001 (
		.clk                 (sys_sdram_pll_sys_clk_clk),                                                        //       clk.clk
		.reset               (hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),                   // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                                                            //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                                                            //          .valid
		.src_data            (rsp_mux_001_src_data),                                                             //          .data
		.src_channel         (rsp_mux_001_src_channel),                                                          //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                                                    //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                                                      //          .endofpacket
		.sink0_ready         (sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),         //          .valid
		.sink0_channel       (sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),       //          .channel
		.sink0_data          (sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),          //          .data
		.sink0_startofpacket (sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink1_ready         (affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),            //     sink1.ready
		.sink1_valid         (affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),            //          .valid
		.sink1_channel       (affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),          //          .channel
		.sink1_data          (affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),             //          .data
		.sink1_startofpacket (affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket),    //          .startofpacket
		.sink1_endofpacket   (affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket),      //          .endofpacket
		.sink2_ready         (histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),         //     sink2.ready
		.sink2_valid         (histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),         //          .valid
		.sink2_channel       (histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),       //          .channel
		.sink2_data          (histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),          //          .data
		.sink2_startofpacket (histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink2_endofpacket   (histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket)    //          .endofpacket
	);

	VideoBox_mm_interconnect_0_rsp_mux_002 rsp_mux_002 (
		.clk                 (sys_sdram_pll_sys_clk_clk),                                                                        //       clk.clk
		.reset               (vide_dma_controller_reset_reset_bridge_in_reset_reset),                                            // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                                                                            //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                                                                            //          .valid
		.src_data            (rsp_mux_002_src_data),                                                                             //          .data
		.src_channel         (rsp_mux_002_src_channel),                                                                          //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                                                                    //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                                                                      //          .endofpacket
		.sink0_ready         (sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_valid),         //          .valid
		.sink0_channel       (sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_channel),       //          .channel
		.sink0_data          (sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_data),          //          .data
		.sink0_startofpacket (sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_endofpacket)    //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (117),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (125),
		.IN_PKT_BURSTWRAP_L            (118),
		.IN_PKT_BURST_SIZE_H           (128),
		.IN_PKT_BURST_SIZE_L           (126),
		.IN_PKT_RESPONSE_STATUS_H      (159),
		.IN_PKT_RESPONSE_STATUS_L      (158),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (130),
		.IN_PKT_BURST_TYPE_L           (129),
		.IN_PKT_ORI_BURST_SIZE_L       (160),
		.IN_PKT_ORI_BURST_SIZE_H       (162),
		.IN_ST_DATA_W                  (163),
		.OUT_PKT_ADDR_H                (49),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (63),
		.OUT_PKT_BYTE_CNT_L            (56),
		.OUT_PKT_TRANS_COMPRESSED_READ (50),
		.OUT_PKT_BURST_SIZE_H          (74),
		.OUT_PKT_BURST_SIZE_L          (72),
		.OUT_PKT_RESPONSE_STATUS_H     (105),
		.OUT_PKT_RESPONSE_STATUS_L     (104),
		.OUT_PKT_TRANS_EXCLUSIVE       (55),
		.OUT_PKT_BURST_TYPE_H          (76),
		.OUT_PKT_BURST_TYPE_L          (75),
		.OUT_PKT_ORI_BURST_SIZE_L      (106),
		.OUT_PKT_ORI_BURST_SIZE_H      (108),
		.OUT_ST_DATA_W                 (109),
		.ST_CHANNEL_W                  (3),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter (
		.clk                  (sys_sdram_pll_sys_clk_clk),                                                        //       clk.clk
		.reset                (hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),                   // clk_reset.reset
		.in_valid             (cmd_demux_src0_valid),                                                             //      sink.valid
		.in_channel           (cmd_demux_src0_channel),                                                           //          .channel
		.in_startofpacket     (cmd_demux_src0_startofpacket),                                                     //          .startofpacket
		.in_endofpacket       (cmd_demux_src0_endofpacket),                                                       //          .endofpacket
		.in_ready             (cmd_demux_src0_ready),                                                             //          .ready
		.in_data              (cmd_demux_src0_data),                                                              //          .data
		.out_endofpacket      (hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (hps_h2f_axi_master_wr_to_sdram_controller_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (117),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (125),
		.IN_PKT_BURSTWRAP_L            (118),
		.IN_PKT_BURST_SIZE_H           (128),
		.IN_PKT_BURST_SIZE_L           (126),
		.IN_PKT_RESPONSE_STATUS_H      (159),
		.IN_PKT_RESPONSE_STATUS_L      (158),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (130),
		.IN_PKT_BURST_TYPE_L           (129),
		.IN_PKT_ORI_BURST_SIZE_L       (160),
		.IN_PKT_ORI_BURST_SIZE_H       (162),
		.IN_ST_DATA_W                  (163),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (81),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (92),
		.OUT_PKT_BURST_SIZE_L          (90),
		.OUT_PKT_RESPONSE_STATUS_H     (123),
		.OUT_PKT_RESPONSE_STATUS_L     (122),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (94),
		.OUT_PKT_BURST_TYPE_L          (93),
		.OUT_PKT_ORI_BURST_SIZE_L      (124),
		.OUT_PKT_ORI_BURST_SIZE_H      (126),
		.OUT_ST_DATA_W                 (127),
		.ST_CHANNEL_W                  (3),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter (
		.clk                  (sys_sdram_pll_sys_clk_clk),                                                     //       clk.clk
		.reset                (hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.in_valid             (cmd_demux_src1_valid),                                                          //      sink.valid
		.in_channel           (cmd_demux_src1_channel),                                                        //          .channel
		.in_startofpacket     (cmd_demux_src1_startofpacket),                                                  //          .startofpacket
		.in_endofpacket       (cmd_demux_src1_endofpacket),                                                    //          .endofpacket
		.in_ready             (cmd_demux_src1_ready),                                                          //          .ready
		.in_data              (cmd_demux_src1_data),                                                           //          .data
		.out_endofpacket      (hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (hps_h2f_axi_master_wr_to_affine_matrix_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (117),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (125),
		.IN_PKT_BURSTWRAP_L            (118),
		.IN_PKT_BURST_SIZE_H           (128),
		.IN_PKT_BURST_SIZE_L           (126),
		.IN_PKT_RESPONSE_STATUS_H      (159),
		.IN_PKT_RESPONSE_STATUS_L      (158),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (130),
		.IN_PKT_BURST_TYPE_L           (129),
		.IN_PKT_ORI_BURST_SIZE_L       (160),
		.IN_PKT_ORI_BURST_SIZE_H       (162),
		.IN_ST_DATA_W                  (163),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (81),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (92),
		.OUT_PKT_BURST_SIZE_L          (90),
		.OUT_PKT_RESPONSE_STATUS_H     (123),
		.OUT_PKT_RESPONSE_STATUS_L     (122),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (94),
		.OUT_PKT_BURST_TYPE_L          (93),
		.OUT_PKT_ORI_BURST_SIZE_L      (124),
		.OUT_PKT_ORI_BURST_SIZE_H      (126),
		.OUT_ST_DATA_W                 (127),
		.ST_CHANNEL_W                  (3),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter (
		.clk                  (sys_sdram_pll_sys_clk_clk),                                                        //       clk.clk
		.reset                (hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),                   // clk_reset.reset
		.in_valid             (cmd_demux_src2_valid),                                                             //      sink.valid
		.in_channel           (cmd_demux_src2_channel),                                                           //          .channel
		.in_startofpacket     (cmd_demux_src2_startofpacket),                                                     //          .startofpacket
		.in_endofpacket       (cmd_demux_src2_endofpacket),                                                       //          .endofpacket
		.in_ready             (cmd_demux_src2_ready),                                                             //          .ready
		.in_data              (cmd_demux_src2_data),                                                              //          .data
		.out_endofpacket      (hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (hps_h2f_axi_master_wr_to_histogram_memory_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (117),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (125),
		.IN_PKT_BURSTWRAP_L            (118),
		.IN_PKT_BURST_SIZE_H           (128),
		.IN_PKT_BURST_SIZE_L           (126),
		.IN_PKT_RESPONSE_STATUS_H      (159),
		.IN_PKT_RESPONSE_STATUS_L      (158),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (130),
		.IN_PKT_BURST_TYPE_L           (129),
		.IN_PKT_ORI_BURST_SIZE_L       (160),
		.IN_PKT_ORI_BURST_SIZE_H       (162),
		.IN_ST_DATA_W                  (163),
		.OUT_PKT_ADDR_H                (49),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (63),
		.OUT_PKT_BYTE_CNT_L            (56),
		.OUT_PKT_TRANS_COMPRESSED_READ (50),
		.OUT_PKT_BURST_SIZE_H          (74),
		.OUT_PKT_BURST_SIZE_L          (72),
		.OUT_PKT_RESPONSE_STATUS_H     (105),
		.OUT_PKT_RESPONSE_STATUS_L     (104),
		.OUT_PKT_TRANS_EXCLUSIVE       (55),
		.OUT_PKT_BURST_TYPE_H          (76),
		.OUT_PKT_BURST_TYPE_L          (75),
		.OUT_PKT_ORI_BURST_SIZE_L      (106),
		.OUT_PKT_ORI_BURST_SIZE_H      (108),
		.OUT_ST_DATA_W                 (109),
		.ST_CHANNEL_W                  (3),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter (
		.clk                  (sys_sdram_pll_sys_clk_clk),                                                        //       clk.clk
		.reset                (hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),                   // clk_reset.reset
		.in_valid             (cmd_demux_001_src0_valid),                                                         //      sink.valid
		.in_channel           (cmd_demux_001_src0_channel),                                                       //          .channel
		.in_startofpacket     (cmd_demux_001_src0_startofpacket),                                                 //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src0_endofpacket),                                                   //          .endofpacket
		.in_ready             (cmd_demux_001_src0_ready),                                                         //          .ready
		.in_data              (cmd_demux_001_src0_data),                                                          //          .data
		.out_endofpacket      (hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (hps_h2f_axi_master_rd_to_sdram_controller_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (117),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (125),
		.IN_PKT_BURSTWRAP_L            (118),
		.IN_PKT_BURST_SIZE_H           (128),
		.IN_PKT_BURST_SIZE_L           (126),
		.IN_PKT_RESPONSE_STATUS_H      (159),
		.IN_PKT_RESPONSE_STATUS_L      (158),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (130),
		.IN_PKT_BURST_TYPE_L           (129),
		.IN_PKT_ORI_BURST_SIZE_L       (160),
		.IN_PKT_ORI_BURST_SIZE_H       (162),
		.IN_ST_DATA_W                  (163),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (81),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (92),
		.OUT_PKT_BURST_SIZE_L          (90),
		.OUT_PKT_RESPONSE_STATUS_H     (123),
		.OUT_PKT_RESPONSE_STATUS_L     (122),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (94),
		.OUT_PKT_BURST_TYPE_L          (93),
		.OUT_PKT_ORI_BURST_SIZE_L      (124),
		.OUT_PKT_ORI_BURST_SIZE_H      (126),
		.OUT_ST_DATA_W                 (127),
		.ST_CHANNEL_W                  (3),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter (
		.clk                  (sys_sdram_pll_sys_clk_clk),                                                     //       clk.clk
		.reset                (hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.in_valid             (cmd_demux_001_src1_valid),                                                      //      sink.valid
		.in_channel           (cmd_demux_001_src1_channel),                                                    //          .channel
		.in_startofpacket     (cmd_demux_001_src1_startofpacket),                                              //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src1_endofpacket),                                                //          .endofpacket
		.in_ready             (cmd_demux_001_src1_ready),                                                      //          .ready
		.in_data              (cmd_demux_001_src1_data),                                                       //          .data
		.out_endofpacket      (hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (hps_h2f_axi_master_rd_to_affine_matrix_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (117),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (125),
		.IN_PKT_BURSTWRAP_L            (118),
		.IN_PKT_BURST_SIZE_H           (128),
		.IN_PKT_BURST_SIZE_L           (126),
		.IN_PKT_RESPONSE_STATUS_H      (159),
		.IN_PKT_RESPONSE_STATUS_L      (158),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (130),
		.IN_PKT_BURST_TYPE_L           (129),
		.IN_PKT_ORI_BURST_SIZE_L       (160),
		.IN_PKT_ORI_BURST_SIZE_H       (162),
		.IN_ST_DATA_W                  (163),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (81),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (92),
		.OUT_PKT_BURST_SIZE_L          (90),
		.OUT_PKT_RESPONSE_STATUS_H     (123),
		.OUT_PKT_RESPONSE_STATUS_L     (122),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (94),
		.OUT_PKT_BURST_TYPE_L          (93),
		.OUT_PKT_ORI_BURST_SIZE_L      (124),
		.OUT_PKT_ORI_BURST_SIZE_H      (126),
		.OUT_ST_DATA_W                 (127),
		.ST_CHANNEL_W                  (3),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter (
		.clk                  (sys_sdram_pll_sys_clk_clk),                                                        //       clk.clk
		.reset                (hps_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset),                   // clk_reset.reset
		.in_valid             (cmd_demux_001_src2_valid),                                                         //      sink.valid
		.in_channel           (cmd_demux_001_src2_channel),                                                       //          .channel
		.in_startofpacket     (cmd_demux_001_src2_startofpacket),                                                 //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src2_endofpacket),                                                   //          .endofpacket
		.in_ready             (cmd_demux_001_src2_ready),                                                         //          .ready
		.in_data              (cmd_demux_001_src2_data),                                                          //          .data
		.out_endofpacket      (hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (hps_h2f_axi_master_rd_to_histogram_memory_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (81),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (89),
		.IN_PKT_BURSTWRAP_L            (82),
		.IN_PKT_BURST_SIZE_H           (92),
		.IN_PKT_BURST_SIZE_L           (90),
		.IN_PKT_RESPONSE_STATUS_H      (123),
		.IN_PKT_RESPONSE_STATUS_L      (122),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (94),
		.IN_PKT_BURST_TYPE_L           (93),
		.IN_PKT_ORI_BURST_SIZE_L       (124),
		.IN_PKT_ORI_BURST_SIZE_H       (126),
		.IN_ST_DATA_W                  (127),
		.OUT_PKT_ADDR_H                (49),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (63),
		.OUT_PKT_BYTE_CNT_L            (56),
		.OUT_PKT_TRANS_COMPRESSED_READ (50),
		.OUT_PKT_BURST_SIZE_H          (74),
		.OUT_PKT_BURST_SIZE_L          (72),
		.OUT_PKT_RESPONSE_STATUS_H     (105),
		.OUT_PKT_RESPONSE_STATUS_L     (104),
		.OUT_PKT_TRANS_EXCLUSIVE       (55),
		.OUT_PKT_BURST_TYPE_H          (76),
		.OUT_PKT_BURST_TYPE_L          (75),
		.OUT_PKT_ORI_BURST_SIZE_L      (106),
		.OUT_PKT_ORI_BURST_SIZE_H      (108),
		.OUT_ST_DATA_W                 (109),
		.ST_CHANNEL_W                  (3),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter (
		.clk                  (sys_sdram_pll_sys_clk_clk),                                                                        //       clk.clk
		.reset                (vide_dma_controller_reset_reset_bridge_in_reset_reset),                                            // clk_reset.reset
		.in_valid             (cmd_demux_002_src0_valid),                                                                         //      sink.valid
		.in_channel           (cmd_demux_002_src0_channel),                                                                       //          .channel
		.in_startofpacket     (cmd_demux_002_src0_startofpacket),                                                                 //          .startofpacket
		.in_endofpacket       (cmd_demux_002_src0_endofpacket),                                                                   //          .endofpacket
		.in_ready             (cmd_demux_002_src0_ready),                                                                         //          .ready
		.in_data              (cmd_demux_002_src0_data),                                                                          //          .data
		.out_endofpacket      (vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (vide_dma_controller_avalon_dma_master_to_sdram_controller_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (49),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (63),
		.IN_PKT_BYTE_CNT_L             (56),
		.IN_PKT_TRANS_COMPRESSED_READ  (50),
		.IN_PKT_TRANS_WRITE            (52),
		.IN_PKT_BURSTWRAP_H            (71),
		.IN_PKT_BURSTWRAP_L            (64),
		.IN_PKT_BURST_SIZE_H           (74),
		.IN_PKT_BURST_SIZE_L           (72),
		.IN_PKT_RESPONSE_STATUS_H      (105),
		.IN_PKT_RESPONSE_STATUS_L      (104),
		.IN_PKT_TRANS_EXCLUSIVE        (55),
		.IN_PKT_BURST_TYPE_H           (76),
		.IN_PKT_BURST_TYPE_L           (75),
		.IN_PKT_ORI_BURST_SIZE_L       (106),
		.IN_PKT_ORI_BURST_SIZE_H       (108),
		.IN_ST_DATA_W                  (109),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (117),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (128),
		.OUT_PKT_BURST_SIZE_L          (126),
		.OUT_PKT_RESPONSE_STATUS_H     (159),
		.OUT_PKT_RESPONSE_STATUS_L     (158),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (130),
		.OUT_PKT_BURST_TYPE_L          (129),
		.OUT_PKT_ORI_BURST_SIZE_L      (160),
		.OUT_PKT_ORI_BURST_SIZE_H      (162),
		.OUT_ST_DATA_W                 (163),
		.ST_CHANNEL_W                  (3),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter (
		.clk                  (sys_sdram_pll_sys_clk_clk),                                                        //       clk.clk
		.reset                (vide_dma_controller_reset_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.in_valid             (rsp_demux_src0_valid),                                                             //      sink.valid
		.in_channel           (rsp_demux_src0_channel),                                                           //          .channel
		.in_startofpacket     (rsp_demux_src0_startofpacket),                                                     //          .startofpacket
		.in_endofpacket       (rsp_demux_src0_endofpacket),                                                       //          .endofpacket
		.in_ready             (rsp_demux_src0_ready),                                                             //          .ready
		.in_data              (rsp_demux_src0_data),                                                              //          .data
		.out_endofpacket      (sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),          //          .data
		.out_channel          (sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sdram_controller_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (49),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (63),
		.IN_PKT_BYTE_CNT_L             (56),
		.IN_PKT_TRANS_COMPRESSED_READ  (50),
		.IN_PKT_TRANS_WRITE            (52),
		.IN_PKT_BURSTWRAP_H            (71),
		.IN_PKT_BURSTWRAP_L            (64),
		.IN_PKT_BURST_SIZE_H           (74),
		.IN_PKT_BURST_SIZE_L           (72),
		.IN_PKT_RESPONSE_STATUS_H      (105),
		.IN_PKT_RESPONSE_STATUS_L      (104),
		.IN_PKT_TRANS_EXCLUSIVE        (55),
		.IN_PKT_BURST_TYPE_H           (76),
		.IN_PKT_BURST_TYPE_L           (75),
		.IN_PKT_ORI_BURST_SIZE_L       (106),
		.IN_PKT_ORI_BURST_SIZE_H       (108),
		.IN_ST_DATA_W                  (109),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (117),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (128),
		.OUT_PKT_BURST_SIZE_L          (126),
		.OUT_PKT_RESPONSE_STATUS_H     (159),
		.OUT_PKT_RESPONSE_STATUS_L     (158),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (130),
		.OUT_PKT_BURST_TYPE_L          (129),
		.OUT_PKT_ORI_BURST_SIZE_L      (160),
		.OUT_PKT_ORI_BURST_SIZE_H      (162),
		.OUT_ST_DATA_W                 (163),
		.ST_CHANNEL_W                  (3),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter (
		.clk                  (sys_sdram_pll_sys_clk_clk),                                                        //       clk.clk
		.reset                (vide_dma_controller_reset_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.in_valid             (rsp_demux_src1_valid),                                                             //      sink.valid
		.in_channel           (rsp_demux_src1_channel),                                                           //          .channel
		.in_startofpacket     (rsp_demux_src1_startofpacket),                                                     //          .startofpacket
		.in_endofpacket       (rsp_demux_src1_endofpacket),                                                       //          .endofpacket
		.in_ready             (rsp_demux_src1_ready),                                                             //          .ready
		.in_data              (rsp_demux_src1_data),                                                              //          .data
		.out_endofpacket      (sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),          //          .data
		.out_channel          (sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sdram_controller_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (49),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (63),
		.IN_PKT_BYTE_CNT_L             (56),
		.IN_PKT_TRANS_COMPRESSED_READ  (50),
		.IN_PKT_TRANS_WRITE            (52),
		.IN_PKT_BURSTWRAP_H            (71),
		.IN_PKT_BURSTWRAP_L            (64),
		.IN_PKT_BURST_SIZE_H           (74),
		.IN_PKT_BURST_SIZE_L           (72),
		.IN_PKT_RESPONSE_STATUS_H      (105),
		.IN_PKT_RESPONSE_STATUS_L      (104),
		.IN_PKT_TRANS_EXCLUSIVE        (55),
		.IN_PKT_BURST_TYPE_H           (76),
		.IN_PKT_BURST_TYPE_L           (75),
		.IN_PKT_ORI_BURST_SIZE_L       (106),
		.IN_PKT_ORI_BURST_SIZE_H       (108),
		.IN_ST_DATA_W                  (109),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (81),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (92),
		.OUT_PKT_BURST_SIZE_L          (90),
		.OUT_PKT_RESPONSE_STATUS_H     (123),
		.OUT_PKT_RESPONSE_STATUS_L     (122),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (94),
		.OUT_PKT_BURST_TYPE_L          (93),
		.OUT_PKT_ORI_BURST_SIZE_L      (124),
		.OUT_PKT_ORI_BURST_SIZE_H      (126),
		.OUT_ST_DATA_W                 (127),
		.ST_CHANNEL_W                  (3),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter (
		.clk                  (sys_sdram_pll_sys_clk_clk),                                                                        //       clk.clk
		.reset                (vide_dma_controller_reset_reset_bridge_in_reset_reset),                                            // clk_reset.reset
		.in_valid             (rsp_demux_src2_valid),                                                                             //      sink.valid
		.in_channel           (rsp_demux_src2_channel),                                                                           //          .channel
		.in_startofpacket     (rsp_demux_src2_startofpacket),                                                                     //          .startofpacket
		.in_endofpacket       (rsp_demux_src2_endofpacket),                                                                       //          .endofpacket
		.in_ready             (rsp_demux_src2_ready),                                                                             //          .ready
		.in_data              (rsp_demux_src2_data),                                                                              //          .data
		.out_endofpacket      (sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_data),          //          .data
		.out_channel          (sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sdram_controller_s1_to_vide_dma_controller_avalon_dma_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (81),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (89),
		.IN_PKT_BURSTWRAP_L            (82),
		.IN_PKT_BURST_SIZE_H           (92),
		.IN_PKT_BURST_SIZE_L           (90),
		.IN_PKT_RESPONSE_STATUS_H      (123),
		.IN_PKT_RESPONSE_STATUS_L      (122),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (94),
		.IN_PKT_BURST_TYPE_L           (93),
		.IN_PKT_ORI_BURST_SIZE_L       (124),
		.IN_PKT_ORI_BURST_SIZE_H       (126),
		.IN_ST_DATA_W                  (127),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (117),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (128),
		.OUT_PKT_BURST_SIZE_L          (126),
		.OUT_PKT_RESPONSE_STATUS_H     (159),
		.OUT_PKT_RESPONSE_STATUS_L     (158),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (130),
		.OUT_PKT_BURST_TYPE_L          (129),
		.OUT_PKT_ORI_BURST_SIZE_L      (160),
		.OUT_PKT_ORI_BURST_SIZE_H      (162),
		.OUT_ST_DATA_W                 (163),
		.ST_CHANNEL_W                  (3),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter (
		.clk                  (sys_sdram_pll_sys_clk_clk),                                                     //       clk.clk
		.reset                (vide_dma_controller_reset_reset_bridge_in_reset_reset),                         // clk_reset.reset
		.in_valid             (rsp_demux_001_src0_valid),                                                      //      sink.valid
		.in_channel           (rsp_demux_001_src0_channel),                                                    //          .channel
		.in_startofpacket     (rsp_demux_001_src0_startofpacket),                                              //          .startofpacket
		.in_endofpacket       (rsp_demux_001_src0_endofpacket),                                                //          .endofpacket
		.in_ready             (rsp_demux_001_src0_ready),                                                      //          .ready
		.in_data              (rsp_demux_001_src0_data),                                                       //          .data
		.out_endofpacket      (affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),          //          .data
		.out_channel          (affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (affine_matrix_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (81),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (89),
		.IN_PKT_BURSTWRAP_L            (82),
		.IN_PKT_BURST_SIZE_H           (92),
		.IN_PKT_BURST_SIZE_L           (90),
		.IN_PKT_RESPONSE_STATUS_H      (123),
		.IN_PKT_RESPONSE_STATUS_L      (122),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (94),
		.IN_PKT_BURST_TYPE_L           (93),
		.IN_PKT_ORI_BURST_SIZE_L       (124),
		.IN_PKT_ORI_BURST_SIZE_H       (126),
		.IN_ST_DATA_W                  (127),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (117),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (128),
		.OUT_PKT_BURST_SIZE_L          (126),
		.OUT_PKT_RESPONSE_STATUS_H     (159),
		.OUT_PKT_RESPONSE_STATUS_L     (158),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (130),
		.OUT_PKT_BURST_TYPE_L          (129),
		.OUT_PKT_ORI_BURST_SIZE_L      (160),
		.OUT_PKT_ORI_BURST_SIZE_H      (162),
		.OUT_ST_DATA_W                 (163),
		.ST_CHANNEL_W                  (3),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter (
		.clk                  (sys_sdram_pll_sys_clk_clk),                                                     //       clk.clk
		.reset                (vide_dma_controller_reset_reset_bridge_in_reset_reset),                         // clk_reset.reset
		.in_valid             (rsp_demux_001_src1_valid),                                                      //      sink.valid
		.in_channel           (rsp_demux_001_src1_channel),                                                    //          .channel
		.in_startofpacket     (rsp_demux_001_src1_startofpacket),                                              //          .startofpacket
		.in_endofpacket       (rsp_demux_001_src1_endofpacket),                                                //          .endofpacket
		.in_ready             (rsp_demux_001_src1_ready),                                                      //          .ready
		.in_data              (rsp_demux_001_src1_data),                                                       //          .data
		.out_endofpacket      (affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),          //          .data
		.out_channel          (affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (affine_matrix_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (81),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (89),
		.IN_PKT_BURSTWRAP_L            (82),
		.IN_PKT_BURST_SIZE_H           (92),
		.IN_PKT_BURST_SIZE_L           (90),
		.IN_PKT_RESPONSE_STATUS_H      (123),
		.IN_PKT_RESPONSE_STATUS_L      (122),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (94),
		.IN_PKT_BURST_TYPE_L           (93),
		.IN_PKT_ORI_BURST_SIZE_L       (124),
		.IN_PKT_ORI_BURST_SIZE_H       (126),
		.IN_ST_DATA_W                  (127),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (117),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (128),
		.OUT_PKT_BURST_SIZE_L          (126),
		.OUT_PKT_RESPONSE_STATUS_H     (159),
		.OUT_PKT_RESPONSE_STATUS_L     (158),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (130),
		.OUT_PKT_BURST_TYPE_L          (129),
		.OUT_PKT_ORI_BURST_SIZE_L      (160),
		.OUT_PKT_ORI_BURST_SIZE_H      (162),
		.OUT_ST_DATA_W                 (163),
		.ST_CHANNEL_W                  (3),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter (
		.clk                  (sys_sdram_pll_sys_clk_clk),                                                        //       clk.clk
		.reset                (vide_dma_controller_reset_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.in_valid             (rsp_demux_002_src0_valid),                                                         //      sink.valid
		.in_channel           (rsp_demux_002_src0_channel),                                                       //          .channel
		.in_startofpacket     (rsp_demux_002_src0_startofpacket),                                                 //          .startofpacket
		.in_endofpacket       (rsp_demux_002_src0_endofpacket),                                                   //          .endofpacket
		.in_ready             (rsp_demux_002_src0_ready),                                                         //          .ready
		.in_data              (rsp_demux_002_src0_data),                                                          //          .data
		.out_endofpacket      (histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_data),          //          .data
		.out_channel          (histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (histogram_memory_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (81),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (89),
		.IN_PKT_BURSTWRAP_L            (82),
		.IN_PKT_BURST_SIZE_H           (92),
		.IN_PKT_BURST_SIZE_L           (90),
		.IN_PKT_RESPONSE_STATUS_H      (123),
		.IN_PKT_RESPONSE_STATUS_L      (122),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (94),
		.IN_PKT_BURST_TYPE_L           (93),
		.IN_PKT_ORI_BURST_SIZE_L       (124),
		.IN_PKT_ORI_BURST_SIZE_H       (126),
		.IN_ST_DATA_W                  (127),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (117),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (128),
		.OUT_PKT_BURST_SIZE_L          (126),
		.OUT_PKT_RESPONSE_STATUS_H     (159),
		.OUT_PKT_RESPONSE_STATUS_L     (158),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (130),
		.OUT_PKT_BURST_TYPE_L          (129),
		.OUT_PKT_ORI_BURST_SIZE_L      (160),
		.OUT_PKT_ORI_BURST_SIZE_H      (162),
		.OUT_ST_DATA_W                 (163),
		.ST_CHANNEL_W                  (3),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1)
	) histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter (
		.clk                  (sys_sdram_pll_sys_clk_clk),                                                        //       clk.clk
		.reset                (vide_dma_controller_reset_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.in_valid             (rsp_demux_002_src1_valid),                                                         //      sink.valid
		.in_channel           (rsp_demux_002_src1_channel),                                                       //          .channel
		.in_startofpacket     (rsp_demux_002_src1_startofpacket),                                                 //          .startofpacket
		.in_endofpacket       (rsp_demux_002_src1_endofpacket),                                                   //          .endofpacket
		.in_ready             (rsp_demux_002_src1_ready),                                                         //          .ready
		.in_data              (rsp_demux_002_src1_data),                                                          //          .data
		.out_endofpacket      (histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_data),          //          .data
		.out_channel          (histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (histogram_memory_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                            // (terminated)
	);

	VideoBox_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (sys_sdram_pll_sys_clk_clk),                             // in_clk_0.clk
		.in_rst_0_reset (vide_dma_controller_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (sdram_controller_s1_agent_rdata_fifo_out_data),         //     in_0.data
		.in_0_valid     (sdram_controller_s1_agent_rdata_fifo_out_valid),        //         .valid
		.in_0_ready     (sdram_controller_s1_agent_rdata_fifo_out_ready),        //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                          //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                         //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                         //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                          //         .error
	);

	VideoBox_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (sys_sdram_pll_sys_clk_clk),                             // in_clk_0.clk
		.in_rst_0_reset (vide_dma_controller_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (affine_matrix_s1_agent_rdata_fifo_out_data),            //     in_0.data
		.in_0_valid     (affine_matrix_s1_agent_rdata_fifo_out_valid),           //         .valid
		.in_0_ready     (affine_matrix_s1_agent_rdata_fifo_out_ready),           //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),                      //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),                     //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),                     //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)                      //         .error
	);

	VideoBox_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (sys_sdram_pll_sys_clk_clk),                             // in_clk_0.clk
		.in_rst_0_reset (vide_dma_controller_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (histogram_memory_s1_agent_rdata_fifo_out_data),         //     in_0.data
		.in_0_valid     (histogram_memory_s1_agent_rdata_fifo_out_valid),        //         .valid
		.in_0_ready     (histogram_memory_s1_agent_rdata_fifo_out_ready),        //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),                      //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),                     //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),                     //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)                      //         .error
	);

endmodule
