
UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002898  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08002a7c  08002a7c  00012a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b4c  08002b4c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002b4c  08002b4c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b4c  08002b4c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b4c  08002b4c  00012b4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b50  08002b50  00012b50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002b54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  20000070  08002bc4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  08002bc4  000202f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005c3b  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000174e  00000000  00000000  00025cd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f0  00000000  00000000  00027428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000648  00000000  00000000  00027b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019d9c  00000000  00000000  00028160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000825f  00000000  00000000  00041efc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009188d  00000000  00000000  0004a15b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000db9e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000222c  00000000  00000000  000dba38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	08002a64 	.word	0x08002a64

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	08002a64 	.word	0x08002a64

08000224 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b088      	sub	sp, #32
 8000228:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800022a:	f107 0310 	add.w	r3, r7, #16
 800022e:	2200      	movs	r2, #0
 8000230:	601a      	str	r2, [r3, #0]
 8000232:	605a      	str	r2, [r3, #4]
 8000234:	609a      	str	r2, [r3, #8]
 8000236:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000238:	4b27      	ldr	r3, [pc, #156]	; (80002d8 <MX_GPIO_Init+0xb4>)
 800023a:	699b      	ldr	r3, [r3, #24]
 800023c:	4a26      	ldr	r2, [pc, #152]	; (80002d8 <MX_GPIO_Init+0xb4>)
 800023e:	f043 0310 	orr.w	r3, r3, #16
 8000242:	6193      	str	r3, [r2, #24]
 8000244:	4b24      	ldr	r3, [pc, #144]	; (80002d8 <MX_GPIO_Init+0xb4>)
 8000246:	699b      	ldr	r3, [r3, #24]
 8000248:	f003 0310 	and.w	r3, r3, #16
 800024c:	60fb      	str	r3, [r7, #12]
 800024e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000250:	4b21      	ldr	r3, [pc, #132]	; (80002d8 <MX_GPIO_Init+0xb4>)
 8000252:	699b      	ldr	r3, [r3, #24]
 8000254:	4a20      	ldr	r2, [pc, #128]	; (80002d8 <MX_GPIO_Init+0xb4>)
 8000256:	f043 0320 	orr.w	r3, r3, #32
 800025a:	6193      	str	r3, [r2, #24]
 800025c:	4b1e      	ldr	r3, [pc, #120]	; (80002d8 <MX_GPIO_Init+0xb4>)
 800025e:	699b      	ldr	r3, [r3, #24]
 8000260:	f003 0320 	and.w	r3, r3, #32
 8000264:	60bb      	str	r3, [r7, #8]
 8000266:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000268:	4b1b      	ldr	r3, [pc, #108]	; (80002d8 <MX_GPIO_Init+0xb4>)
 800026a:	699b      	ldr	r3, [r3, #24]
 800026c:	4a1a      	ldr	r2, [pc, #104]	; (80002d8 <MX_GPIO_Init+0xb4>)
 800026e:	f043 0304 	orr.w	r3, r3, #4
 8000272:	6193      	str	r3, [r2, #24]
 8000274:	4b18      	ldr	r3, [pc, #96]	; (80002d8 <MX_GPIO_Init+0xb4>)
 8000276:	699b      	ldr	r3, [r3, #24]
 8000278:	f003 0304 	and.w	r3, r3, #4
 800027c:	607b      	str	r3, [r7, #4]
 800027e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 8000280:	2201      	movs	r2, #1
 8000282:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000286:	4815      	ldr	r0, [pc, #84]	; (80002dc <MX_GPIO_Init+0xb8>)
 8000288:	f000 fdc6 	bl	8000e18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800028c:	2201      	movs	r2, #1
 800028e:	2104      	movs	r1, #4
 8000290:	4813      	ldr	r0, [pc, #76]	; (80002e0 <MX_GPIO_Init+0xbc>)
 8000292:	f000 fdc1 	bl	8000e18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8000296:	f44f 7380 	mov.w	r3, #256	; 0x100
 800029a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800029c:	2301      	movs	r3, #1
 800029e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002a0:	2300      	movs	r3, #0
 80002a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80002a4:	2301      	movs	r3, #1
 80002a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 80002a8:	f107 0310 	add.w	r3, r7, #16
 80002ac:	4619      	mov	r1, r3
 80002ae:	480b      	ldr	r0, [pc, #44]	; (80002dc <MX_GPIO_Init+0xb8>)
 80002b0:	f000 fc1e 	bl	8000af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80002b4:	2304      	movs	r3, #4
 80002b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002b8:	2301      	movs	r3, #1
 80002ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002bc:	2300      	movs	r3, #0
 80002be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80002c0:	2301      	movs	r3, #1
 80002c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80002c4:	f107 0310 	add.w	r3, r7, #16
 80002c8:	4619      	mov	r1, r3
 80002ca:	4805      	ldr	r0, [pc, #20]	; (80002e0 <MX_GPIO_Init+0xbc>)
 80002cc:	f000 fc10 	bl	8000af0 <HAL_GPIO_Init>

}
 80002d0:	bf00      	nop
 80002d2:	3720      	adds	r7, #32
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	40021000 	.word	0x40021000
 80002dc:	40010800 	.word	0x40010800
 80002e0:	40011400 	.word	0x40011400

080002e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002e8:	f000 fa92 	bl	8000810 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ec:	f000 f80a 	bl	8000304 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002f0:	f7ff ff98 	bl	8000224 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80002f4:	f000 f9de 	bl	80006b4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

//  HAL_UART_Transmit(&huart1,"UART1_OK!\r\n",strlen("UART1_OK!\r\n"),0xffff);
  printf("UART1_OK!\r\n");
 80002f8:	4801      	ldr	r0, [pc, #4]	; (8000300 <main+0x1c>)
 80002fa:	f001 fc2f 	bl	8001b5c <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002fe:	e7fe      	b.n	80002fe <main+0x1a>
 8000300:	08002a7c 	.word	0x08002a7c

08000304 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b090      	sub	sp, #64	; 0x40
 8000308:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800030a:	f107 0318 	add.w	r3, r7, #24
 800030e:	2228      	movs	r2, #40	; 0x28
 8000310:	2100      	movs	r1, #0
 8000312:	4618      	mov	r0, r3
 8000314:	f001 fb94 	bl	8001a40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000318:	1d3b      	adds	r3, r7, #4
 800031a:	2200      	movs	r2, #0
 800031c:	601a      	str	r2, [r3, #0]
 800031e:	605a      	str	r2, [r3, #4]
 8000320:	609a      	str	r2, [r3, #8]
 8000322:	60da      	str	r2, [r3, #12]
 8000324:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000326:	2301      	movs	r3, #1
 8000328:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800032a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800032e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000330:	2300      	movs	r3, #0
 8000332:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000334:	2301      	movs	r3, #1
 8000336:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000338:	2302      	movs	r3, #2
 800033a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800033c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000340:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000342:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000346:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000348:	f107 0318 	add.w	r3, r7, #24
 800034c:	4618      	mov	r0, r3
 800034e:	f000 fd7b 	bl	8000e48 <HAL_RCC_OscConfig>
 8000352:	4603      	mov	r3, r0
 8000354:	2b00      	cmp	r3, #0
 8000356:	d001      	beq.n	800035c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000358:	f000 f819 	bl	800038e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800035c:	230f      	movs	r3, #15
 800035e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000360:	2302      	movs	r3, #2
 8000362:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000364:	2300      	movs	r3, #0
 8000366:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000368:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800036c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800036e:	2300      	movs	r3, #0
 8000370:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000372:	1d3b      	adds	r3, r7, #4
 8000374:	2102      	movs	r1, #2
 8000376:	4618      	mov	r0, r3
 8000378:	f000 ffe8 	bl	800134c <HAL_RCC_ClockConfig>
 800037c:	4603      	mov	r3, r0
 800037e:	2b00      	cmp	r3, #0
 8000380:	d001      	beq.n	8000386 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000382:	f000 f804 	bl	800038e <Error_Handler>
  }
}
 8000386:	bf00      	nop
 8000388:	3740      	adds	r7, #64	; 0x40
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}

0800038e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800038e:	b480      	push	{r7}
 8000390:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000392:	b672      	cpsid	i
}
 8000394:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000396:	e7fe      	b.n	8000396 <Error_Handler+0x8>

08000398 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b084      	sub	sp, #16
 800039c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800039e:	4b16      	ldr	r3, [pc, #88]	; (80003f8 <HAL_MspInit+0x60>)
 80003a0:	699b      	ldr	r3, [r3, #24]
 80003a2:	4a15      	ldr	r2, [pc, #84]	; (80003f8 <HAL_MspInit+0x60>)
 80003a4:	f043 0301 	orr.w	r3, r3, #1
 80003a8:	6193      	str	r3, [r2, #24]
 80003aa:	4b13      	ldr	r3, [pc, #76]	; (80003f8 <HAL_MspInit+0x60>)
 80003ac:	699b      	ldr	r3, [r3, #24]
 80003ae:	f003 0301 	and.w	r3, r3, #1
 80003b2:	60bb      	str	r3, [r7, #8]
 80003b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003b6:	4b10      	ldr	r3, [pc, #64]	; (80003f8 <HAL_MspInit+0x60>)
 80003b8:	69db      	ldr	r3, [r3, #28]
 80003ba:	4a0f      	ldr	r2, [pc, #60]	; (80003f8 <HAL_MspInit+0x60>)
 80003bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003c0:	61d3      	str	r3, [r2, #28]
 80003c2:	4b0d      	ldr	r3, [pc, #52]	; (80003f8 <HAL_MspInit+0x60>)
 80003c4:	69db      	ldr	r3, [r3, #28]
 80003c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003ca:	607b      	str	r3, [r7, #4]
 80003cc:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80003ce:	2005      	movs	r0, #5
 80003d0:	f000 fb4c 	bl	8000a6c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003d4:	4b09      	ldr	r3, [pc, #36]	; (80003fc <HAL_MspInit+0x64>)
 80003d6:	685b      	ldr	r3, [r3, #4]
 80003d8:	60fb      	str	r3, [r7, #12]
 80003da:	68fb      	ldr	r3, [r7, #12]
 80003dc:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003e0:	60fb      	str	r3, [r7, #12]
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003e8:	60fb      	str	r3, [r7, #12]
 80003ea:	4a04      	ldr	r2, [pc, #16]	; (80003fc <HAL_MspInit+0x64>)
 80003ec:	68fb      	ldr	r3, [r7, #12]
 80003ee:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003f0:	bf00      	nop
 80003f2:	3710      	adds	r7, #16
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	40021000 	.word	0x40021000
 80003fc:	40010000 	.word	0x40010000

08000400 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000404:	e7fe      	b.n	8000404 <NMI_Handler+0x4>

08000406 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000406:	b480      	push	{r7}
 8000408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800040a:	e7fe      	b.n	800040a <HardFault_Handler+0x4>

0800040c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000410:	e7fe      	b.n	8000410 <MemManage_Handler+0x4>

08000412 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000412:	b480      	push	{r7}
 8000414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000416:	e7fe      	b.n	8000416 <BusFault_Handler+0x4>

08000418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800041c:	e7fe      	b.n	800041c <UsageFault_Handler+0x4>

0800041e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800041e:	b480      	push	{r7}
 8000420:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000422:	bf00      	nop
 8000424:	46bd      	mov	sp, r7
 8000426:	bc80      	pop	{r7}
 8000428:	4770      	bx	lr

0800042a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800042a:	b480      	push	{r7}
 800042c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800042e:	bf00      	nop
 8000430:	46bd      	mov	sp, r7
 8000432:	bc80      	pop	{r7}
 8000434:	4770      	bx	lr

08000436 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000436:	b480      	push	{r7}
 8000438:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800043a:	bf00      	nop
 800043c:	46bd      	mov	sp, r7
 800043e:	bc80      	pop	{r7}
 8000440:	4770      	bx	lr

08000442 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000442:	b580      	push	{r7, lr}
 8000444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000446:	f000 fa29 	bl	800089c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800044a:	bf00      	nop
 800044c:	bd80      	pop	{r7, pc}
	...

08000450 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(__HAL_UART_GET_FLAG(&huart1,UART_FLAG_RXNE) != RESET)	//接收中断
 8000456:	4b36      	ldr	r3, [pc, #216]	; (8000530 <USART1_IRQHandler+0xe0>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	f003 0320 	and.w	r3, r3, #32
 8000460:	2b20      	cmp	r3, #32
 8000462:	d12a      	bne.n	80004ba <USART1_IRQHandler+0x6a>
	{
		if(uart1_drive.index < RXBUFFER_LEN)
 8000464:	4b33      	ldr	r3, [pc, #204]	; (8000534 <USART1_IRQHandler+0xe4>)
 8000466:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800046a:	2bff      	cmp	r3, #255	; 0xff
 800046c:	d825      	bhi.n	80004ba <USART1_IRQHandler+0x6a>
		{
			uart1_drive.RXBuffer[uart1_drive.index] = huart1.Instance->DR;
 800046e:	4b30      	ldr	r3, [pc, #192]	; (8000530 <USART1_IRQHandler+0xe0>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	685a      	ldr	r2, [r3, #4]
 8000474:	4b2f      	ldr	r3, [pc, #188]	; (8000534 <USART1_IRQHandler+0xe4>)
 8000476:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800047a:	b2d1      	uxtb	r1, r2
 800047c:	4a2d      	ldr	r2, [pc, #180]	; (8000534 <USART1_IRQHandler+0xe4>)
 800047e:	4413      	add	r3, r2
 8000480:	460a      	mov	r2, r1
 8000482:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
			uart1_drive.index++;
 8000486:	4b2b      	ldr	r3, [pc, #172]	; (8000534 <USART1_IRQHandler+0xe4>)
 8000488:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800048c:	3301      	adds	r3, #1
 800048e:	4a29      	ldr	r2, [pc, #164]	; (8000534 <USART1_IRQHandler+0xe4>)
 8000490:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204

			HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000494:	2200      	movs	r2, #0
 8000496:	f44f 7180 	mov.w	r1, #256	; 0x100
 800049a:	4827      	ldr	r0, [pc, #156]	; (8000538 <USART1_IRQHandler+0xe8>)
 800049c:	f000 fcbc 	bl	8000e18 <HAL_GPIO_WritePin>

			__HAL_UART_CLEAR_FLAG(&huart1,UART_FLAG_RXNE);	//清UART_FLAG_RXNE标志位
 80004a0:	4b23      	ldr	r3, [pc, #140]	; (8000530 <USART1_IRQHandler+0xe0>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	f06f 0220 	mvn.w	r2, #32
 80004a8:	601a      	str	r2, [r3, #0]
		    __HAL_UART_ENABLE_IT(&huart1,UART_IT_IDLE);	//开始空闲总断
 80004aa:	4b21      	ldr	r3, [pc, #132]	; (8000530 <USART1_IRQHandler+0xe0>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	68da      	ldr	r2, [r3, #12]
 80004b0:	4b1f      	ldr	r3, [pc, #124]	; (8000530 <USART1_IRQHandler+0xe0>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	f042 0210 	orr.w	r2, r2, #16
 80004b8:	60da      	str	r2, [r3, #12]
		}
	}

	if(__HAL_UART_GET_FLAG(&huart1,UART_FLAG_IDLE) != RESET)	//空闲中断
 80004ba:	4b1d      	ldr	r3, [pc, #116]	; (8000530 <USART1_IRQHandler+0xe0>)
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	f003 0310 	and.w	r3, r3, #16
 80004c4:	2b10      	cmp	r3, #16
 80004c6:	d12e      	bne.n	8000526 <USART1_IRQHandler+0xd6>
	{
		uart1_drive.length = uart1_drive.index;
 80004c8:	4b1a      	ldr	r3, [pc, #104]	; (8000534 <USART1_IRQHandler+0xe4>)
 80004ca:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80004ce:	4a19      	ldr	r2, [pc, #100]	; (8000534 <USART1_IRQHandler+0xe4>)
 80004d0:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
		uart1_drive.index = 0;
 80004d4:	4b17      	ldr	r3, [pc, #92]	; (8000534 <USART1_IRQHandler+0xe4>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

//		HAL_UART_Transmit(&huart1,uart1_drive.RXBuffer,uart1_drive.length,0xffff);
		printf("%s",uart1_drive.RXBuffer);
 80004dc:	4917      	ldr	r1, [pc, #92]	; (800053c <USART1_IRQHandler+0xec>)
 80004de:	4818      	ldr	r0, [pc, #96]	; (8000540 <USART1_IRQHandler+0xf0>)
 80004e0:	f001 fab6 	bl	8001a50 <iprintf>
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 80004e4:	2201      	movs	r2, #1
 80004e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004ea:	4813      	ldr	r0, [pc, #76]	; (8000538 <USART1_IRQHandler+0xe8>)
 80004ec:	f000 fc94 	bl	8000e18 <HAL_GPIO_WritePin>
		memset(uart1_drive.RXBuffer,0,uart1_drive.length);
 80004f0:	4b10      	ldr	r3, [pc, #64]	; (8000534 <USART1_IRQHandler+0xe4>)
 80004f2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80004f6:	461a      	mov	r2, r3
 80004f8:	2100      	movs	r1, #0
 80004fa:	4810      	ldr	r0, [pc, #64]	; (800053c <USART1_IRQHandler+0xec>)
 80004fc:	f001 faa0 	bl	8001a40 <memset>

		__HAL_UART_CLEAR_IDLEFLAG(&huart1);//清除标志位
 8000500:	2300      	movs	r3, #0
 8000502:	607b      	str	r3, [r7, #4]
 8000504:	4b0a      	ldr	r3, [pc, #40]	; (8000530 <USART1_IRQHandler+0xe0>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	607b      	str	r3, [r7, #4]
 800050c:	4b08      	ldr	r3, [pc, #32]	; (8000530 <USART1_IRQHandler+0xe0>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	685b      	ldr	r3, [r3, #4]
 8000512:	607b      	str	r3, [r7, #4]
 8000514:	687b      	ldr	r3, [r7, #4]
		 __HAL_UART_DISABLE_IT(&huart1,UART_IT_IDLE);	//关闭空闲总断
 8000516:	4b06      	ldr	r3, [pc, #24]	; (8000530 <USART1_IRQHandler+0xe0>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	68da      	ldr	r2, [r3, #12]
 800051c:	4b04      	ldr	r3, [pc, #16]	; (8000530 <USART1_IRQHandler+0xe0>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	f022 0210 	bic.w	r2, r2, #16
 8000524:	60da      	str	r2, [r3, #12]
//  HAL_UART_IRQHandler(&huart1);	//不需要，已经自己写了

  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000526:	bf00      	nop
 8000528:	3708      	adds	r7, #8
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	20000298 	.word	0x20000298
 8000534:	20000090 	.word	0x20000090
 8000538:	40010800 	.word	0x40010800
 800053c:	20000190 	.word	0x20000190
 8000540:	08002a88 	.word	0x08002a88

08000544 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b086      	sub	sp, #24
 8000548:	af00      	add	r7, sp, #0
 800054a:	60f8      	str	r0, [r7, #12]
 800054c:	60b9      	str	r1, [r7, #8]
 800054e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000550:	2300      	movs	r3, #0
 8000552:	617b      	str	r3, [r7, #20]
 8000554:	e00a      	b.n	800056c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000556:	f3af 8000 	nop.w
 800055a:	4601      	mov	r1, r0
 800055c:	68bb      	ldr	r3, [r7, #8]
 800055e:	1c5a      	adds	r2, r3, #1
 8000560:	60ba      	str	r2, [r7, #8]
 8000562:	b2ca      	uxtb	r2, r1
 8000564:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000566:	697b      	ldr	r3, [r7, #20]
 8000568:	3301      	adds	r3, #1
 800056a:	617b      	str	r3, [r7, #20]
 800056c:	697a      	ldr	r2, [r7, #20]
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	429a      	cmp	r2, r3
 8000572:	dbf0      	blt.n	8000556 <_read+0x12>
  }

  return len;
 8000574:	687b      	ldr	r3, [r7, #4]
}
 8000576:	4618      	mov	r0, r3
 8000578:	3718      	adds	r7, #24
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}

0800057e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800057e:	b580      	push	{r7, lr}
 8000580:	b086      	sub	sp, #24
 8000582:	af00      	add	r7, sp, #0
 8000584:	60f8      	str	r0, [r7, #12]
 8000586:	60b9      	str	r1, [r7, #8]
 8000588:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800058a:	2300      	movs	r3, #0
 800058c:	617b      	str	r3, [r7, #20]
 800058e:	e009      	b.n	80005a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000590:	68bb      	ldr	r3, [r7, #8]
 8000592:	1c5a      	adds	r2, r3, #1
 8000594:	60ba      	str	r2, [r7, #8]
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	4618      	mov	r0, r3
 800059a:	f000 f879 	bl	8000690 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800059e:	697b      	ldr	r3, [r7, #20]
 80005a0:	3301      	adds	r3, #1
 80005a2:	617b      	str	r3, [r7, #20]
 80005a4:	697a      	ldr	r2, [r7, #20]
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	429a      	cmp	r2, r3
 80005aa:	dbf1      	blt.n	8000590 <_write+0x12>
  }
  return len;
 80005ac:	687b      	ldr	r3, [r7, #4]
}
 80005ae:	4618      	mov	r0, r3
 80005b0:	3718      	adds	r7, #24
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}

080005b6 <_close>:

int _close(int file)
{
 80005b6:	b480      	push	{r7}
 80005b8:	b083      	sub	sp, #12
 80005ba:	af00      	add	r7, sp, #0
 80005bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80005be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	370c      	adds	r7, #12
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bc80      	pop	{r7}
 80005ca:	4770      	bx	lr

080005cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80005d6:	683b      	ldr	r3, [r7, #0]
 80005d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80005dc:	605a      	str	r2, [r3, #4]
  return 0;
 80005de:	2300      	movs	r3, #0
}
 80005e0:	4618      	mov	r0, r3
 80005e2:	370c      	adds	r7, #12
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bc80      	pop	{r7}
 80005e8:	4770      	bx	lr

080005ea <_isatty>:

int _isatty(int file)
{
 80005ea:	b480      	push	{r7}
 80005ec:	b083      	sub	sp, #12
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80005f2:	2301      	movs	r3, #1
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	370c      	adds	r7, #12
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bc80      	pop	{r7}
 80005fc:	4770      	bx	lr

080005fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80005fe:	b480      	push	{r7}
 8000600:	b085      	sub	sp, #20
 8000602:	af00      	add	r7, sp, #0
 8000604:	60f8      	str	r0, [r7, #12]
 8000606:	60b9      	str	r1, [r7, #8]
 8000608:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800060a:	2300      	movs	r3, #0
}
 800060c:	4618      	mov	r0, r3
 800060e:	3714      	adds	r7, #20
 8000610:	46bd      	mov	sp, r7
 8000612:	bc80      	pop	{r7}
 8000614:	4770      	bx	lr
	...

08000618 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b086      	sub	sp, #24
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000620:	4a14      	ldr	r2, [pc, #80]	; (8000674 <_sbrk+0x5c>)
 8000622:	4b15      	ldr	r3, [pc, #84]	; (8000678 <_sbrk+0x60>)
 8000624:	1ad3      	subs	r3, r2, r3
 8000626:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000628:	697b      	ldr	r3, [r7, #20]
 800062a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800062c:	4b13      	ldr	r3, [pc, #76]	; (800067c <_sbrk+0x64>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	2b00      	cmp	r3, #0
 8000632:	d102      	bne.n	800063a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000634:	4b11      	ldr	r3, [pc, #68]	; (800067c <_sbrk+0x64>)
 8000636:	4a12      	ldr	r2, [pc, #72]	; (8000680 <_sbrk+0x68>)
 8000638:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800063a:	4b10      	ldr	r3, [pc, #64]	; (800067c <_sbrk+0x64>)
 800063c:	681a      	ldr	r2, [r3, #0]
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	4413      	add	r3, r2
 8000642:	693a      	ldr	r2, [r7, #16]
 8000644:	429a      	cmp	r2, r3
 8000646:	d207      	bcs.n	8000658 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000648:	f001 f9d0 	bl	80019ec <__errno>
 800064c:	4603      	mov	r3, r0
 800064e:	220c      	movs	r2, #12
 8000650:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000652:	f04f 33ff 	mov.w	r3, #4294967295
 8000656:	e009      	b.n	800066c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000658:	4b08      	ldr	r3, [pc, #32]	; (800067c <_sbrk+0x64>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800065e:	4b07      	ldr	r3, [pc, #28]	; (800067c <_sbrk+0x64>)
 8000660:	681a      	ldr	r2, [r3, #0]
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	4413      	add	r3, r2
 8000666:	4a05      	ldr	r2, [pc, #20]	; (800067c <_sbrk+0x64>)
 8000668:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800066a:	68fb      	ldr	r3, [r7, #12]
}
 800066c:	4618      	mov	r0, r3
 800066e:	3718      	adds	r7, #24
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	2000c000 	.word	0x2000c000
 8000678:	00000400 	.word	0x00000400
 800067c:	2000008c 	.word	0x2000008c
 8000680:	200002f0 	.word	0x200002f0

08000684 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000688:	bf00      	nop
 800068a:	46bd      	mov	sp, r7
 800068c:	bc80      	pop	{r7}
 800068e:	4770      	bx	lr

08000690 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8000698:	1d39      	adds	r1, r7, #4
 800069a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800069e:	2201      	movs	r2, #1
 80006a0:	4803      	ldr	r0, [pc, #12]	; (80006b0 <__io_putchar+0x20>)
 80006a2:	f001 f838 	bl	8001716 <HAL_UART_Transmit>
  return ch;
 80006a6:	687b      	ldr	r3, [r7, #4]
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	3708      	adds	r7, #8
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	20000298 	.word	0x20000298

080006b4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006b8:	4b11      	ldr	r3, [pc, #68]	; (8000700 <MX_USART1_UART_Init+0x4c>)
 80006ba:	4a12      	ldr	r2, [pc, #72]	; (8000704 <MX_USART1_UART_Init+0x50>)
 80006bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80006be:	4b10      	ldr	r3, [pc, #64]	; (8000700 <MX_USART1_UART_Init+0x4c>)
 80006c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006c6:	4b0e      	ldr	r3, [pc, #56]	; (8000700 <MX_USART1_UART_Init+0x4c>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006cc:	4b0c      	ldr	r3, [pc, #48]	; (8000700 <MX_USART1_UART_Init+0x4c>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006d2:	4b0b      	ldr	r3, [pc, #44]	; (8000700 <MX_USART1_UART_Init+0x4c>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006d8:	4b09      	ldr	r3, [pc, #36]	; (8000700 <MX_USART1_UART_Init+0x4c>)
 80006da:	220c      	movs	r2, #12
 80006dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006de:	4b08      	ldr	r3, [pc, #32]	; (8000700 <MX_USART1_UART_Init+0x4c>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e4:	4b06      	ldr	r3, [pc, #24]	; (8000700 <MX_USART1_UART_Init+0x4c>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006ea:	4805      	ldr	r0, [pc, #20]	; (8000700 <MX_USART1_UART_Init+0x4c>)
 80006ec:	f000 ffc6 	bl	800167c <HAL_UART_Init>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80006f6:	f7ff fe4a 	bl	800038e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006fa:	bf00      	nop
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	20000298 	.word	0x20000298
 8000704:	40013800 	.word	0x40013800

08000708 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b088      	sub	sp, #32
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000710:	f107 0310 	add.w	r3, r7, #16
 8000714:	2200      	movs	r2, #0
 8000716:	601a      	str	r2, [r3, #0]
 8000718:	605a      	str	r2, [r3, #4]
 800071a:	609a      	str	r2, [r3, #8]
 800071c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	4a24      	ldr	r2, [pc, #144]	; (80007b4 <HAL_UART_MspInit+0xac>)
 8000724:	4293      	cmp	r3, r2
 8000726:	d141      	bne.n	80007ac <HAL_UART_MspInit+0xa4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000728:	4b23      	ldr	r3, [pc, #140]	; (80007b8 <HAL_UART_MspInit+0xb0>)
 800072a:	699b      	ldr	r3, [r3, #24]
 800072c:	4a22      	ldr	r2, [pc, #136]	; (80007b8 <HAL_UART_MspInit+0xb0>)
 800072e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000732:	6193      	str	r3, [r2, #24]
 8000734:	4b20      	ldr	r3, [pc, #128]	; (80007b8 <HAL_UART_MspInit+0xb0>)
 8000736:	699b      	ldr	r3, [r3, #24]
 8000738:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800073c:	60fb      	str	r3, [r7, #12]
 800073e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000740:	4b1d      	ldr	r3, [pc, #116]	; (80007b8 <HAL_UART_MspInit+0xb0>)
 8000742:	699b      	ldr	r3, [r3, #24]
 8000744:	4a1c      	ldr	r2, [pc, #112]	; (80007b8 <HAL_UART_MspInit+0xb0>)
 8000746:	f043 0304 	orr.w	r3, r3, #4
 800074a:	6193      	str	r3, [r2, #24]
 800074c:	4b1a      	ldr	r3, [pc, #104]	; (80007b8 <HAL_UART_MspInit+0xb0>)
 800074e:	699b      	ldr	r3, [r3, #24]
 8000750:	f003 0304 	and.w	r3, r3, #4
 8000754:	60bb      	str	r3, [r7, #8]
 8000756:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000758:	f44f 7300 	mov.w	r3, #512	; 0x200
 800075c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800075e:	2302      	movs	r3, #2
 8000760:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000762:	2303      	movs	r3, #3
 8000764:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000766:	f107 0310 	add.w	r3, r7, #16
 800076a:	4619      	mov	r1, r3
 800076c:	4813      	ldr	r0, [pc, #76]	; (80007bc <HAL_UART_MspInit+0xb4>)
 800076e:	f000 f9bf 	bl	8000af0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000772:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000776:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000778:	2300      	movs	r3, #0
 800077a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	2300      	movs	r3, #0
 800077e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000780:	f107 0310 	add.w	r3, r7, #16
 8000784:	4619      	mov	r1, r3
 8000786:	480d      	ldr	r0, [pc, #52]	; (80007bc <HAL_UART_MspInit+0xb4>)
 8000788:	f000 f9b2 	bl	8000af0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 1);
 800078c:	2201      	movs	r2, #1
 800078e:	2100      	movs	r1, #0
 8000790:	2025      	movs	r0, #37	; 0x25
 8000792:	f000 f976 	bl	8000a82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000796:	2025      	movs	r0, #37	; 0x25
 8000798:	f000 f98f 	bl	8000aba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

    __HAL_UART_ENABLE_IT(&huart1,UART_IT_RXNE);	//开始接受总断
 800079c:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <HAL_UART_MspInit+0xb8>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	68da      	ldr	r2, [r3, #12]
 80007a2:	4b07      	ldr	r3, [pc, #28]	; (80007c0 <HAL_UART_MspInit+0xb8>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	f042 0220 	orr.w	r2, r2, #32
 80007aa:	60da      	str	r2, [r3, #12]

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80007ac:	bf00      	nop
 80007ae:	3720      	adds	r7, #32
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	40013800 	.word	0x40013800
 80007b8:	40021000 	.word	0x40021000
 80007bc:	40010800 	.word	0x40010800
 80007c0:	20000298 	.word	0x20000298

080007c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007c4:	480c      	ldr	r0, [pc, #48]	; (80007f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80007c6:	490d      	ldr	r1, [pc, #52]	; (80007fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80007c8:	4a0d      	ldr	r2, [pc, #52]	; (8000800 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80007ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007cc:	e002      	b.n	80007d4 <LoopCopyDataInit>

080007ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007d2:	3304      	adds	r3, #4

080007d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007d8:	d3f9      	bcc.n	80007ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007da:	4a0a      	ldr	r2, [pc, #40]	; (8000804 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80007dc:	4c0a      	ldr	r4, [pc, #40]	; (8000808 <LoopFillZerobss+0x22>)
  movs r3, #0
 80007de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007e0:	e001      	b.n	80007e6 <LoopFillZerobss>

080007e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007e4:	3204      	adds	r2, #4

080007e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007e8:	d3fb      	bcc.n	80007e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80007ea:	f7ff ff4b 	bl	8000684 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80007ee:	f001 f903 	bl	80019f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007f2:	f7ff fd77 	bl	80002e4 <main>
  bx lr
 80007f6:	4770      	bx	lr
  ldr r0, =_sdata
 80007f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007fc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000800:	08002b54 	.word	0x08002b54
  ldr r2, =_sbss
 8000804:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000808:	200002f0 	.word	0x200002f0

0800080c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800080c:	e7fe      	b.n	800080c <ADC1_2_IRQHandler>
	...

08000810 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000814:	4b08      	ldr	r3, [pc, #32]	; (8000838 <HAL_Init+0x28>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4a07      	ldr	r2, [pc, #28]	; (8000838 <HAL_Init+0x28>)
 800081a:	f043 0310 	orr.w	r3, r3, #16
 800081e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000820:	2003      	movs	r0, #3
 8000822:	f000 f923 	bl	8000a6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000826:	2003      	movs	r0, #3
 8000828:	f000 f808 	bl	800083c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800082c:	f7ff fdb4 	bl	8000398 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000830:	2300      	movs	r3, #0
}
 8000832:	4618      	mov	r0, r3
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	40022000 	.word	0x40022000

0800083c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000844:	4b12      	ldr	r3, [pc, #72]	; (8000890 <HAL_InitTick+0x54>)
 8000846:	681a      	ldr	r2, [r3, #0]
 8000848:	4b12      	ldr	r3, [pc, #72]	; (8000894 <HAL_InitTick+0x58>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	4619      	mov	r1, r3
 800084e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000852:	fbb3 f3f1 	udiv	r3, r3, r1
 8000856:	fbb2 f3f3 	udiv	r3, r2, r3
 800085a:	4618      	mov	r0, r3
 800085c:	f000 f93b 	bl	8000ad6 <HAL_SYSTICK_Config>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000866:	2301      	movs	r3, #1
 8000868:	e00e      	b.n	8000888 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	2b0f      	cmp	r3, #15
 800086e:	d80a      	bhi.n	8000886 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000870:	2200      	movs	r2, #0
 8000872:	6879      	ldr	r1, [r7, #4]
 8000874:	f04f 30ff 	mov.w	r0, #4294967295
 8000878:	f000 f903 	bl	8000a82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800087c:	4a06      	ldr	r2, [pc, #24]	; (8000898 <HAL_InitTick+0x5c>)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000882:	2300      	movs	r3, #0
 8000884:	e000      	b.n	8000888 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000886:	2301      	movs	r3, #1
}
 8000888:	4618      	mov	r0, r3
 800088a:	3708      	adds	r7, #8
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20000000 	.word	0x20000000
 8000894:	20000008 	.word	0x20000008
 8000898:	20000004 	.word	0x20000004

0800089c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008a0:	4b05      	ldr	r3, [pc, #20]	; (80008b8 <HAL_IncTick+0x1c>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	461a      	mov	r2, r3
 80008a6:	4b05      	ldr	r3, [pc, #20]	; (80008bc <HAL_IncTick+0x20>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	4413      	add	r3, r2
 80008ac:	4a03      	ldr	r2, [pc, #12]	; (80008bc <HAL_IncTick+0x20>)
 80008ae:	6013      	str	r3, [r2, #0]
}
 80008b0:	bf00      	nop
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr
 80008b8:	20000008 	.word	0x20000008
 80008bc:	200002dc 	.word	0x200002dc

080008c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  return uwTick;
 80008c4:	4b02      	ldr	r3, [pc, #8]	; (80008d0 <HAL_GetTick+0x10>)
 80008c6:	681b      	ldr	r3, [r3, #0]
}
 80008c8:	4618      	mov	r0, r3
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bc80      	pop	{r7}
 80008ce:	4770      	bx	lr
 80008d0:	200002dc 	.word	0x200002dc

080008d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b085      	sub	sp, #20
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	f003 0307 	and.w	r3, r3, #7
 80008e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008e4:	4b0c      	ldr	r3, [pc, #48]	; (8000918 <__NVIC_SetPriorityGrouping+0x44>)
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008ea:	68ba      	ldr	r2, [r7, #8]
 80008ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008f0:	4013      	ands	r3, r2
 80008f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008f8:	68bb      	ldr	r3, [r7, #8]
 80008fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000900:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000904:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000906:	4a04      	ldr	r2, [pc, #16]	; (8000918 <__NVIC_SetPriorityGrouping+0x44>)
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	60d3      	str	r3, [r2, #12]
}
 800090c:	bf00      	nop
 800090e:	3714      	adds	r7, #20
 8000910:	46bd      	mov	sp, r7
 8000912:	bc80      	pop	{r7}
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	e000ed00 	.word	0xe000ed00

0800091c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000920:	4b04      	ldr	r3, [pc, #16]	; (8000934 <__NVIC_GetPriorityGrouping+0x18>)
 8000922:	68db      	ldr	r3, [r3, #12]
 8000924:	0a1b      	lsrs	r3, r3, #8
 8000926:	f003 0307 	and.w	r3, r3, #7
}
 800092a:	4618      	mov	r0, r3
 800092c:	46bd      	mov	sp, r7
 800092e:	bc80      	pop	{r7}
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	e000ed00 	.word	0xe000ed00

08000938 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
 800093e:	4603      	mov	r3, r0
 8000940:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000946:	2b00      	cmp	r3, #0
 8000948:	db0b      	blt.n	8000962 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800094a:	79fb      	ldrb	r3, [r7, #7]
 800094c:	f003 021f 	and.w	r2, r3, #31
 8000950:	4906      	ldr	r1, [pc, #24]	; (800096c <__NVIC_EnableIRQ+0x34>)
 8000952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000956:	095b      	lsrs	r3, r3, #5
 8000958:	2001      	movs	r0, #1
 800095a:	fa00 f202 	lsl.w	r2, r0, r2
 800095e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000962:	bf00      	nop
 8000964:	370c      	adds	r7, #12
 8000966:	46bd      	mov	sp, r7
 8000968:	bc80      	pop	{r7}
 800096a:	4770      	bx	lr
 800096c:	e000e100 	.word	0xe000e100

08000970 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	6039      	str	r1, [r7, #0]
 800097a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800097c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000980:	2b00      	cmp	r3, #0
 8000982:	db0a      	blt.n	800099a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	b2da      	uxtb	r2, r3
 8000988:	490c      	ldr	r1, [pc, #48]	; (80009bc <__NVIC_SetPriority+0x4c>)
 800098a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800098e:	0112      	lsls	r2, r2, #4
 8000990:	b2d2      	uxtb	r2, r2
 8000992:	440b      	add	r3, r1
 8000994:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000998:	e00a      	b.n	80009b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	b2da      	uxtb	r2, r3
 800099e:	4908      	ldr	r1, [pc, #32]	; (80009c0 <__NVIC_SetPriority+0x50>)
 80009a0:	79fb      	ldrb	r3, [r7, #7]
 80009a2:	f003 030f 	and.w	r3, r3, #15
 80009a6:	3b04      	subs	r3, #4
 80009a8:	0112      	lsls	r2, r2, #4
 80009aa:	b2d2      	uxtb	r2, r2
 80009ac:	440b      	add	r3, r1
 80009ae:	761a      	strb	r2, [r3, #24]
}
 80009b0:	bf00      	nop
 80009b2:	370c      	adds	r7, #12
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bc80      	pop	{r7}
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	e000e100 	.word	0xe000e100
 80009c0:	e000ed00 	.word	0xe000ed00

080009c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b089      	sub	sp, #36	; 0x24
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	60f8      	str	r0, [r7, #12]
 80009cc:	60b9      	str	r1, [r7, #8]
 80009ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	f003 0307 	and.w	r3, r3, #7
 80009d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009d8:	69fb      	ldr	r3, [r7, #28]
 80009da:	f1c3 0307 	rsb	r3, r3, #7
 80009de:	2b04      	cmp	r3, #4
 80009e0:	bf28      	it	cs
 80009e2:	2304      	movcs	r3, #4
 80009e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009e6:	69fb      	ldr	r3, [r7, #28]
 80009e8:	3304      	adds	r3, #4
 80009ea:	2b06      	cmp	r3, #6
 80009ec:	d902      	bls.n	80009f4 <NVIC_EncodePriority+0x30>
 80009ee:	69fb      	ldr	r3, [r7, #28]
 80009f0:	3b03      	subs	r3, #3
 80009f2:	e000      	b.n	80009f6 <NVIC_EncodePriority+0x32>
 80009f4:	2300      	movs	r3, #0
 80009f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009f8:	f04f 32ff 	mov.w	r2, #4294967295
 80009fc:	69bb      	ldr	r3, [r7, #24]
 80009fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000a02:	43da      	mvns	r2, r3
 8000a04:	68bb      	ldr	r3, [r7, #8]
 8000a06:	401a      	ands	r2, r3
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	fa01 f303 	lsl.w	r3, r1, r3
 8000a16:	43d9      	mvns	r1, r3
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a1c:	4313      	orrs	r3, r2
         );
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3724      	adds	r7, #36	; 0x24
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bc80      	pop	{r7}
 8000a26:	4770      	bx	lr

08000a28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	3b01      	subs	r3, #1
 8000a34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a38:	d301      	bcc.n	8000a3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	e00f      	b.n	8000a5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a3e:	4a0a      	ldr	r2, [pc, #40]	; (8000a68 <SysTick_Config+0x40>)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	3b01      	subs	r3, #1
 8000a44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a46:	210f      	movs	r1, #15
 8000a48:	f04f 30ff 	mov.w	r0, #4294967295
 8000a4c:	f7ff ff90 	bl	8000970 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a50:	4b05      	ldr	r3, [pc, #20]	; (8000a68 <SysTick_Config+0x40>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a56:	4b04      	ldr	r3, [pc, #16]	; (8000a68 <SysTick_Config+0x40>)
 8000a58:	2207      	movs	r2, #7
 8000a5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a5c:	2300      	movs	r3, #0
}
 8000a5e:	4618      	mov	r0, r3
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	e000e010 	.word	0xe000e010

08000a6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a74:	6878      	ldr	r0, [r7, #4]
 8000a76:	f7ff ff2d 	bl	80008d4 <__NVIC_SetPriorityGrouping>
}
 8000a7a:	bf00      	nop
 8000a7c:	3708      	adds	r7, #8
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a82:	b580      	push	{r7, lr}
 8000a84:	b086      	sub	sp, #24
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	4603      	mov	r3, r0
 8000a8a:	60b9      	str	r1, [r7, #8]
 8000a8c:	607a      	str	r2, [r7, #4]
 8000a8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a90:	2300      	movs	r3, #0
 8000a92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a94:	f7ff ff42 	bl	800091c <__NVIC_GetPriorityGrouping>
 8000a98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a9a:	687a      	ldr	r2, [r7, #4]
 8000a9c:	68b9      	ldr	r1, [r7, #8]
 8000a9e:	6978      	ldr	r0, [r7, #20]
 8000aa0:	f7ff ff90 	bl	80009c4 <NVIC_EncodePriority>
 8000aa4:	4602      	mov	r2, r0
 8000aa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000aaa:	4611      	mov	r1, r2
 8000aac:	4618      	mov	r0, r3
 8000aae:	f7ff ff5f 	bl	8000970 <__NVIC_SetPriority>
}
 8000ab2:	bf00      	nop
 8000ab4:	3718      	adds	r7, #24
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}

08000aba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aba:	b580      	push	{r7, lr}
 8000abc:	b082      	sub	sp, #8
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f7ff ff35 	bl	8000938 <__NVIC_EnableIRQ>
}
 8000ace:	bf00      	nop
 8000ad0:	3708      	adds	r7, #8
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}

08000ad6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ad6:	b580      	push	{r7, lr}
 8000ad8:	b082      	sub	sp, #8
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ade:	6878      	ldr	r0, [r7, #4]
 8000ae0:	f7ff ffa2 	bl	8000a28 <SysTick_Config>
 8000ae4:	4603      	mov	r3, r0
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	3708      	adds	r7, #8
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
	...

08000af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b08b      	sub	sp, #44	; 0x2c
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
 8000af8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000afa:	2300      	movs	r3, #0
 8000afc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000afe:	2300      	movs	r3, #0
 8000b00:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b02:	e179      	b.n	8000df8 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000b04:	2201      	movs	r2, #1
 8000b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b08:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	69fa      	ldr	r2, [r7, #28]
 8000b14:	4013      	ands	r3, r2
 8000b16:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000b18:	69ba      	ldr	r2, [r7, #24]
 8000b1a:	69fb      	ldr	r3, [r7, #28]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	f040 8168 	bne.w	8000df2 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	685b      	ldr	r3, [r3, #4]
 8000b26:	4a96      	ldr	r2, [pc, #600]	; (8000d80 <HAL_GPIO_Init+0x290>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d05e      	beq.n	8000bea <HAL_GPIO_Init+0xfa>
 8000b2c:	4a94      	ldr	r2, [pc, #592]	; (8000d80 <HAL_GPIO_Init+0x290>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d875      	bhi.n	8000c1e <HAL_GPIO_Init+0x12e>
 8000b32:	4a94      	ldr	r2, [pc, #592]	; (8000d84 <HAL_GPIO_Init+0x294>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d058      	beq.n	8000bea <HAL_GPIO_Init+0xfa>
 8000b38:	4a92      	ldr	r2, [pc, #584]	; (8000d84 <HAL_GPIO_Init+0x294>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d86f      	bhi.n	8000c1e <HAL_GPIO_Init+0x12e>
 8000b3e:	4a92      	ldr	r2, [pc, #584]	; (8000d88 <HAL_GPIO_Init+0x298>)
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d052      	beq.n	8000bea <HAL_GPIO_Init+0xfa>
 8000b44:	4a90      	ldr	r2, [pc, #576]	; (8000d88 <HAL_GPIO_Init+0x298>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d869      	bhi.n	8000c1e <HAL_GPIO_Init+0x12e>
 8000b4a:	4a90      	ldr	r2, [pc, #576]	; (8000d8c <HAL_GPIO_Init+0x29c>)
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	d04c      	beq.n	8000bea <HAL_GPIO_Init+0xfa>
 8000b50:	4a8e      	ldr	r2, [pc, #568]	; (8000d8c <HAL_GPIO_Init+0x29c>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d863      	bhi.n	8000c1e <HAL_GPIO_Init+0x12e>
 8000b56:	4a8e      	ldr	r2, [pc, #568]	; (8000d90 <HAL_GPIO_Init+0x2a0>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d046      	beq.n	8000bea <HAL_GPIO_Init+0xfa>
 8000b5c:	4a8c      	ldr	r2, [pc, #560]	; (8000d90 <HAL_GPIO_Init+0x2a0>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	d85d      	bhi.n	8000c1e <HAL_GPIO_Init+0x12e>
 8000b62:	2b12      	cmp	r3, #18
 8000b64:	d82a      	bhi.n	8000bbc <HAL_GPIO_Init+0xcc>
 8000b66:	2b12      	cmp	r3, #18
 8000b68:	d859      	bhi.n	8000c1e <HAL_GPIO_Init+0x12e>
 8000b6a:	a201      	add	r2, pc, #4	; (adr r2, 8000b70 <HAL_GPIO_Init+0x80>)
 8000b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b70:	08000beb 	.word	0x08000beb
 8000b74:	08000bc5 	.word	0x08000bc5
 8000b78:	08000bd7 	.word	0x08000bd7
 8000b7c:	08000c19 	.word	0x08000c19
 8000b80:	08000c1f 	.word	0x08000c1f
 8000b84:	08000c1f 	.word	0x08000c1f
 8000b88:	08000c1f 	.word	0x08000c1f
 8000b8c:	08000c1f 	.word	0x08000c1f
 8000b90:	08000c1f 	.word	0x08000c1f
 8000b94:	08000c1f 	.word	0x08000c1f
 8000b98:	08000c1f 	.word	0x08000c1f
 8000b9c:	08000c1f 	.word	0x08000c1f
 8000ba0:	08000c1f 	.word	0x08000c1f
 8000ba4:	08000c1f 	.word	0x08000c1f
 8000ba8:	08000c1f 	.word	0x08000c1f
 8000bac:	08000c1f 	.word	0x08000c1f
 8000bb0:	08000c1f 	.word	0x08000c1f
 8000bb4:	08000bcd 	.word	0x08000bcd
 8000bb8:	08000be1 	.word	0x08000be1
 8000bbc:	4a75      	ldr	r2, [pc, #468]	; (8000d94 <HAL_GPIO_Init+0x2a4>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d013      	beq.n	8000bea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000bc2:	e02c      	b.n	8000c1e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	68db      	ldr	r3, [r3, #12]
 8000bc8:	623b      	str	r3, [r7, #32]
          break;
 8000bca:	e029      	b.n	8000c20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	68db      	ldr	r3, [r3, #12]
 8000bd0:	3304      	adds	r3, #4
 8000bd2:	623b      	str	r3, [r7, #32]
          break;
 8000bd4:	e024      	b.n	8000c20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	68db      	ldr	r3, [r3, #12]
 8000bda:	3308      	adds	r3, #8
 8000bdc:	623b      	str	r3, [r7, #32]
          break;
 8000bde:	e01f      	b.n	8000c20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	68db      	ldr	r3, [r3, #12]
 8000be4:	330c      	adds	r3, #12
 8000be6:	623b      	str	r3, [r7, #32]
          break;
 8000be8:	e01a      	b.n	8000c20 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	689b      	ldr	r3, [r3, #8]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d102      	bne.n	8000bf8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000bf2:	2304      	movs	r3, #4
 8000bf4:	623b      	str	r3, [r7, #32]
          break;
 8000bf6:	e013      	b.n	8000c20 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	689b      	ldr	r3, [r3, #8]
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	d105      	bne.n	8000c0c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c00:	2308      	movs	r3, #8
 8000c02:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	69fa      	ldr	r2, [r7, #28]
 8000c08:	611a      	str	r2, [r3, #16]
          break;
 8000c0a:	e009      	b.n	8000c20 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c0c:	2308      	movs	r3, #8
 8000c0e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	69fa      	ldr	r2, [r7, #28]
 8000c14:	615a      	str	r2, [r3, #20]
          break;
 8000c16:	e003      	b.n	8000c20 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	623b      	str	r3, [r7, #32]
          break;
 8000c1c:	e000      	b.n	8000c20 <HAL_GPIO_Init+0x130>
          break;
 8000c1e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c20:	69bb      	ldr	r3, [r7, #24]
 8000c22:	2bff      	cmp	r3, #255	; 0xff
 8000c24:	d801      	bhi.n	8000c2a <HAL_GPIO_Init+0x13a>
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	e001      	b.n	8000c2e <HAL_GPIO_Init+0x13e>
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	3304      	adds	r3, #4
 8000c2e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c30:	69bb      	ldr	r3, [r7, #24]
 8000c32:	2bff      	cmp	r3, #255	; 0xff
 8000c34:	d802      	bhi.n	8000c3c <HAL_GPIO_Init+0x14c>
 8000c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	e002      	b.n	8000c42 <HAL_GPIO_Init+0x152>
 8000c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c3e:	3b08      	subs	r3, #8
 8000c40:	009b      	lsls	r3, r3, #2
 8000c42:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	210f      	movs	r1, #15
 8000c4a:	693b      	ldr	r3, [r7, #16]
 8000c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c50:	43db      	mvns	r3, r3
 8000c52:	401a      	ands	r2, r3
 8000c54:	6a39      	ldr	r1, [r7, #32]
 8000c56:	693b      	ldr	r3, [r7, #16]
 8000c58:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5c:	431a      	orrs	r2, r3
 8000c5e:	697b      	ldr	r3, [r7, #20]
 8000c60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	f000 80c1 	beq.w	8000df2 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c70:	4b49      	ldr	r3, [pc, #292]	; (8000d98 <HAL_GPIO_Init+0x2a8>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	4a48      	ldr	r2, [pc, #288]	; (8000d98 <HAL_GPIO_Init+0x2a8>)
 8000c76:	f043 0301 	orr.w	r3, r3, #1
 8000c7a:	6193      	str	r3, [r2, #24]
 8000c7c:	4b46      	ldr	r3, [pc, #280]	; (8000d98 <HAL_GPIO_Init+0x2a8>)
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	f003 0301 	and.w	r3, r3, #1
 8000c84:	60bb      	str	r3, [r7, #8]
 8000c86:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c88:	4a44      	ldr	r2, [pc, #272]	; (8000d9c <HAL_GPIO_Init+0x2ac>)
 8000c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c8c:	089b      	lsrs	r3, r3, #2
 8000c8e:	3302      	adds	r3, #2
 8000c90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c94:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c98:	f003 0303 	and.w	r3, r3, #3
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	220f      	movs	r2, #15
 8000ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca4:	43db      	mvns	r3, r3
 8000ca6:	68fa      	ldr	r2, [r7, #12]
 8000ca8:	4013      	ands	r3, r2
 8000caa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	4a3c      	ldr	r2, [pc, #240]	; (8000da0 <HAL_GPIO_Init+0x2b0>)
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	d01f      	beq.n	8000cf4 <HAL_GPIO_Init+0x204>
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	4a3b      	ldr	r2, [pc, #236]	; (8000da4 <HAL_GPIO_Init+0x2b4>)
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	d019      	beq.n	8000cf0 <HAL_GPIO_Init+0x200>
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	4a3a      	ldr	r2, [pc, #232]	; (8000da8 <HAL_GPIO_Init+0x2b8>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d013      	beq.n	8000cec <HAL_GPIO_Init+0x1fc>
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	4a39      	ldr	r2, [pc, #228]	; (8000dac <HAL_GPIO_Init+0x2bc>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d00d      	beq.n	8000ce8 <HAL_GPIO_Init+0x1f8>
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	4a38      	ldr	r2, [pc, #224]	; (8000db0 <HAL_GPIO_Init+0x2c0>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	d007      	beq.n	8000ce4 <HAL_GPIO_Init+0x1f4>
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	4a37      	ldr	r2, [pc, #220]	; (8000db4 <HAL_GPIO_Init+0x2c4>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d101      	bne.n	8000ce0 <HAL_GPIO_Init+0x1f0>
 8000cdc:	2305      	movs	r3, #5
 8000cde:	e00a      	b.n	8000cf6 <HAL_GPIO_Init+0x206>
 8000ce0:	2306      	movs	r3, #6
 8000ce2:	e008      	b.n	8000cf6 <HAL_GPIO_Init+0x206>
 8000ce4:	2304      	movs	r3, #4
 8000ce6:	e006      	b.n	8000cf6 <HAL_GPIO_Init+0x206>
 8000ce8:	2303      	movs	r3, #3
 8000cea:	e004      	b.n	8000cf6 <HAL_GPIO_Init+0x206>
 8000cec:	2302      	movs	r3, #2
 8000cee:	e002      	b.n	8000cf6 <HAL_GPIO_Init+0x206>
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	e000      	b.n	8000cf6 <HAL_GPIO_Init+0x206>
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000cf8:	f002 0203 	and.w	r2, r2, #3
 8000cfc:	0092      	lsls	r2, r2, #2
 8000cfe:	4093      	lsls	r3, r2
 8000d00:	68fa      	ldr	r2, [r7, #12]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d06:	4925      	ldr	r1, [pc, #148]	; (8000d9c <HAL_GPIO_Init+0x2ac>)
 8000d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d0a:	089b      	lsrs	r3, r3, #2
 8000d0c:	3302      	adds	r3, #2
 8000d0e:	68fa      	ldr	r2, [r7, #12]
 8000d10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d006      	beq.n	8000d2e <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d20:	4b25      	ldr	r3, [pc, #148]	; (8000db8 <HAL_GPIO_Init+0x2c8>)
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	4924      	ldr	r1, [pc, #144]	; (8000db8 <HAL_GPIO_Init+0x2c8>)
 8000d26:	69bb      	ldr	r3, [r7, #24]
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	600b      	str	r3, [r1, #0]
 8000d2c:	e006      	b.n	8000d3c <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d2e:	4b22      	ldr	r3, [pc, #136]	; (8000db8 <HAL_GPIO_Init+0x2c8>)
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	69bb      	ldr	r3, [r7, #24]
 8000d34:	43db      	mvns	r3, r3
 8000d36:	4920      	ldr	r1, [pc, #128]	; (8000db8 <HAL_GPIO_Init+0x2c8>)
 8000d38:	4013      	ands	r3, r2
 8000d3a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d006      	beq.n	8000d56 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d48:	4b1b      	ldr	r3, [pc, #108]	; (8000db8 <HAL_GPIO_Init+0x2c8>)
 8000d4a:	685a      	ldr	r2, [r3, #4]
 8000d4c:	491a      	ldr	r1, [pc, #104]	; (8000db8 <HAL_GPIO_Init+0x2c8>)
 8000d4e:	69bb      	ldr	r3, [r7, #24]
 8000d50:	4313      	orrs	r3, r2
 8000d52:	604b      	str	r3, [r1, #4]
 8000d54:	e006      	b.n	8000d64 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d56:	4b18      	ldr	r3, [pc, #96]	; (8000db8 <HAL_GPIO_Init+0x2c8>)
 8000d58:	685a      	ldr	r2, [r3, #4]
 8000d5a:	69bb      	ldr	r3, [r7, #24]
 8000d5c:	43db      	mvns	r3, r3
 8000d5e:	4916      	ldr	r1, [pc, #88]	; (8000db8 <HAL_GPIO_Init+0x2c8>)
 8000d60:	4013      	ands	r3, r2
 8000d62:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d025      	beq.n	8000dbc <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d70:	4b11      	ldr	r3, [pc, #68]	; (8000db8 <HAL_GPIO_Init+0x2c8>)
 8000d72:	689a      	ldr	r2, [r3, #8]
 8000d74:	4910      	ldr	r1, [pc, #64]	; (8000db8 <HAL_GPIO_Init+0x2c8>)
 8000d76:	69bb      	ldr	r3, [r7, #24]
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	608b      	str	r3, [r1, #8]
 8000d7c:	e025      	b.n	8000dca <HAL_GPIO_Init+0x2da>
 8000d7e:	bf00      	nop
 8000d80:	10320000 	.word	0x10320000
 8000d84:	10310000 	.word	0x10310000
 8000d88:	10220000 	.word	0x10220000
 8000d8c:	10210000 	.word	0x10210000
 8000d90:	10120000 	.word	0x10120000
 8000d94:	10110000 	.word	0x10110000
 8000d98:	40021000 	.word	0x40021000
 8000d9c:	40010000 	.word	0x40010000
 8000da0:	40010800 	.word	0x40010800
 8000da4:	40010c00 	.word	0x40010c00
 8000da8:	40011000 	.word	0x40011000
 8000dac:	40011400 	.word	0x40011400
 8000db0:	40011800 	.word	0x40011800
 8000db4:	40011c00 	.word	0x40011c00
 8000db8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000dbc:	4b15      	ldr	r3, [pc, #84]	; (8000e14 <HAL_GPIO_Init+0x324>)
 8000dbe:	689a      	ldr	r2, [r3, #8]
 8000dc0:	69bb      	ldr	r3, [r7, #24]
 8000dc2:	43db      	mvns	r3, r3
 8000dc4:	4913      	ldr	r1, [pc, #76]	; (8000e14 <HAL_GPIO_Init+0x324>)
 8000dc6:	4013      	ands	r3, r2
 8000dc8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d006      	beq.n	8000de4 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000dd6:	4b0f      	ldr	r3, [pc, #60]	; (8000e14 <HAL_GPIO_Init+0x324>)
 8000dd8:	68da      	ldr	r2, [r3, #12]
 8000dda:	490e      	ldr	r1, [pc, #56]	; (8000e14 <HAL_GPIO_Init+0x324>)
 8000ddc:	69bb      	ldr	r3, [r7, #24]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	60cb      	str	r3, [r1, #12]
 8000de2:	e006      	b.n	8000df2 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000de4:	4b0b      	ldr	r3, [pc, #44]	; (8000e14 <HAL_GPIO_Init+0x324>)
 8000de6:	68da      	ldr	r2, [r3, #12]
 8000de8:	69bb      	ldr	r3, [r7, #24]
 8000dea:	43db      	mvns	r3, r3
 8000dec:	4909      	ldr	r1, [pc, #36]	; (8000e14 <HAL_GPIO_Init+0x324>)
 8000dee:	4013      	ands	r3, r2
 8000df0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df4:	3301      	adds	r3, #1
 8000df6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dfe:	fa22 f303 	lsr.w	r3, r2, r3
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	f47f ae7e 	bne.w	8000b04 <HAL_GPIO_Init+0x14>
  }
}
 8000e08:	bf00      	nop
 8000e0a:	bf00      	nop
 8000e0c:	372c      	adds	r7, #44	; 0x2c
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bc80      	pop	{r7}
 8000e12:	4770      	bx	lr
 8000e14:	40010400 	.word	0x40010400

08000e18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	460b      	mov	r3, r1
 8000e22:	807b      	strh	r3, [r7, #2]
 8000e24:	4613      	mov	r3, r2
 8000e26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e28:	787b      	ldrb	r3, [r7, #1]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d003      	beq.n	8000e36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e2e:	887a      	ldrh	r2, [r7, #2]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e34:	e003      	b.n	8000e3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e36:	887b      	ldrh	r3, [r7, #2]
 8000e38:	041a      	lsls	r2, r3, #16
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	611a      	str	r2, [r3, #16]
}
 8000e3e:	bf00      	nop
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bc80      	pop	{r7}
 8000e46:	4770      	bx	lr

08000e48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d101      	bne.n	8000e5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e56:	2301      	movs	r3, #1
 8000e58:	e272      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f003 0301 	and.w	r3, r3, #1
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	f000 8087 	beq.w	8000f76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e68:	4b92      	ldr	r3, [pc, #584]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f003 030c 	and.w	r3, r3, #12
 8000e70:	2b04      	cmp	r3, #4
 8000e72:	d00c      	beq.n	8000e8e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e74:	4b8f      	ldr	r3, [pc, #572]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f003 030c 	and.w	r3, r3, #12
 8000e7c:	2b08      	cmp	r3, #8
 8000e7e:	d112      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x5e>
 8000e80:	4b8c      	ldr	r3, [pc, #560]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e8c:	d10b      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e8e:	4b89      	ldr	r3, [pc, #548]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d06c      	beq.n	8000f74 <HAL_RCC_OscConfig+0x12c>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d168      	bne.n	8000f74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	e24c      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000eae:	d106      	bne.n	8000ebe <HAL_RCC_OscConfig+0x76>
 8000eb0:	4b80      	ldr	r3, [pc, #512]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a7f      	ldr	r2, [pc, #508]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000eb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000eba:	6013      	str	r3, [r2, #0]
 8000ebc:	e02e      	b.n	8000f1c <HAL_RCC_OscConfig+0xd4>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d10c      	bne.n	8000ee0 <HAL_RCC_OscConfig+0x98>
 8000ec6:	4b7b      	ldr	r3, [pc, #492]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a7a      	ldr	r2, [pc, #488]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000ecc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ed0:	6013      	str	r3, [r2, #0]
 8000ed2:	4b78      	ldr	r3, [pc, #480]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4a77      	ldr	r2, [pc, #476]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000ed8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000edc:	6013      	str	r3, [r2, #0]
 8000ede:	e01d      	b.n	8000f1c <HAL_RCC_OscConfig+0xd4>
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ee8:	d10c      	bne.n	8000f04 <HAL_RCC_OscConfig+0xbc>
 8000eea:	4b72      	ldr	r3, [pc, #456]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a71      	ldr	r2, [pc, #452]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000ef0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ef4:	6013      	str	r3, [r2, #0]
 8000ef6:	4b6f      	ldr	r3, [pc, #444]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a6e      	ldr	r2, [pc, #440]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000efc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f00:	6013      	str	r3, [r2, #0]
 8000f02:	e00b      	b.n	8000f1c <HAL_RCC_OscConfig+0xd4>
 8000f04:	4b6b      	ldr	r3, [pc, #428]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a6a      	ldr	r2, [pc, #424]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f0e:	6013      	str	r3, [r2, #0]
 8000f10:	4b68      	ldr	r3, [pc, #416]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a67      	ldr	r2, [pc, #412]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f1a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d013      	beq.n	8000f4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f24:	f7ff fccc 	bl	80008c0 <HAL_GetTick>
 8000f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f2a:	e008      	b.n	8000f3e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f2c:	f7ff fcc8 	bl	80008c0 <HAL_GetTick>
 8000f30:	4602      	mov	r2, r0
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	2b64      	cmp	r3, #100	; 0x64
 8000f38:	d901      	bls.n	8000f3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	e200      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f3e:	4b5d      	ldr	r3, [pc, #372]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d0f0      	beq.n	8000f2c <HAL_RCC_OscConfig+0xe4>
 8000f4a:	e014      	b.n	8000f76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f4c:	f7ff fcb8 	bl	80008c0 <HAL_GetTick>
 8000f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f52:	e008      	b.n	8000f66 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f54:	f7ff fcb4 	bl	80008c0 <HAL_GetTick>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	2b64      	cmp	r3, #100	; 0x64
 8000f60:	d901      	bls.n	8000f66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f62:	2303      	movs	r3, #3
 8000f64:	e1ec      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f66:	4b53      	ldr	r3, [pc, #332]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d1f0      	bne.n	8000f54 <HAL_RCC_OscConfig+0x10c>
 8000f72:	e000      	b.n	8000f76 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f003 0302 	and.w	r3, r3, #2
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d063      	beq.n	800104a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f82:	4b4c      	ldr	r3, [pc, #304]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	f003 030c 	and.w	r3, r3, #12
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d00b      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f8e:	4b49      	ldr	r3, [pc, #292]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	f003 030c 	and.w	r3, r3, #12
 8000f96:	2b08      	cmp	r3, #8
 8000f98:	d11c      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x18c>
 8000f9a:	4b46      	ldr	r3, [pc, #280]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d116      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fa6:	4b43      	ldr	r3, [pc, #268]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f003 0302 	and.w	r3, r3, #2
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d005      	beq.n	8000fbe <HAL_RCC_OscConfig+0x176>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	691b      	ldr	r3, [r3, #16]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d001      	beq.n	8000fbe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e1c0      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fbe:	4b3d      	ldr	r3, [pc, #244]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	695b      	ldr	r3, [r3, #20]
 8000fca:	00db      	lsls	r3, r3, #3
 8000fcc:	4939      	ldr	r1, [pc, #228]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fd2:	e03a      	b.n	800104a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	691b      	ldr	r3, [r3, #16]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d020      	beq.n	800101e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fdc:	4b36      	ldr	r3, [pc, #216]	; (80010b8 <HAL_RCC_OscConfig+0x270>)
 8000fde:	2201      	movs	r2, #1
 8000fe0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe2:	f7ff fc6d 	bl	80008c0 <HAL_GetTick>
 8000fe6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fe8:	e008      	b.n	8000ffc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fea:	f7ff fc69 	bl	80008c0 <HAL_GetTick>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	2b02      	cmp	r3, #2
 8000ff6:	d901      	bls.n	8000ffc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	e1a1      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ffc:	4b2d      	ldr	r3, [pc, #180]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f003 0302 	and.w	r3, r3, #2
 8001004:	2b00      	cmp	r3, #0
 8001006:	d0f0      	beq.n	8000fea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001008:	4b2a      	ldr	r3, [pc, #168]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	695b      	ldr	r3, [r3, #20]
 8001014:	00db      	lsls	r3, r3, #3
 8001016:	4927      	ldr	r1, [pc, #156]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8001018:	4313      	orrs	r3, r2
 800101a:	600b      	str	r3, [r1, #0]
 800101c:	e015      	b.n	800104a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800101e:	4b26      	ldr	r3, [pc, #152]	; (80010b8 <HAL_RCC_OscConfig+0x270>)
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001024:	f7ff fc4c 	bl	80008c0 <HAL_GetTick>
 8001028:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800102a:	e008      	b.n	800103e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800102c:	f7ff fc48 	bl	80008c0 <HAL_GetTick>
 8001030:	4602      	mov	r2, r0
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	2b02      	cmp	r3, #2
 8001038:	d901      	bls.n	800103e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800103a:	2303      	movs	r3, #3
 800103c:	e180      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800103e:	4b1d      	ldr	r3, [pc, #116]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f003 0302 	and.w	r3, r3, #2
 8001046:	2b00      	cmp	r3, #0
 8001048:	d1f0      	bne.n	800102c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f003 0308 	and.w	r3, r3, #8
 8001052:	2b00      	cmp	r3, #0
 8001054:	d03a      	beq.n	80010cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	699b      	ldr	r3, [r3, #24]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d019      	beq.n	8001092 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800105e:	4b17      	ldr	r3, [pc, #92]	; (80010bc <HAL_RCC_OscConfig+0x274>)
 8001060:	2201      	movs	r2, #1
 8001062:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001064:	f7ff fc2c 	bl	80008c0 <HAL_GetTick>
 8001068:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800106a:	e008      	b.n	800107e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800106c:	f7ff fc28 	bl	80008c0 <HAL_GetTick>
 8001070:	4602      	mov	r2, r0
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	2b02      	cmp	r3, #2
 8001078:	d901      	bls.n	800107e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800107a:	2303      	movs	r3, #3
 800107c:	e160      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800107e:	4b0d      	ldr	r3, [pc, #52]	; (80010b4 <HAL_RCC_OscConfig+0x26c>)
 8001080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001082:	f003 0302 	and.w	r3, r3, #2
 8001086:	2b00      	cmp	r3, #0
 8001088:	d0f0      	beq.n	800106c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800108a:	2001      	movs	r0, #1
 800108c:	f000 fad8 	bl	8001640 <RCC_Delay>
 8001090:	e01c      	b.n	80010cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001092:	4b0a      	ldr	r3, [pc, #40]	; (80010bc <HAL_RCC_OscConfig+0x274>)
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001098:	f7ff fc12 	bl	80008c0 <HAL_GetTick>
 800109c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800109e:	e00f      	b.n	80010c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010a0:	f7ff fc0e 	bl	80008c0 <HAL_GetTick>
 80010a4:	4602      	mov	r2, r0
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	2b02      	cmp	r3, #2
 80010ac:	d908      	bls.n	80010c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80010ae:	2303      	movs	r3, #3
 80010b0:	e146      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
 80010b2:	bf00      	nop
 80010b4:	40021000 	.word	0x40021000
 80010b8:	42420000 	.word	0x42420000
 80010bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010c0:	4b92      	ldr	r3, [pc, #584]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 80010c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010c4:	f003 0302 	and.w	r3, r3, #2
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1e9      	bne.n	80010a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0304 	and.w	r3, r3, #4
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	f000 80a6 	beq.w	8001226 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010da:	2300      	movs	r3, #0
 80010dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010de:	4b8b      	ldr	r3, [pc, #556]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 80010e0:	69db      	ldr	r3, [r3, #28]
 80010e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d10d      	bne.n	8001106 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010ea:	4b88      	ldr	r3, [pc, #544]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 80010ec:	69db      	ldr	r3, [r3, #28]
 80010ee:	4a87      	ldr	r2, [pc, #540]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 80010f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010f4:	61d3      	str	r3, [r2, #28]
 80010f6:	4b85      	ldr	r3, [pc, #532]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 80010f8:	69db      	ldr	r3, [r3, #28]
 80010fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010fe:	60bb      	str	r3, [r7, #8]
 8001100:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001102:	2301      	movs	r3, #1
 8001104:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001106:	4b82      	ldr	r3, [pc, #520]	; (8001310 <HAL_RCC_OscConfig+0x4c8>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800110e:	2b00      	cmp	r3, #0
 8001110:	d118      	bne.n	8001144 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001112:	4b7f      	ldr	r3, [pc, #508]	; (8001310 <HAL_RCC_OscConfig+0x4c8>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a7e      	ldr	r2, [pc, #504]	; (8001310 <HAL_RCC_OscConfig+0x4c8>)
 8001118:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800111c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800111e:	f7ff fbcf 	bl	80008c0 <HAL_GetTick>
 8001122:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001124:	e008      	b.n	8001138 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001126:	f7ff fbcb 	bl	80008c0 <HAL_GetTick>
 800112a:	4602      	mov	r2, r0
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	1ad3      	subs	r3, r2, r3
 8001130:	2b64      	cmp	r3, #100	; 0x64
 8001132:	d901      	bls.n	8001138 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e103      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001138:	4b75      	ldr	r3, [pc, #468]	; (8001310 <HAL_RCC_OscConfig+0x4c8>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001140:	2b00      	cmp	r3, #0
 8001142:	d0f0      	beq.n	8001126 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d106      	bne.n	800115a <HAL_RCC_OscConfig+0x312>
 800114c:	4b6f      	ldr	r3, [pc, #444]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 800114e:	6a1b      	ldr	r3, [r3, #32]
 8001150:	4a6e      	ldr	r2, [pc, #440]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001152:	f043 0301 	orr.w	r3, r3, #1
 8001156:	6213      	str	r3, [r2, #32]
 8001158:	e02d      	b.n	80011b6 <HAL_RCC_OscConfig+0x36e>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	68db      	ldr	r3, [r3, #12]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d10c      	bne.n	800117c <HAL_RCC_OscConfig+0x334>
 8001162:	4b6a      	ldr	r3, [pc, #424]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001164:	6a1b      	ldr	r3, [r3, #32]
 8001166:	4a69      	ldr	r2, [pc, #420]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001168:	f023 0301 	bic.w	r3, r3, #1
 800116c:	6213      	str	r3, [r2, #32]
 800116e:	4b67      	ldr	r3, [pc, #412]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001170:	6a1b      	ldr	r3, [r3, #32]
 8001172:	4a66      	ldr	r2, [pc, #408]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001174:	f023 0304 	bic.w	r3, r3, #4
 8001178:	6213      	str	r3, [r2, #32]
 800117a:	e01c      	b.n	80011b6 <HAL_RCC_OscConfig+0x36e>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	2b05      	cmp	r3, #5
 8001182:	d10c      	bne.n	800119e <HAL_RCC_OscConfig+0x356>
 8001184:	4b61      	ldr	r3, [pc, #388]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001186:	6a1b      	ldr	r3, [r3, #32]
 8001188:	4a60      	ldr	r2, [pc, #384]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 800118a:	f043 0304 	orr.w	r3, r3, #4
 800118e:	6213      	str	r3, [r2, #32]
 8001190:	4b5e      	ldr	r3, [pc, #376]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001192:	6a1b      	ldr	r3, [r3, #32]
 8001194:	4a5d      	ldr	r2, [pc, #372]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001196:	f043 0301 	orr.w	r3, r3, #1
 800119a:	6213      	str	r3, [r2, #32]
 800119c:	e00b      	b.n	80011b6 <HAL_RCC_OscConfig+0x36e>
 800119e:	4b5b      	ldr	r3, [pc, #364]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 80011a0:	6a1b      	ldr	r3, [r3, #32]
 80011a2:	4a5a      	ldr	r2, [pc, #360]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 80011a4:	f023 0301 	bic.w	r3, r3, #1
 80011a8:	6213      	str	r3, [r2, #32]
 80011aa:	4b58      	ldr	r3, [pc, #352]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 80011ac:	6a1b      	ldr	r3, [r3, #32]
 80011ae:	4a57      	ldr	r2, [pc, #348]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 80011b0:	f023 0304 	bic.w	r3, r3, #4
 80011b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	68db      	ldr	r3, [r3, #12]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d015      	beq.n	80011ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011be:	f7ff fb7f 	bl	80008c0 <HAL_GetTick>
 80011c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011c4:	e00a      	b.n	80011dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011c6:	f7ff fb7b 	bl	80008c0 <HAL_GetTick>
 80011ca:	4602      	mov	r2, r0
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d901      	bls.n	80011dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80011d8:	2303      	movs	r3, #3
 80011da:	e0b1      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011dc:	4b4b      	ldr	r3, [pc, #300]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 80011de:	6a1b      	ldr	r3, [r3, #32]
 80011e0:	f003 0302 	and.w	r3, r3, #2
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d0ee      	beq.n	80011c6 <HAL_RCC_OscConfig+0x37e>
 80011e8:	e014      	b.n	8001214 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ea:	f7ff fb69 	bl	80008c0 <HAL_GetTick>
 80011ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011f0:	e00a      	b.n	8001208 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011f2:	f7ff fb65 	bl	80008c0 <HAL_GetTick>
 80011f6:	4602      	mov	r2, r0
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001200:	4293      	cmp	r3, r2
 8001202:	d901      	bls.n	8001208 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001204:	2303      	movs	r3, #3
 8001206:	e09b      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001208:	4b40      	ldr	r3, [pc, #256]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 800120a:	6a1b      	ldr	r3, [r3, #32]
 800120c:	f003 0302 	and.w	r3, r3, #2
 8001210:	2b00      	cmp	r3, #0
 8001212:	d1ee      	bne.n	80011f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001214:	7dfb      	ldrb	r3, [r7, #23]
 8001216:	2b01      	cmp	r3, #1
 8001218:	d105      	bne.n	8001226 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800121a:	4b3c      	ldr	r3, [pc, #240]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 800121c:	69db      	ldr	r3, [r3, #28]
 800121e:	4a3b      	ldr	r2, [pc, #236]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001220:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001224:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	69db      	ldr	r3, [r3, #28]
 800122a:	2b00      	cmp	r3, #0
 800122c:	f000 8087 	beq.w	800133e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001230:	4b36      	ldr	r3, [pc, #216]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f003 030c 	and.w	r3, r3, #12
 8001238:	2b08      	cmp	r3, #8
 800123a:	d061      	beq.n	8001300 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	69db      	ldr	r3, [r3, #28]
 8001240:	2b02      	cmp	r3, #2
 8001242:	d146      	bne.n	80012d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001244:	4b33      	ldr	r3, [pc, #204]	; (8001314 <HAL_RCC_OscConfig+0x4cc>)
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800124a:	f7ff fb39 	bl	80008c0 <HAL_GetTick>
 800124e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001250:	e008      	b.n	8001264 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001252:	f7ff fb35 	bl	80008c0 <HAL_GetTick>
 8001256:	4602      	mov	r2, r0
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	2b02      	cmp	r3, #2
 800125e:	d901      	bls.n	8001264 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001260:	2303      	movs	r3, #3
 8001262:	e06d      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001264:	4b29      	ldr	r3, [pc, #164]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800126c:	2b00      	cmp	r3, #0
 800126e:	d1f0      	bne.n	8001252 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6a1b      	ldr	r3, [r3, #32]
 8001274:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001278:	d108      	bne.n	800128c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800127a:	4b24      	ldr	r3, [pc, #144]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	4921      	ldr	r1, [pc, #132]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 8001288:	4313      	orrs	r3, r2
 800128a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800128c:	4b1f      	ldr	r3, [pc, #124]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6a19      	ldr	r1, [r3, #32]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800129c:	430b      	orrs	r3, r1
 800129e:	491b      	ldr	r1, [pc, #108]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 80012a0:	4313      	orrs	r3, r2
 80012a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012a4:	4b1b      	ldr	r3, [pc, #108]	; (8001314 <HAL_RCC_OscConfig+0x4cc>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012aa:	f7ff fb09 	bl	80008c0 <HAL_GetTick>
 80012ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012b0:	e008      	b.n	80012c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012b2:	f7ff fb05 	bl	80008c0 <HAL_GetTick>
 80012b6:	4602      	mov	r2, r0
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d901      	bls.n	80012c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80012c0:	2303      	movs	r3, #3
 80012c2:	e03d      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012c4:	4b11      	ldr	r3, [pc, #68]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d0f0      	beq.n	80012b2 <HAL_RCC_OscConfig+0x46a>
 80012d0:	e035      	b.n	800133e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012d2:	4b10      	ldr	r3, [pc, #64]	; (8001314 <HAL_RCC_OscConfig+0x4cc>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d8:	f7ff faf2 	bl	80008c0 <HAL_GetTick>
 80012dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012de:	e008      	b.n	80012f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012e0:	f7ff faee 	bl	80008c0 <HAL_GetTick>
 80012e4:	4602      	mov	r2, r0
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d901      	bls.n	80012f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80012ee:	2303      	movs	r3, #3
 80012f0:	e026      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012f2:	4b06      	ldr	r3, [pc, #24]	; (800130c <HAL_RCC_OscConfig+0x4c4>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d1f0      	bne.n	80012e0 <HAL_RCC_OscConfig+0x498>
 80012fe:	e01e      	b.n	800133e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	69db      	ldr	r3, [r3, #28]
 8001304:	2b01      	cmp	r3, #1
 8001306:	d107      	bne.n	8001318 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001308:	2301      	movs	r3, #1
 800130a:	e019      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
 800130c:	40021000 	.word	0x40021000
 8001310:	40007000 	.word	0x40007000
 8001314:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001318:	4b0b      	ldr	r3, [pc, #44]	; (8001348 <HAL_RCC_OscConfig+0x500>)
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6a1b      	ldr	r3, [r3, #32]
 8001328:	429a      	cmp	r2, r3
 800132a:	d106      	bne.n	800133a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001336:	429a      	cmp	r2, r3
 8001338:	d001      	beq.n	800133e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e000      	b.n	8001340 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800133e:	2300      	movs	r3, #0
}
 8001340:	4618      	mov	r0, r3
 8001342:	3718      	adds	r7, #24
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40021000 	.word	0x40021000

0800134c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d101      	bne.n	8001360 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	e0d0      	b.n	8001502 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001360:	4b6a      	ldr	r3, [pc, #424]	; (800150c <HAL_RCC_ClockConfig+0x1c0>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0307 	and.w	r3, r3, #7
 8001368:	683a      	ldr	r2, [r7, #0]
 800136a:	429a      	cmp	r2, r3
 800136c:	d910      	bls.n	8001390 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800136e:	4b67      	ldr	r3, [pc, #412]	; (800150c <HAL_RCC_ClockConfig+0x1c0>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f023 0207 	bic.w	r2, r3, #7
 8001376:	4965      	ldr	r1, [pc, #404]	; (800150c <HAL_RCC_ClockConfig+0x1c0>)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	4313      	orrs	r3, r2
 800137c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800137e:	4b63      	ldr	r3, [pc, #396]	; (800150c <HAL_RCC_ClockConfig+0x1c0>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0307 	and.w	r3, r3, #7
 8001386:	683a      	ldr	r2, [r7, #0]
 8001388:	429a      	cmp	r2, r3
 800138a:	d001      	beq.n	8001390 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	e0b8      	b.n	8001502 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f003 0302 	and.w	r3, r3, #2
 8001398:	2b00      	cmp	r3, #0
 800139a:	d020      	beq.n	80013de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f003 0304 	and.w	r3, r3, #4
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d005      	beq.n	80013b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013a8:	4b59      	ldr	r3, [pc, #356]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	4a58      	ldr	r2, [pc, #352]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80013ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80013b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 0308 	and.w	r3, r3, #8
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d005      	beq.n	80013cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013c0:	4b53      	ldr	r3, [pc, #332]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	4a52      	ldr	r2, [pc, #328]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80013c6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80013ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013cc:	4b50      	ldr	r3, [pc, #320]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	494d      	ldr	r1, [pc, #308]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80013da:	4313      	orrs	r3, r2
 80013dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d040      	beq.n	800146c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d107      	bne.n	8001402 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013f2:	4b47      	ldr	r3, [pc, #284]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d115      	bne.n	800142a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e07f      	b.n	8001502 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	2b02      	cmp	r3, #2
 8001408:	d107      	bne.n	800141a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800140a:	4b41      	ldr	r3, [pc, #260]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001412:	2b00      	cmp	r3, #0
 8001414:	d109      	bne.n	800142a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e073      	b.n	8001502 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800141a:	4b3d      	ldr	r3, [pc, #244]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 0302 	and.w	r3, r3, #2
 8001422:	2b00      	cmp	r3, #0
 8001424:	d101      	bne.n	800142a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e06b      	b.n	8001502 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800142a:	4b39      	ldr	r3, [pc, #228]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	f023 0203 	bic.w	r2, r3, #3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	4936      	ldr	r1, [pc, #216]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 8001438:	4313      	orrs	r3, r2
 800143a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800143c:	f7ff fa40 	bl	80008c0 <HAL_GetTick>
 8001440:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001442:	e00a      	b.n	800145a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001444:	f7ff fa3c 	bl	80008c0 <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001452:	4293      	cmp	r3, r2
 8001454:	d901      	bls.n	800145a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001456:	2303      	movs	r3, #3
 8001458:	e053      	b.n	8001502 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800145a:	4b2d      	ldr	r3, [pc, #180]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f003 020c 	and.w	r2, r3, #12
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	429a      	cmp	r2, r3
 800146a:	d1eb      	bne.n	8001444 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800146c:	4b27      	ldr	r3, [pc, #156]	; (800150c <HAL_RCC_ClockConfig+0x1c0>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f003 0307 	and.w	r3, r3, #7
 8001474:	683a      	ldr	r2, [r7, #0]
 8001476:	429a      	cmp	r2, r3
 8001478:	d210      	bcs.n	800149c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800147a:	4b24      	ldr	r3, [pc, #144]	; (800150c <HAL_RCC_ClockConfig+0x1c0>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f023 0207 	bic.w	r2, r3, #7
 8001482:	4922      	ldr	r1, [pc, #136]	; (800150c <HAL_RCC_ClockConfig+0x1c0>)
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	4313      	orrs	r3, r2
 8001488:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800148a:	4b20      	ldr	r3, [pc, #128]	; (800150c <HAL_RCC_ClockConfig+0x1c0>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f003 0307 	and.w	r3, r3, #7
 8001492:	683a      	ldr	r2, [r7, #0]
 8001494:	429a      	cmp	r2, r3
 8001496:	d001      	beq.n	800149c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e032      	b.n	8001502 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 0304 	and.w	r3, r3, #4
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d008      	beq.n	80014ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014a8:	4b19      	ldr	r3, [pc, #100]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	4916      	ldr	r1, [pc, #88]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80014b6:	4313      	orrs	r3, r2
 80014b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 0308 	and.w	r3, r3, #8
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d009      	beq.n	80014da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80014c6:	4b12      	ldr	r3, [pc, #72]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	691b      	ldr	r3, [r3, #16]
 80014d2:	00db      	lsls	r3, r3, #3
 80014d4:	490e      	ldr	r1, [pc, #56]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80014d6:	4313      	orrs	r3, r2
 80014d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014da:	f000 f821 	bl	8001520 <HAL_RCC_GetSysClockFreq>
 80014de:	4602      	mov	r2, r0
 80014e0:	4b0b      	ldr	r3, [pc, #44]	; (8001510 <HAL_RCC_ClockConfig+0x1c4>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	091b      	lsrs	r3, r3, #4
 80014e6:	f003 030f 	and.w	r3, r3, #15
 80014ea:	490a      	ldr	r1, [pc, #40]	; (8001514 <HAL_RCC_ClockConfig+0x1c8>)
 80014ec:	5ccb      	ldrb	r3, [r1, r3]
 80014ee:	fa22 f303 	lsr.w	r3, r2, r3
 80014f2:	4a09      	ldr	r2, [pc, #36]	; (8001518 <HAL_RCC_ClockConfig+0x1cc>)
 80014f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80014f6:	4b09      	ldr	r3, [pc, #36]	; (800151c <HAL_RCC_ClockConfig+0x1d0>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7ff f99e 	bl	800083c <HAL_InitTick>

  return HAL_OK;
 8001500:	2300      	movs	r3, #0
}
 8001502:	4618      	mov	r0, r3
 8001504:	3710      	adds	r7, #16
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40022000 	.word	0x40022000
 8001510:	40021000 	.word	0x40021000
 8001514:	08002a9c 	.word	0x08002a9c
 8001518:	20000000 	.word	0x20000000
 800151c:	20000004 	.word	0x20000004

08001520 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001520:	b490      	push	{r4, r7}
 8001522:	b08a      	sub	sp, #40	; 0x28
 8001524:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001526:	4b29      	ldr	r3, [pc, #164]	; (80015cc <HAL_RCC_GetSysClockFreq+0xac>)
 8001528:	1d3c      	adds	r4, r7, #4
 800152a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800152c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001530:	f240 2301 	movw	r3, #513	; 0x201
 8001534:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001536:	2300      	movs	r3, #0
 8001538:	61fb      	str	r3, [r7, #28]
 800153a:	2300      	movs	r3, #0
 800153c:	61bb      	str	r3, [r7, #24]
 800153e:	2300      	movs	r3, #0
 8001540:	627b      	str	r3, [r7, #36]	; 0x24
 8001542:	2300      	movs	r3, #0
 8001544:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001546:	2300      	movs	r3, #0
 8001548:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800154a:	4b21      	ldr	r3, [pc, #132]	; (80015d0 <HAL_RCC_GetSysClockFreq+0xb0>)
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	f003 030c 	and.w	r3, r3, #12
 8001556:	2b04      	cmp	r3, #4
 8001558:	d002      	beq.n	8001560 <HAL_RCC_GetSysClockFreq+0x40>
 800155a:	2b08      	cmp	r3, #8
 800155c:	d003      	beq.n	8001566 <HAL_RCC_GetSysClockFreq+0x46>
 800155e:	e02b      	b.n	80015b8 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001560:	4b1c      	ldr	r3, [pc, #112]	; (80015d4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001562:	623b      	str	r3, [r7, #32]
      break;
 8001564:	e02b      	b.n	80015be <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	0c9b      	lsrs	r3, r3, #18
 800156a:	f003 030f 	and.w	r3, r3, #15
 800156e:	3328      	adds	r3, #40	; 0x28
 8001570:	443b      	add	r3, r7
 8001572:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001576:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800157e:	2b00      	cmp	r3, #0
 8001580:	d012      	beq.n	80015a8 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001582:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	0c5b      	lsrs	r3, r3, #17
 8001588:	f003 0301 	and.w	r3, r3, #1
 800158c:	3328      	adds	r3, #40	; 0x28
 800158e:	443b      	add	r3, r7
 8001590:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001594:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	4a0e      	ldr	r2, [pc, #56]	; (80015d4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800159a:	fb03 f202 	mul.w	r2, r3, r2
 800159e:	69bb      	ldr	r3, [r7, #24]
 80015a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a4:	627b      	str	r3, [r7, #36]	; 0x24
 80015a6:	e004      	b.n	80015b2 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	4a0b      	ldr	r2, [pc, #44]	; (80015d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80015ac:	fb02 f303 	mul.w	r3, r2, r3
 80015b0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80015b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b4:	623b      	str	r3, [r7, #32]
      break;
 80015b6:	e002      	b.n	80015be <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80015b8:	4b06      	ldr	r3, [pc, #24]	; (80015d4 <HAL_RCC_GetSysClockFreq+0xb4>)
 80015ba:	623b      	str	r3, [r7, #32]
      break;
 80015bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80015be:	6a3b      	ldr	r3, [r7, #32]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3728      	adds	r7, #40	; 0x28
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bc90      	pop	{r4, r7}
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	08002a8c 	.word	0x08002a8c
 80015d0:	40021000 	.word	0x40021000
 80015d4:	007a1200 	.word	0x007a1200
 80015d8:	003d0900 	.word	0x003d0900

080015dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80015e0:	4b02      	ldr	r3, [pc, #8]	; (80015ec <HAL_RCC_GetHCLKFreq+0x10>)
 80015e2:	681b      	ldr	r3, [r3, #0]
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bc80      	pop	{r7}
 80015ea:	4770      	bx	lr
 80015ec:	20000000 	.word	0x20000000

080015f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80015f4:	f7ff fff2 	bl	80015dc <HAL_RCC_GetHCLKFreq>
 80015f8:	4602      	mov	r2, r0
 80015fa:	4b05      	ldr	r3, [pc, #20]	; (8001610 <HAL_RCC_GetPCLK1Freq+0x20>)
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	0a1b      	lsrs	r3, r3, #8
 8001600:	f003 0307 	and.w	r3, r3, #7
 8001604:	4903      	ldr	r1, [pc, #12]	; (8001614 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001606:	5ccb      	ldrb	r3, [r1, r3]
 8001608:	fa22 f303 	lsr.w	r3, r2, r3
}
 800160c:	4618      	mov	r0, r3
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40021000 	.word	0x40021000
 8001614:	08002aac 	.word	0x08002aac

08001618 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800161c:	f7ff ffde 	bl	80015dc <HAL_RCC_GetHCLKFreq>
 8001620:	4602      	mov	r2, r0
 8001622:	4b05      	ldr	r3, [pc, #20]	; (8001638 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	0adb      	lsrs	r3, r3, #11
 8001628:	f003 0307 	and.w	r3, r3, #7
 800162c:	4903      	ldr	r1, [pc, #12]	; (800163c <HAL_RCC_GetPCLK2Freq+0x24>)
 800162e:	5ccb      	ldrb	r3, [r1, r3]
 8001630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001634:	4618      	mov	r0, r3
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40021000 	.word	0x40021000
 800163c:	08002aac 	.word	0x08002aac

08001640 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001640:	b480      	push	{r7}
 8001642:	b085      	sub	sp, #20
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001648:	4b0a      	ldr	r3, [pc, #40]	; (8001674 <RCC_Delay+0x34>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a0a      	ldr	r2, [pc, #40]	; (8001678 <RCC_Delay+0x38>)
 800164e:	fba2 2303 	umull	r2, r3, r2, r3
 8001652:	0a5b      	lsrs	r3, r3, #9
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	fb02 f303 	mul.w	r3, r2, r3
 800165a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800165c:	bf00      	nop
  }
  while (Delay --);
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	1e5a      	subs	r2, r3, #1
 8001662:	60fa      	str	r2, [r7, #12]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d1f9      	bne.n	800165c <RCC_Delay+0x1c>
}
 8001668:	bf00      	nop
 800166a:	bf00      	nop
 800166c:	3714      	adds	r7, #20
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr
 8001674:	20000000 	.word	0x20000000
 8001678:	10624dd3 	.word	0x10624dd3

0800167c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d101      	bne.n	800168e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e03f      	b.n	800170e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001694:	b2db      	uxtb	r3, r3
 8001696:	2b00      	cmp	r3, #0
 8001698:	d106      	bne.n	80016a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f7ff f830 	bl	8000708 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2224      	movs	r2, #36	; 0x24
 80016ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	68da      	ldr	r2, [r3, #12]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80016be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f000 f905 	bl	80018d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	691a      	ldr	r2, [r3, #16]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80016d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	695a      	ldr	r2, [r3, #20]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80016e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	68da      	ldr	r2, [r3, #12]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80016f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2200      	movs	r2, #0
 80016fa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2220      	movs	r2, #32
 8001700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2220      	movs	r2, #32
 8001708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800170c:	2300      	movs	r3, #0
}
 800170e:	4618      	mov	r0, r3
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b08a      	sub	sp, #40	; 0x28
 800171a:	af02      	add	r7, sp, #8
 800171c:	60f8      	str	r0, [r7, #12]
 800171e:	60b9      	str	r1, [r7, #8]
 8001720:	603b      	str	r3, [r7, #0]
 8001722:	4613      	mov	r3, r2
 8001724:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001726:	2300      	movs	r3, #0
 8001728:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001730:	b2db      	uxtb	r3, r3
 8001732:	2b20      	cmp	r3, #32
 8001734:	d17c      	bne.n	8001830 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d002      	beq.n	8001742 <HAL_UART_Transmit+0x2c>
 800173c:	88fb      	ldrh	r3, [r7, #6]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d101      	bne.n	8001746 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e075      	b.n	8001832 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800174c:	2b01      	cmp	r3, #1
 800174e:	d101      	bne.n	8001754 <HAL_UART_Transmit+0x3e>
 8001750:	2302      	movs	r3, #2
 8001752:	e06e      	b.n	8001832 <HAL_UART_Transmit+0x11c>
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	2201      	movs	r2, #1
 8001758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	2200      	movs	r2, #0
 8001760:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2221      	movs	r2, #33	; 0x21
 8001766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800176a:	f7ff f8a9 	bl	80008c0 <HAL_GetTick>
 800176e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	88fa      	ldrh	r2, [r7, #6]
 8001774:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	88fa      	ldrh	r2, [r7, #6]
 800177a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001784:	d108      	bne.n	8001798 <HAL_UART_Transmit+0x82>
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	691b      	ldr	r3, [r3, #16]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d104      	bne.n	8001798 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800178e:	2300      	movs	r3, #0
 8001790:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	61bb      	str	r3, [r7, #24]
 8001796:	e003      	b.n	80017a0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800179c:	2300      	movs	r3, #0
 800179e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	2200      	movs	r2, #0
 80017a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80017a8:	e02a      	b.n	8001800 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	9300      	str	r3, [sp, #0]
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	2200      	movs	r2, #0
 80017b2:	2180      	movs	r1, #128	; 0x80
 80017b4:	68f8      	ldr	r0, [r7, #12]
 80017b6:	f000 f840 	bl	800183a <UART_WaitOnFlagUntilTimeout>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80017c0:	2303      	movs	r3, #3
 80017c2:	e036      	b.n	8001832 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d10b      	bne.n	80017e2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	881b      	ldrh	r3, [r3, #0]
 80017ce:	461a      	mov	r2, r3
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80017d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	3302      	adds	r3, #2
 80017de:	61bb      	str	r3, [r7, #24]
 80017e0:	e007      	b.n	80017f2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	781a      	ldrb	r2, [r3, #0]
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	3301      	adds	r3, #1
 80017f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	3b01      	subs	r3, #1
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001804:	b29b      	uxth	r3, r3
 8001806:	2b00      	cmp	r3, #0
 8001808:	d1cf      	bne.n	80017aa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	9300      	str	r3, [sp, #0]
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	2200      	movs	r2, #0
 8001812:	2140      	movs	r1, #64	; 0x40
 8001814:	68f8      	ldr	r0, [r7, #12]
 8001816:	f000 f810 	bl	800183a <UART_WaitOnFlagUntilTimeout>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001820:	2303      	movs	r3, #3
 8001822:	e006      	b.n	8001832 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	2220      	movs	r2, #32
 8001828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800182c:	2300      	movs	r3, #0
 800182e:	e000      	b.n	8001832 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001830:	2302      	movs	r3, #2
  }
}
 8001832:	4618      	mov	r0, r3
 8001834:	3720      	adds	r7, #32
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}

0800183a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800183a:	b580      	push	{r7, lr}
 800183c:	b084      	sub	sp, #16
 800183e:	af00      	add	r7, sp, #0
 8001840:	60f8      	str	r0, [r7, #12]
 8001842:	60b9      	str	r1, [r7, #8]
 8001844:	603b      	str	r3, [r7, #0]
 8001846:	4613      	mov	r3, r2
 8001848:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800184a:	e02c      	b.n	80018a6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800184c:	69bb      	ldr	r3, [r7, #24]
 800184e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001852:	d028      	beq.n	80018a6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d007      	beq.n	800186a <UART_WaitOnFlagUntilTimeout+0x30>
 800185a:	f7ff f831 	bl	80008c0 <HAL_GetTick>
 800185e:	4602      	mov	r2, r0
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	69ba      	ldr	r2, [r7, #24]
 8001866:	429a      	cmp	r2, r3
 8001868:	d21d      	bcs.n	80018a6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	68da      	ldr	r2, [r3, #12]
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001878:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	695a      	ldr	r2, [r3, #20]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f022 0201 	bic.w	r2, r2, #1
 8001888:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	2220      	movs	r2, #32
 800188e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	2220      	movs	r2, #32
 8001896:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	2200      	movs	r2, #0
 800189e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e00f      	b.n	80018c6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	4013      	ands	r3, r2
 80018b0:	68ba      	ldr	r2, [r7, #8]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	bf0c      	ite	eq
 80018b6:	2301      	moveq	r3, #1
 80018b8:	2300      	movne	r3, #0
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	461a      	mov	r2, r3
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d0c3      	beq.n	800184c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3710      	adds	r7, #16
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
	...

080018d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	691b      	ldr	r3, [r3, #16]
 80018de:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	68da      	ldr	r2, [r3, #12]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	430a      	orrs	r2, r1
 80018ec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	689a      	ldr	r2, [r3, #8]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	691b      	ldr	r3, [r3, #16]
 80018f6:	431a      	orrs	r2, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	695b      	ldr	r3, [r3, #20]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800190a:	f023 030c 	bic.w	r3, r3, #12
 800190e:	687a      	ldr	r2, [r7, #4]
 8001910:	6812      	ldr	r2, [r2, #0]
 8001912:	68b9      	ldr	r1, [r7, #8]
 8001914:	430b      	orrs	r3, r1
 8001916:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	695b      	ldr	r3, [r3, #20]
 800191e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	699a      	ldr	r2, [r3, #24]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	430a      	orrs	r2, r1
 800192c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a2c      	ldr	r2, [pc, #176]	; (80019e4 <UART_SetConfig+0x114>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d103      	bne.n	8001940 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001938:	f7ff fe6e 	bl	8001618 <HAL_RCC_GetPCLK2Freq>
 800193c:	60f8      	str	r0, [r7, #12]
 800193e:	e002      	b.n	8001946 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001940:	f7ff fe56 	bl	80015f0 <HAL_RCC_GetPCLK1Freq>
 8001944:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001946:	68fa      	ldr	r2, [r7, #12]
 8001948:	4613      	mov	r3, r2
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	4413      	add	r3, r2
 800194e:	009a      	lsls	r2, r3, #2
 8001950:	441a      	add	r2, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	fbb2 f3f3 	udiv	r3, r2, r3
 800195c:	4a22      	ldr	r2, [pc, #136]	; (80019e8 <UART_SetConfig+0x118>)
 800195e:	fba2 2303 	umull	r2, r3, r2, r3
 8001962:	095b      	lsrs	r3, r3, #5
 8001964:	0119      	lsls	r1, r3, #4
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	4613      	mov	r3, r2
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	4413      	add	r3, r2
 800196e:	009a      	lsls	r2, r3, #2
 8001970:	441a      	add	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	fbb2 f2f3 	udiv	r2, r2, r3
 800197c:	4b1a      	ldr	r3, [pc, #104]	; (80019e8 <UART_SetConfig+0x118>)
 800197e:	fba3 0302 	umull	r0, r3, r3, r2
 8001982:	095b      	lsrs	r3, r3, #5
 8001984:	2064      	movs	r0, #100	; 0x64
 8001986:	fb00 f303 	mul.w	r3, r0, r3
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	011b      	lsls	r3, r3, #4
 800198e:	3332      	adds	r3, #50	; 0x32
 8001990:	4a15      	ldr	r2, [pc, #84]	; (80019e8 <UART_SetConfig+0x118>)
 8001992:	fba2 2303 	umull	r2, r3, r2, r3
 8001996:	095b      	lsrs	r3, r3, #5
 8001998:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800199c:	4419      	add	r1, r3
 800199e:	68fa      	ldr	r2, [r7, #12]
 80019a0:	4613      	mov	r3, r2
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	4413      	add	r3, r2
 80019a6:	009a      	lsls	r2, r3, #2
 80019a8:	441a      	add	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80019b4:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <UART_SetConfig+0x118>)
 80019b6:	fba3 0302 	umull	r0, r3, r3, r2
 80019ba:	095b      	lsrs	r3, r3, #5
 80019bc:	2064      	movs	r0, #100	; 0x64
 80019be:	fb00 f303 	mul.w	r3, r0, r3
 80019c2:	1ad3      	subs	r3, r2, r3
 80019c4:	011b      	lsls	r3, r3, #4
 80019c6:	3332      	adds	r3, #50	; 0x32
 80019c8:	4a07      	ldr	r2, [pc, #28]	; (80019e8 <UART_SetConfig+0x118>)
 80019ca:	fba2 2303 	umull	r2, r3, r2, r3
 80019ce:	095b      	lsrs	r3, r3, #5
 80019d0:	f003 020f 	and.w	r2, r3, #15
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	440a      	add	r2, r1
 80019da:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80019dc:	bf00      	nop
 80019de:	3710      	adds	r7, #16
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40013800 	.word	0x40013800
 80019e8:	51eb851f 	.word	0x51eb851f

080019ec <__errno>:
 80019ec:	4b01      	ldr	r3, [pc, #4]	; (80019f4 <__errno+0x8>)
 80019ee:	6818      	ldr	r0, [r3, #0]
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	2000000c 	.word	0x2000000c

080019f8 <__libc_init_array>:
 80019f8:	b570      	push	{r4, r5, r6, lr}
 80019fa:	2600      	movs	r6, #0
 80019fc:	4d0c      	ldr	r5, [pc, #48]	; (8001a30 <__libc_init_array+0x38>)
 80019fe:	4c0d      	ldr	r4, [pc, #52]	; (8001a34 <__libc_init_array+0x3c>)
 8001a00:	1b64      	subs	r4, r4, r5
 8001a02:	10a4      	asrs	r4, r4, #2
 8001a04:	42a6      	cmp	r6, r4
 8001a06:	d109      	bne.n	8001a1c <__libc_init_array+0x24>
 8001a08:	f001 f82c 	bl	8002a64 <_init>
 8001a0c:	2600      	movs	r6, #0
 8001a0e:	4d0a      	ldr	r5, [pc, #40]	; (8001a38 <__libc_init_array+0x40>)
 8001a10:	4c0a      	ldr	r4, [pc, #40]	; (8001a3c <__libc_init_array+0x44>)
 8001a12:	1b64      	subs	r4, r4, r5
 8001a14:	10a4      	asrs	r4, r4, #2
 8001a16:	42a6      	cmp	r6, r4
 8001a18:	d105      	bne.n	8001a26 <__libc_init_array+0x2e>
 8001a1a:	bd70      	pop	{r4, r5, r6, pc}
 8001a1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a20:	4798      	blx	r3
 8001a22:	3601      	adds	r6, #1
 8001a24:	e7ee      	b.n	8001a04 <__libc_init_array+0xc>
 8001a26:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a2a:	4798      	blx	r3
 8001a2c:	3601      	adds	r6, #1
 8001a2e:	e7f2      	b.n	8001a16 <__libc_init_array+0x1e>
 8001a30:	08002b4c 	.word	0x08002b4c
 8001a34:	08002b4c 	.word	0x08002b4c
 8001a38:	08002b4c 	.word	0x08002b4c
 8001a3c:	08002b50 	.word	0x08002b50

08001a40 <memset>:
 8001a40:	4603      	mov	r3, r0
 8001a42:	4402      	add	r2, r0
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d100      	bne.n	8001a4a <memset+0xa>
 8001a48:	4770      	bx	lr
 8001a4a:	f803 1b01 	strb.w	r1, [r3], #1
 8001a4e:	e7f9      	b.n	8001a44 <memset+0x4>

08001a50 <iprintf>:
 8001a50:	b40f      	push	{r0, r1, r2, r3}
 8001a52:	4b0a      	ldr	r3, [pc, #40]	; (8001a7c <iprintf+0x2c>)
 8001a54:	b513      	push	{r0, r1, r4, lr}
 8001a56:	681c      	ldr	r4, [r3, #0]
 8001a58:	b124      	cbz	r4, 8001a64 <iprintf+0x14>
 8001a5a:	69a3      	ldr	r3, [r4, #24]
 8001a5c:	b913      	cbnz	r3, 8001a64 <iprintf+0x14>
 8001a5e:	4620      	mov	r0, r4
 8001a60:	f000 fa5a 	bl	8001f18 <__sinit>
 8001a64:	ab05      	add	r3, sp, #20
 8001a66:	4620      	mov	r0, r4
 8001a68:	9a04      	ldr	r2, [sp, #16]
 8001a6a:	68a1      	ldr	r1, [r4, #8]
 8001a6c:	9301      	str	r3, [sp, #4]
 8001a6e:	f000 fc5d 	bl	800232c <_vfiprintf_r>
 8001a72:	b002      	add	sp, #8
 8001a74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001a78:	b004      	add	sp, #16
 8001a7a:	4770      	bx	lr
 8001a7c:	2000000c 	.word	0x2000000c

08001a80 <_puts_r>:
 8001a80:	b570      	push	{r4, r5, r6, lr}
 8001a82:	460e      	mov	r6, r1
 8001a84:	4605      	mov	r5, r0
 8001a86:	b118      	cbz	r0, 8001a90 <_puts_r+0x10>
 8001a88:	6983      	ldr	r3, [r0, #24]
 8001a8a:	b90b      	cbnz	r3, 8001a90 <_puts_r+0x10>
 8001a8c:	f000 fa44 	bl	8001f18 <__sinit>
 8001a90:	69ab      	ldr	r3, [r5, #24]
 8001a92:	68ac      	ldr	r4, [r5, #8]
 8001a94:	b913      	cbnz	r3, 8001a9c <_puts_r+0x1c>
 8001a96:	4628      	mov	r0, r5
 8001a98:	f000 fa3e 	bl	8001f18 <__sinit>
 8001a9c:	4b2c      	ldr	r3, [pc, #176]	; (8001b50 <_puts_r+0xd0>)
 8001a9e:	429c      	cmp	r4, r3
 8001aa0:	d120      	bne.n	8001ae4 <_puts_r+0x64>
 8001aa2:	686c      	ldr	r4, [r5, #4]
 8001aa4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001aa6:	07db      	lsls	r3, r3, #31
 8001aa8:	d405      	bmi.n	8001ab6 <_puts_r+0x36>
 8001aaa:	89a3      	ldrh	r3, [r4, #12]
 8001aac:	0598      	lsls	r0, r3, #22
 8001aae:	d402      	bmi.n	8001ab6 <_puts_r+0x36>
 8001ab0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001ab2:	f000 facf 	bl	8002054 <__retarget_lock_acquire_recursive>
 8001ab6:	89a3      	ldrh	r3, [r4, #12]
 8001ab8:	0719      	lsls	r1, r3, #28
 8001aba:	d51d      	bpl.n	8001af8 <_puts_r+0x78>
 8001abc:	6923      	ldr	r3, [r4, #16]
 8001abe:	b1db      	cbz	r3, 8001af8 <_puts_r+0x78>
 8001ac0:	3e01      	subs	r6, #1
 8001ac2:	68a3      	ldr	r3, [r4, #8]
 8001ac4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	60a3      	str	r3, [r4, #8]
 8001acc:	bb39      	cbnz	r1, 8001b1e <_puts_r+0x9e>
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	da38      	bge.n	8001b44 <_puts_r+0xc4>
 8001ad2:	4622      	mov	r2, r4
 8001ad4:	210a      	movs	r1, #10
 8001ad6:	4628      	mov	r0, r5
 8001ad8:	f000 f848 	bl	8001b6c <__swbuf_r>
 8001adc:	3001      	adds	r0, #1
 8001ade:	d011      	beq.n	8001b04 <_puts_r+0x84>
 8001ae0:	250a      	movs	r5, #10
 8001ae2:	e011      	b.n	8001b08 <_puts_r+0x88>
 8001ae4:	4b1b      	ldr	r3, [pc, #108]	; (8001b54 <_puts_r+0xd4>)
 8001ae6:	429c      	cmp	r4, r3
 8001ae8:	d101      	bne.n	8001aee <_puts_r+0x6e>
 8001aea:	68ac      	ldr	r4, [r5, #8]
 8001aec:	e7da      	b.n	8001aa4 <_puts_r+0x24>
 8001aee:	4b1a      	ldr	r3, [pc, #104]	; (8001b58 <_puts_r+0xd8>)
 8001af0:	429c      	cmp	r4, r3
 8001af2:	bf08      	it	eq
 8001af4:	68ec      	ldreq	r4, [r5, #12]
 8001af6:	e7d5      	b.n	8001aa4 <_puts_r+0x24>
 8001af8:	4621      	mov	r1, r4
 8001afa:	4628      	mov	r0, r5
 8001afc:	f000 f888 	bl	8001c10 <__swsetup_r>
 8001b00:	2800      	cmp	r0, #0
 8001b02:	d0dd      	beq.n	8001ac0 <_puts_r+0x40>
 8001b04:	f04f 35ff 	mov.w	r5, #4294967295
 8001b08:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001b0a:	07da      	lsls	r2, r3, #31
 8001b0c:	d405      	bmi.n	8001b1a <_puts_r+0x9a>
 8001b0e:	89a3      	ldrh	r3, [r4, #12]
 8001b10:	059b      	lsls	r3, r3, #22
 8001b12:	d402      	bmi.n	8001b1a <_puts_r+0x9a>
 8001b14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001b16:	f000 fa9e 	bl	8002056 <__retarget_lock_release_recursive>
 8001b1a:	4628      	mov	r0, r5
 8001b1c:	bd70      	pop	{r4, r5, r6, pc}
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	da04      	bge.n	8001b2c <_puts_r+0xac>
 8001b22:	69a2      	ldr	r2, [r4, #24]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	dc06      	bgt.n	8001b36 <_puts_r+0xb6>
 8001b28:	290a      	cmp	r1, #10
 8001b2a:	d004      	beq.n	8001b36 <_puts_r+0xb6>
 8001b2c:	6823      	ldr	r3, [r4, #0]
 8001b2e:	1c5a      	adds	r2, r3, #1
 8001b30:	6022      	str	r2, [r4, #0]
 8001b32:	7019      	strb	r1, [r3, #0]
 8001b34:	e7c5      	b.n	8001ac2 <_puts_r+0x42>
 8001b36:	4622      	mov	r2, r4
 8001b38:	4628      	mov	r0, r5
 8001b3a:	f000 f817 	bl	8001b6c <__swbuf_r>
 8001b3e:	3001      	adds	r0, #1
 8001b40:	d1bf      	bne.n	8001ac2 <_puts_r+0x42>
 8001b42:	e7df      	b.n	8001b04 <_puts_r+0x84>
 8001b44:	250a      	movs	r5, #10
 8001b46:	6823      	ldr	r3, [r4, #0]
 8001b48:	1c5a      	adds	r2, r3, #1
 8001b4a:	6022      	str	r2, [r4, #0]
 8001b4c:	701d      	strb	r5, [r3, #0]
 8001b4e:	e7db      	b.n	8001b08 <_puts_r+0x88>
 8001b50:	08002ad8 	.word	0x08002ad8
 8001b54:	08002af8 	.word	0x08002af8
 8001b58:	08002ab8 	.word	0x08002ab8

08001b5c <puts>:
 8001b5c:	4b02      	ldr	r3, [pc, #8]	; (8001b68 <puts+0xc>)
 8001b5e:	4601      	mov	r1, r0
 8001b60:	6818      	ldr	r0, [r3, #0]
 8001b62:	f7ff bf8d 	b.w	8001a80 <_puts_r>
 8001b66:	bf00      	nop
 8001b68:	2000000c 	.word	0x2000000c

08001b6c <__swbuf_r>:
 8001b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b6e:	460e      	mov	r6, r1
 8001b70:	4614      	mov	r4, r2
 8001b72:	4605      	mov	r5, r0
 8001b74:	b118      	cbz	r0, 8001b7e <__swbuf_r+0x12>
 8001b76:	6983      	ldr	r3, [r0, #24]
 8001b78:	b90b      	cbnz	r3, 8001b7e <__swbuf_r+0x12>
 8001b7a:	f000 f9cd 	bl	8001f18 <__sinit>
 8001b7e:	4b21      	ldr	r3, [pc, #132]	; (8001c04 <__swbuf_r+0x98>)
 8001b80:	429c      	cmp	r4, r3
 8001b82:	d12b      	bne.n	8001bdc <__swbuf_r+0x70>
 8001b84:	686c      	ldr	r4, [r5, #4]
 8001b86:	69a3      	ldr	r3, [r4, #24]
 8001b88:	60a3      	str	r3, [r4, #8]
 8001b8a:	89a3      	ldrh	r3, [r4, #12]
 8001b8c:	071a      	lsls	r2, r3, #28
 8001b8e:	d52f      	bpl.n	8001bf0 <__swbuf_r+0x84>
 8001b90:	6923      	ldr	r3, [r4, #16]
 8001b92:	b36b      	cbz	r3, 8001bf0 <__swbuf_r+0x84>
 8001b94:	6923      	ldr	r3, [r4, #16]
 8001b96:	6820      	ldr	r0, [r4, #0]
 8001b98:	b2f6      	uxtb	r6, r6
 8001b9a:	1ac0      	subs	r0, r0, r3
 8001b9c:	6963      	ldr	r3, [r4, #20]
 8001b9e:	4637      	mov	r7, r6
 8001ba0:	4283      	cmp	r3, r0
 8001ba2:	dc04      	bgt.n	8001bae <__swbuf_r+0x42>
 8001ba4:	4621      	mov	r1, r4
 8001ba6:	4628      	mov	r0, r5
 8001ba8:	f000 f922 	bl	8001df0 <_fflush_r>
 8001bac:	bb30      	cbnz	r0, 8001bfc <__swbuf_r+0x90>
 8001bae:	68a3      	ldr	r3, [r4, #8]
 8001bb0:	3001      	adds	r0, #1
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	60a3      	str	r3, [r4, #8]
 8001bb6:	6823      	ldr	r3, [r4, #0]
 8001bb8:	1c5a      	adds	r2, r3, #1
 8001bba:	6022      	str	r2, [r4, #0]
 8001bbc:	701e      	strb	r6, [r3, #0]
 8001bbe:	6963      	ldr	r3, [r4, #20]
 8001bc0:	4283      	cmp	r3, r0
 8001bc2:	d004      	beq.n	8001bce <__swbuf_r+0x62>
 8001bc4:	89a3      	ldrh	r3, [r4, #12]
 8001bc6:	07db      	lsls	r3, r3, #31
 8001bc8:	d506      	bpl.n	8001bd8 <__swbuf_r+0x6c>
 8001bca:	2e0a      	cmp	r6, #10
 8001bcc:	d104      	bne.n	8001bd8 <__swbuf_r+0x6c>
 8001bce:	4621      	mov	r1, r4
 8001bd0:	4628      	mov	r0, r5
 8001bd2:	f000 f90d 	bl	8001df0 <_fflush_r>
 8001bd6:	b988      	cbnz	r0, 8001bfc <__swbuf_r+0x90>
 8001bd8:	4638      	mov	r0, r7
 8001bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001bdc:	4b0a      	ldr	r3, [pc, #40]	; (8001c08 <__swbuf_r+0x9c>)
 8001bde:	429c      	cmp	r4, r3
 8001be0:	d101      	bne.n	8001be6 <__swbuf_r+0x7a>
 8001be2:	68ac      	ldr	r4, [r5, #8]
 8001be4:	e7cf      	b.n	8001b86 <__swbuf_r+0x1a>
 8001be6:	4b09      	ldr	r3, [pc, #36]	; (8001c0c <__swbuf_r+0xa0>)
 8001be8:	429c      	cmp	r4, r3
 8001bea:	bf08      	it	eq
 8001bec:	68ec      	ldreq	r4, [r5, #12]
 8001bee:	e7ca      	b.n	8001b86 <__swbuf_r+0x1a>
 8001bf0:	4621      	mov	r1, r4
 8001bf2:	4628      	mov	r0, r5
 8001bf4:	f000 f80c 	bl	8001c10 <__swsetup_r>
 8001bf8:	2800      	cmp	r0, #0
 8001bfa:	d0cb      	beq.n	8001b94 <__swbuf_r+0x28>
 8001bfc:	f04f 37ff 	mov.w	r7, #4294967295
 8001c00:	e7ea      	b.n	8001bd8 <__swbuf_r+0x6c>
 8001c02:	bf00      	nop
 8001c04:	08002ad8 	.word	0x08002ad8
 8001c08:	08002af8 	.word	0x08002af8
 8001c0c:	08002ab8 	.word	0x08002ab8

08001c10 <__swsetup_r>:
 8001c10:	4b32      	ldr	r3, [pc, #200]	; (8001cdc <__swsetup_r+0xcc>)
 8001c12:	b570      	push	{r4, r5, r6, lr}
 8001c14:	681d      	ldr	r5, [r3, #0]
 8001c16:	4606      	mov	r6, r0
 8001c18:	460c      	mov	r4, r1
 8001c1a:	b125      	cbz	r5, 8001c26 <__swsetup_r+0x16>
 8001c1c:	69ab      	ldr	r3, [r5, #24]
 8001c1e:	b913      	cbnz	r3, 8001c26 <__swsetup_r+0x16>
 8001c20:	4628      	mov	r0, r5
 8001c22:	f000 f979 	bl	8001f18 <__sinit>
 8001c26:	4b2e      	ldr	r3, [pc, #184]	; (8001ce0 <__swsetup_r+0xd0>)
 8001c28:	429c      	cmp	r4, r3
 8001c2a:	d10f      	bne.n	8001c4c <__swsetup_r+0x3c>
 8001c2c:	686c      	ldr	r4, [r5, #4]
 8001c2e:	89a3      	ldrh	r3, [r4, #12]
 8001c30:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001c34:	0719      	lsls	r1, r3, #28
 8001c36:	d42c      	bmi.n	8001c92 <__swsetup_r+0x82>
 8001c38:	06dd      	lsls	r5, r3, #27
 8001c3a:	d411      	bmi.n	8001c60 <__swsetup_r+0x50>
 8001c3c:	2309      	movs	r3, #9
 8001c3e:	6033      	str	r3, [r6, #0]
 8001c40:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8001c44:	f04f 30ff 	mov.w	r0, #4294967295
 8001c48:	81a3      	strh	r3, [r4, #12]
 8001c4a:	e03e      	b.n	8001cca <__swsetup_r+0xba>
 8001c4c:	4b25      	ldr	r3, [pc, #148]	; (8001ce4 <__swsetup_r+0xd4>)
 8001c4e:	429c      	cmp	r4, r3
 8001c50:	d101      	bne.n	8001c56 <__swsetup_r+0x46>
 8001c52:	68ac      	ldr	r4, [r5, #8]
 8001c54:	e7eb      	b.n	8001c2e <__swsetup_r+0x1e>
 8001c56:	4b24      	ldr	r3, [pc, #144]	; (8001ce8 <__swsetup_r+0xd8>)
 8001c58:	429c      	cmp	r4, r3
 8001c5a:	bf08      	it	eq
 8001c5c:	68ec      	ldreq	r4, [r5, #12]
 8001c5e:	e7e6      	b.n	8001c2e <__swsetup_r+0x1e>
 8001c60:	0758      	lsls	r0, r3, #29
 8001c62:	d512      	bpl.n	8001c8a <__swsetup_r+0x7a>
 8001c64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001c66:	b141      	cbz	r1, 8001c7a <__swsetup_r+0x6a>
 8001c68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001c6c:	4299      	cmp	r1, r3
 8001c6e:	d002      	beq.n	8001c76 <__swsetup_r+0x66>
 8001c70:	4630      	mov	r0, r6
 8001c72:	f000 fa57 	bl	8002124 <_free_r>
 8001c76:	2300      	movs	r3, #0
 8001c78:	6363      	str	r3, [r4, #52]	; 0x34
 8001c7a:	89a3      	ldrh	r3, [r4, #12]
 8001c7c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001c80:	81a3      	strh	r3, [r4, #12]
 8001c82:	2300      	movs	r3, #0
 8001c84:	6063      	str	r3, [r4, #4]
 8001c86:	6923      	ldr	r3, [r4, #16]
 8001c88:	6023      	str	r3, [r4, #0]
 8001c8a:	89a3      	ldrh	r3, [r4, #12]
 8001c8c:	f043 0308 	orr.w	r3, r3, #8
 8001c90:	81a3      	strh	r3, [r4, #12]
 8001c92:	6923      	ldr	r3, [r4, #16]
 8001c94:	b94b      	cbnz	r3, 8001caa <__swsetup_r+0x9a>
 8001c96:	89a3      	ldrh	r3, [r4, #12]
 8001c98:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001c9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ca0:	d003      	beq.n	8001caa <__swsetup_r+0x9a>
 8001ca2:	4621      	mov	r1, r4
 8001ca4:	4630      	mov	r0, r6
 8001ca6:	f000 f9fd 	bl	80020a4 <__smakebuf_r>
 8001caa:	89a0      	ldrh	r0, [r4, #12]
 8001cac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001cb0:	f010 0301 	ands.w	r3, r0, #1
 8001cb4:	d00a      	beq.n	8001ccc <__swsetup_r+0xbc>
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60a3      	str	r3, [r4, #8]
 8001cba:	6963      	ldr	r3, [r4, #20]
 8001cbc:	425b      	negs	r3, r3
 8001cbe:	61a3      	str	r3, [r4, #24]
 8001cc0:	6923      	ldr	r3, [r4, #16]
 8001cc2:	b943      	cbnz	r3, 8001cd6 <__swsetup_r+0xc6>
 8001cc4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001cc8:	d1ba      	bne.n	8001c40 <__swsetup_r+0x30>
 8001cca:	bd70      	pop	{r4, r5, r6, pc}
 8001ccc:	0781      	lsls	r1, r0, #30
 8001cce:	bf58      	it	pl
 8001cd0:	6963      	ldrpl	r3, [r4, #20]
 8001cd2:	60a3      	str	r3, [r4, #8]
 8001cd4:	e7f4      	b.n	8001cc0 <__swsetup_r+0xb0>
 8001cd6:	2000      	movs	r0, #0
 8001cd8:	e7f7      	b.n	8001cca <__swsetup_r+0xba>
 8001cda:	bf00      	nop
 8001cdc:	2000000c 	.word	0x2000000c
 8001ce0:	08002ad8 	.word	0x08002ad8
 8001ce4:	08002af8 	.word	0x08002af8
 8001ce8:	08002ab8 	.word	0x08002ab8

08001cec <__sflush_r>:
 8001cec:	898a      	ldrh	r2, [r1, #12]
 8001cee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cf0:	4605      	mov	r5, r0
 8001cf2:	0710      	lsls	r0, r2, #28
 8001cf4:	460c      	mov	r4, r1
 8001cf6:	d457      	bmi.n	8001da8 <__sflush_r+0xbc>
 8001cf8:	684b      	ldr	r3, [r1, #4]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	dc04      	bgt.n	8001d08 <__sflush_r+0x1c>
 8001cfe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	dc01      	bgt.n	8001d08 <__sflush_r+0x1c>
 8001d04:	2000      	movs	r0, #0
 8001d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001d0a:	2e00      	cmp	r6, #0
 8001d0c:	d0fa      	beq.n	8001d04 <__sflush_r+0x18>
 8001d0e:	2300      	movs	r3, #0
 8001d10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001d14:	682f      	ldr	r7, [r5, #0]
 8001d16:	602b      	str	r3, [r5, #0]
 8001d18:	d032      	beq.n	8001d80 <__sflush_r+0x94>
 8001d1a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001d1c:	89a3      	ldrh	r3, [r4, #12]
 8001d1e:	075a      	lsls	r2, r3, #29
 8001d20:	d505      	bpl.n	8001d2e <__sflush_r+0x42>
 8001d22:	6863      	ldr	r3, [r4, #4]
 8001d24:	1ac0      	subs	r0, r0, r3
 8001d26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001d28:	b10b      	cbz	r3, 8001d2e <__sflush_r+0x42>
 8001d2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d2c:	1ac0      	subs	r0, r0, r3
 8001d2e:	2300      	movs	r3, #0
 8001d30:	4602      	mov	r2, r0
 8001d32:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001d34:	4628      	mov	r0, r5
 8001d36:	6a21      	ldr	r1, [r4, #32]
 8001d38:	47b0      	blx	r6
 8001d3a:	1c43      	adds	r3, r0, #1
 8001d3c:	89a3      	ldrh	r3, [r4, #12]
 8001d3e:	d106      	bne.n	8001d4e <__sflush_r+0x62>
 8001d40:	6829      	ldr	r1, [r5, #0]
 8001d42:	291d      	cmp	r1, #29
 8001d44:	d82c      	bhi.n	8001da0 <__sflush_r+0xb4>
 8001d46:	4a29      	ldr	r2, [pc, #164]	; (8001dec <__sflush_r+0x100>)
 8001d48:	40ca      	lsrs	r2, r1
 8001d4a:	07d6      	lsls	r6, r2, #31
 8001d4c:	d528      	bpl.n	8001da0 <__sflush_r+0xb4>
 8001d4e:	2200      	movs	r2, #0
 8001d50:	6062      	str	r2, [r4, #4]
 8001d52:	6922      	ldr	r2, [r4, #16]
 8001d54:	04d9      	lsls	r1, r3, #19
 8001d56:	6022      	str	r2, [r4, #0]
 8001d58:	d504      	bpl.n	8001d64 <__sflush_r+0x78>
 8001d5a:	1c42      	adds	r2, r0, #1
 8001d5c:	d101      	bne.n	8001d62 <__sflush_r+0x76>
 8001d5e:	682b      	ldr	r3, [r5, #0]
 8001d60:	b903      	cbnz	r3, 8001d64 <__sflush_r+0x78>
 8001d62:	6560      	str	r0, [r4, #84]	; 0x54
 8001d64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001d66:	602f      	str	r7, [r5, #0]
 8001d68:	2900      	cmp	r1, #0
 8001d6a:	d0cb      	beq.n	8001d04 <__sflush_r+0x18>
 8001d6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001d70:	4299      	cmp	r1, r3
 8001d72:	d002      	beq.n	8001d7a <__sflush_r+0x8e>
 8001d74:	4628      	mov	r0, r5
 8001d76:	f000 f9d5 	bl	8002124 <_free_r>
 8001d7a:	2000      	movs	r0, #0
 8001d7c:	6360      	str	r0, [r4, #52]	; 0x34
 8001d7e:	e7c2      	b.n	8001d06 <__sflush_r+0x1a>
 8001d80:	6a21      	ldr	r1, [r4, #32]
 8001d82:	2301      	movs	r3, #1
 8001d84:	4628      	mov	r0, r5
 8001d86:	47b0      	blx	r6
 8001d88:	1c41      	adds	r1, r0, #1
 8001d8a:	d1c7      	bne.n	8001d1c <__sflush_r+0x30>
 8001d8c:	682b      	ldr	r3, [r5, #0]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d0c4      	beq.n	8001d1c <__sflush_r+0x30>
 8001d92:	2b1d      	cmp	r3, #29
 8001d94:	d001      	beq.n	8001d9a <__sflush_r+0xae>
 8001d96:	2b16      	cmp	r3, #22
 8001d98:	d101      	bne.n	8001d9e <__sflush_r+0xb2>
 8001d9a:	602f      	str	r7, [r5, #0]
 8001d9c:	e7b2      	b.n	8001d04 <__sflush_r+0x18>
 8001d9e:	89a3      	ldrh	r3, [r4, #12]
 8001da0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001da4:	81a3      	strh	r3, [r4, #12]
 8001da6:	e7ae      	b.n	8001d06 <__sflush_r+0x1a>
 8001da8:	690f      	ldr	r7, [r1, #16]
 8001daa:	2f00      	cmp	r7, #0
 8001dac:	d0aa      	beq.n	8001d04 <__sflush_r+0x18>
 8001dae:	0793      	lsls	r3, r2, #30
 8001db0:	bf18      	it	ne
 8001db2:	2300      	movne	r3, #0
 8001db4:	680e      	ldr	r6, [r1, #0]
 8001db6:	bf08      	it	eq
 8001db8:	694b      	ldreq	r3, [r1, #20]
 8001dba:	1bf6      	subs	r6, r6, r7
 8001dbc:	600f      	str	r7, [r1, #0]
 8001dbe:	608b      	str	r3, [r1, #8]
 8001dc0:	2e00      	cmp	r6, #0
 8001dc2:	dd9f      	ble.n	8001d04 <__sflush_r+0x18>
 8001dc4:	4633      	mov	r3, r6
 8001dc6:	463a      	mov	r2, r7
 8001dc8:	4628      	mov	r0, r5
 8001dca:	6a21      	ldr	r1, [r4, #32]
 8001dcc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8001dd0:	47e0      	blx	ip
 8001dd2:	2800      	cmp	r0, #0
 8001dd4:	dc06      	bgt.n	8001de4 <__sflush_r+0xf8>
 8001dd6:	89a3      	ldrh	r3, [r4, #12]
 8001dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ddc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001de0:	81a3      	strh	r3, [r4, #12]
 8001de2:	e790      	b.n	8001d06 <__sflush_r+0x1a>
 8001de4:	4407      	add	r7, r0
 8001de6:	1a36      	subs	r6, r6, r0
 8001de8:	e7ea      	b.n	8001dc0 <__sflush_r+0xd4>
 8001dea:	bf00      	nop
 8001dec:	20400001 	.word	0x20400001

08001df0 <_fflush_r>:
 8001df0:	b538      	push	{r3, r4, r5, lr}
 8001df2:	690b      	ldr	r3, [r1, #16]
 8001df4:	4605      	mov	r5, r0
 8001df6:	460c      	mov	r4, r1
 8001df8:	b913      	cbnz	r3, 8001e00 <_fflush_r+0x10>
 8001dfa:	2500      	movs	r5, #0
 8001dfc:	4628      	mov	r0, r5
 8001dfe:	bd38      	pop	{r3, r4, r5, pc}
 8001e00:	b118      	cbz	r0, 8001e0a <_fflush_r+0x1a>
 8001e02:	6983      	ldr	r3, [r0, #24]
 8001e04:	b90b      	cbnz	r3, 8001e0a <_fflush_r+0x1a>
 8001e06:	f000 f887 	bl	8001f18 <__sinit>
 8001e0a:	4b14      	ldr	r3, [pc, #80]	; (8001e5c <_fflush_r+0x6c>)
 8001e0c:	429c      	cmp	r4, r3
 8001e0e:	d11b      	bne.n	8001e48 <_fflush_r+0x58>
 8001e10:	686c      	ldr	r4, [r5, #4]
 8001e12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d0ef      	beq.n	8001dfa <_fflush_r+0xa>
 8001e1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001e1c:	07d0      	lsls	r0, r2, #31
 8001e1e:	d404      	bmi.n	8001e2a <_fflush_r+0x3a>
 8001e20:	0599      	lsls	r1, r3, #22
 8001e22:	d402      	bmi.n	8001e2a <_fflush_r+0x3a>
 8001e24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001e26:	f000 f915 	bl	8002054 <__retarget_lock_acquire_recursive>
 8001e2a:	4628      	mov	r0, r5
 8001e2c:	4621      	mov	r1, r4
 8001e2e:	f7ff ff5d 	bl	8001cec <__sflush_r>
 8001e32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001e34:	4605      	mov	r5, r0
 8001e36:	07da      	lsls	r2, r3, #31
 8001e38:	d4e0      	bmi.n	8001dfc <_fflush_r+0xc>
 8001e3a:	89a3      	ldrh	r3, [r4, #12]
 8001e3c:	059b      	lsls	r3, r3, #22
 8001e3e:	d4dd      	bmi.n	8001dfc <_fflush_r+0xc>
 8001e40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001e42:	f000 f908 	bl	8002056 <__retarget_lock_release_recursive>
 8001e46:	e7d9      	b.n	8001dfc <_fflush_r+0xc>
 8001e48:	4b05      	ldr	r3, [pc, #20]	; (8001e60 <_fflush_r+0x70>)
 8001e4a:	429c      	cmp	r4, r3
 8001e4c:	d101      	bne.n	8001e52 <_fflush_r+0x62>
 8001e4e:	68ac      	ldr	r4, [r5, #8]
 8001e50:	e7df      	b.n	8001e12 <_fflush_r+0x22>
 8001e52:	4b04      	ldr	r3, [pc, #16]	; (8001e64 <_fflush_r+0x74>)
 8001e54:	429c      	cmp	r4, r3
 8001e56:	bf08      	it	eq
 8001e58:	68ec      	ldreq	r4, [r5, #12]
 8001e5a:	e7da      	b.n	8001e12 <_fflush_r+0x22>
 8001e5c:	08002ad8 	.word	0x08002ad8
 8001e60:	08002af8 	.word	0x08002af8
 8001e64:	08002ab8 	.word	0x08002ab8

08001e68 <std>:
 8001e68:	2300      	movs	r3, #0
 8001e6a:	b510      	push	{r4, lr}
 8001e6c:	4604      	mov	r4, r0
 8001e6e:	e9c0 3300 	strd	r3, r3, [r0]
 8001e72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001e76:	6083      	str	r3, [r0, #8]
 8001e78:	8181      	strh	r1, [r0, #12]
 8001e7a:	6643      	str	r3, [r0, #100]	; 0x64
 8001e7c:	81c2      	strh	r2, [r0, #14]
 8001e7e:	6183      	str	r3, [r0, #24]
 8001e80:	4619      	mov	r1, r3
 8001e82:	2208      	movs	r2, #8
 8001e84:	305c      	adds	r0, #92	; 0x5c
 8001e86:	f7ff fddb 	bl	8001a40 <memset>
 8001e8a:	4b05      	ldr	r3, [pc, #20]	; (8001ea0 <std+0x38>)
 8001e8c:	6224      	str	r4, [r4, #32]
 8001e8e:	6263      	str	r3, [r4, #36]	; 0x24
 8001e90:	4b04      	ldr	r3, [pc, #16]	; (8001ea4 <std+0x3c>)
 8001e92:	62a3      	str	r3, [r4, #40]	; 0x28
 8001e94:	4b04      	ldr	r3, [pc, #16]	; (8001ea8 <std+0x40>)
 8001e96:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001e98:	4b04      	ldr	r3, [pc, #16]	; (8001eac <std+0x44>)
 8001e9a:	6323      	str	r3, [r4, #48]	; 0x30
 8001e9c:	bd10      	pop	{r4, pc}
 8001e9e:	bf00      	nop
 8001ea0:	080028d9 	.word	0x080028d9
 8001ea4:	080028fb 	.word	0x080028fb
 8001ea8:	08002933 	.word	0x08002933
 8001eac:	08002957 	.word	0x08002957

08001eb0 <_cleanup_r>:
 8001eb0:	4901      	ldr	r1, [pc, #4]	; (8001eb8 <_cleanup_r+0x8>)
 8001eb2:	f000 b8af 	b.w	8002014 <_fwalk_reent>
 8001eb6:	bf00      	nop
 8001eb8:	08001df1 	.word	0x08001df1

08001ebc <__sfmoreglue>:
 8001ebc:	2268      	movs	r2, #104	; 0x68
 8001ebe:	b570      	push	{r4, r5, r6, lr}
 8001ec0:	1e4d      	subs	r5, r1, #1
 8001ec2:	4355      	muls	r5, r2
 8001ec4:	460e      	mov	r6, r1
 8001ec6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001eca:	f000 f993 	bl	80021f4 <_malloc_r>
 8001ece:	4604      	mov	r4, r0
 8001ed0:	b140      	cbz	r0, 8001ee4 <__sfmoreglue+0x28>
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	e9c0 1600 	strd	r1, r6, [r0]
 8001ed8:	300c      	adds	r0, #12
 8001eda:	60a0      	str	r0, [r4, #8]
 8001edc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001ee0:	f7ff fdae 	bl	8001a40 <memset>
 8001ee4:	4620      	mov	r0, r4
 8001ee6:	bd70      	pop	{r4, r5, r6, pc}

08001ee8 <__sfp_lock_acquire>:
 8001ee8:	4801      	ldr	r0, [pc, #4]	; (8001ef0 <__sfp_lock_acquire+0x8>)
 8001eea:	f000 b8b3 	b.w	8002054 <__retarget_lock_acquire_recursive>
 8001eee:	bf00      	nop
 8001ef0:	200002e1 	.word	0x200002e1

08001ef4 <__sfp_lock_release>:
 8001ef4:	4801      	ldr	r0, [pc, #4]	; (8001efc <__sfp_lock_release+0x8>)
 8001ef6:	f000 b8ae 	b.w	8002056 <__retarget_lock_release_recursive>
 8001efa:	bf00      	nop
 8001efc:	200002e1 	.word	0x200002e1

08001f00 <__sinit_lock_acquire>:
 8001f00:	4801      	ldr	r0, [pc, #4]	; (8001f08 <__sinit_lock_acquire+0x8>)
 8001f02:	f000 b8a7 	b.w	8002054 <__retarget_lock_acquire_recursive>
 8001f06:	bf00      	nop
 8001f08:	200002e2 	.word	0x200002e2

08001f0c <__sinit_lock_release>:
 8001f0c:	4801      	ldr	r0, [pc, #4]	; (8001f14 <__sinit_lock_release+0x8>)
 8001f0e:	f000 b8a2 	b.w	8002056 <__retarget_lock_release_recursive>
 8001f12:	bf00      	nop
 8001f14:	200002e2 	.word	0x200002e2

08001f18 <__sinit>:
 8001f18:	b510      	push	{r4, lr}
 8001f1a:	4604      	mov	r4, r0
 8001f1c:	f7ff fff0 	bl	8001f00 <__sinit_lock_acquire>
 8001f20:	69a3      	ldr	r3, [r4, #24]
 8001f22:	b11b      	cbz	r3, 8001f2c <__sinit+0x14>
 8001f24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001f28:	f7ff bff0 	b.w	8001f0c <__sinit_lock_release>
 8001f2c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8001f30:	6523      	str	r3, [r4, #80]	; 0x50
 8001f32:	4b13      	ldr	r3, [pc, #76]	; (8001f80 <__sinit+0x68>)
 8001f34:	4a13      	ldr	r2, [pc, #76]	; (8001f84 <__sinit+0x6c>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	62a2      	str	r2, [r4, #40]	; 0x28
 8001f3a:	42a3      	cmp	r3, r4
 8001f3c:	bf08      	it	eq
 8001f3e:	2301      	moveq	r3, #1
 8001f40:	4620      	mov	r0, r4
 8001f42:	bf08      	it	eq
 8001f44:	61a3      	streq	r3, [r4, #24]
 8001f46:	f000 f81f 	bl	8001f88 <__sfp>
 8001f4a:	6060      	str	r0, [r4, #4]
 8001f4c:	4620      	mov	r0, r4
 8001f4e:	f000 f81b 	bl	8001f88 <__sfp>
 8001f52:	60a0      	str	r0, [r4, #8]
 8001f54:	4620      	mov	r0, r4
 8001f56:	f000 f817 	bl	8001f88 <__sfp>
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	2104      	movs	r1, #4
 8001f5e:	60e0      	str	r0, [r4, #12]
 8001f60:	6860      	ldr	r0, [r4, #4]
 8001f62:	f7ff ff81 	bl	8001e68 <std>
 8001f66:	2201      	movs	r2, #1
 8001f68:	2109      	movs	r1, #9
 8001f6a:	68a0      	ldr	r0, [r4, #8]
 8001f6c:	f7ff ff7c 	bl	8001e68 <std>
 8001f70:	2202      	movs	r2, #2
 8001f72:	2112      	movs	r1, #18
 8001f74:	68e0      	ldr	r0, [r4, #12]
 8001f76:	f7ff ff77 	bl	8001e68 <std>
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	61a3      	str	r3, [r4, #24]
 8001f7e:	e7d1      	b.n	8001f24 <__sinit+0xc>
 8001f80:	08002ab4 	.word	0x08002ab4
 8001f84:	08001eb1 	.word	0x08001eb1

08001f88 <__sfp>:
 8001f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f8a:	4607      	mov	r7, r0
 8001f8c:	f7ff ffac 	bl	8001ee8 <__sfp_lock_acquire>
 8001f90:	4b1e      	ldr	r3, [pc, #120]	; (800200c <__sfp+0x84>)
 8001f92:	681e      	ldr	r6, [r3, #0]
 8001f94:	69b3      	ldr	r3, [r6, #24]
 8001f96:	b913      	cbnz	r3, 8001f9e <__sfp+0x16>
 8001f98:	4630      	mov	r0, r6
 8001f9a:	f7ff ffbd 	bl	8001f18 <__sinit>
 8001f9e:	3648      	adds	r6, #72	; 0x48
 8001fa0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001fa4:	3b01      	subs	r3, #1
 8001fa6:	d503      	bpl.n	8001fb0 <__sfp+0x28>
 8001fa8:	6833      	ldr	r3, [r6, #0]
 8001faa:	b30b      	cbz	r3, 8001ff0 <__sfp+0x68>
 8001fac:	6836      	ldr	r6, [r6, #0]
 8001fae:	e7f7      	b.n	8001fa0 <__sfp+0x18>
 8001fb0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001fb4:	b9d5      	cbnz	r5, 8001fec <__sfp+0x64>
 8001fb6:	4b16      	ldr	r3, [pc, #88]	; (8002010 <__sfp+0x88>)
 8001fb8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001fbc:	60e3      	str	r3, [r4, #12]
 8001fbe:	6665      	str	r5, [r4, #100]	; 0x64
 8001fc0:	f000 f847 	bl	8002052 <__retarget_lock_init_recursive>
 8001fc4:	f7ff ff96 	bl	8001ef4 <__sfp_lock_release>
 8001fc8:	2208      	movs	r2, #8
 8001fca:	4629      	mov	r1, r5
 8001fcc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8001fd0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8001fd4:	6025      	str	r5, [r4, #0]
 8001fd6:	61a5      	str	r5, [r4, #24]
 8001fd8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001fdc:	f7ff fd30 	bl	8001a40 <memset>
 8001fe0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8001fe4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8001fe8:	4620      	mov	r0, r4
 8001fea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001fec:	3468      	adds	r4, #104	; 0x68
 8001fee:	e7d9      	b.n	8001fa4 <__sfp+0x1c>
 8001ff0:	2104      	movs	r1, #4
 8001ff2:	4638      	mov	r0, r7
 8001ff4:	f7ff ff62 	bl	8001ebc <__sfmoreglue>
 8001ff8:	4604      	mov	r4, r0
 8001ffa:	6030      	str	r0, [r6, #0]
 8001ffc:	2800      	cmp	r0, #0
 8001ffe:	d1d5      	bne.n	8001fac <__sfp+0x24>
 8002000:	f7ff ff78 	bl	8001ef4 <__sfp_lock_release>
 8002004:	230c      	movs	r3, #12
 8002006:	603b      	str	r3, [r7, #0]
 8002008:	e7ee      	b.n	8001fe8 <__sfp+0x60>
 800200a:	bf00      	nop
 800200c:	08002ab4 	.word	0x08002ab4
 8002010:	ffff0001 	.word	0xffff0001

08002014 <_fwalk_reent>:
 8002014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002018:	4606      	mov	r6, r0
 800201a:	4688      	mov	r8, r1
 800201c:	2700      	movs	r7, #0
 800201e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002022:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002026:	f1b9 0901 	subs.w	r9, r9, #1
 800202a:	d505      	bpl.n	8002038 <_fwalk_reent+0x24>
 800202c:	6824      	ldr	r4, [r4, #0]
 800202e:	2c00      	cmp	r4, #0
 8002030:	d1f7      	bne.n	8002022 <_fwalk_reent+0xe>
 8002032:	4638      	mov	r0, r7
 8002034:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002038:	89ab      	ldrh	r3, [r5, #12]
 800203a:	2b01      	cmp	r3, #1
 800203c:	d907      	bls.n	800204e <_fwalk_reent+0x3a>
 800203e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002042:	3301      	adds	r3, #1
 8002044:	d003      	beq.n	800204e <_fwalk_reent+0x3a>
 8002046:	4629      	mov	r1, r5
 8002048:	4630      	mov	r0, r6
 800204a:	47c0      	blx	r8
 800204c:	4307      	orrs	r7, r0
 800204e:	3568      	adds	r5, #104	; 0x68
 8002050:	e7e9      	b.n	8002026 <_fwalk_reent+0x12>

08002052 <__retarget_lock_init_recursive>:
 8002052:	4770      	bx	lr

08002054 <__retarget_lock_acquire_recursive>:
 8002054:	4770      	bx	lr

08002056 <__retarget_lock_release_recursive>:
 8002056:	4770      	bx	lr

08002058 <__swhatbuf_r>:
 8002058:	b570      	push	{r4, r5, r6, lr}
 800205a:	460e      	mov	r6, r1
 800205c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002060:	4614      	mov	r4, r2
 8002062:	2900      	cmp	r1, #0
 8002064:	461d      	mov	r5, r3
 8002066:	b096      	sub	sp, #88	; 0x58
 8002068:	da08      	bge.n	800207c <__swhatbuf_r+0x24>
 800206a:	2200      	movs	r2, #0
 800206c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8002070:	602a      	str	r2, [r5, #0]
 8002072:	061a      	lsls	r2, r3, #24
 8002074:	d410      	bmi.n	8002098 <__swhatbuf_r+0x40>
 8002076:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800207a:	e00e      	b.n	800209a <__swhatbuf_r+0x42>
 800207c:	466a      	mov	r2, sp
 800207e:	f000 fc91 	bl	80029a4 <_fstat_r>
 8002082:	2800      	cmp	r0, #0
 8002084:	dbf1      	blt.n	800206a <__swhatbuf_r+0x12>
 8002086:	9a01      	ldr	r2, [sp, #4]
 8002088:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800208c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002090:	425a      	negs	r2, r3
 8002092:	415a      	adcs	r2, r3
 8002094:	602a      	str	r2, [r5, #0]
 8002096:	e7ee      	b.n	8002076 <__swhatbuf_r+0x1e>
 8002098:	2340      	movs	r3, #64	; 0x40
 800209a:	2000      	movs	r0, #0
 800209c:	6023      	str	r3, [r4, #0]
 800209e:	b016      	add	sp, #88	; 0x58
 80020a0:	bd70      	pop	{r4, r5, r6, pc}
	...

080020a4 <__smakebuf_r>:
 80020a4:	898b      	ldrh	r3, [r1, #12]
 80020a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80020a8:	079d      	lsls	r5, r3, #30
 80020aa:	4606      	mov	r6, r0
 80020ac:	460c      	mov	r4, r1
 80020ae:	d507      	bpl.n	80020c0 <__smakebuf_r+0x1c>
 80020b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80020b4:	6023      	str	r3, [r4, #0]
 80020b6:	6123      	str	r3, [r4, #16]
 80020b8:	2301      	movs	r3, #1
 80020ba:	6163      	str	r3, [r4, #20]
 80020bc:	b002      	add	sp, #8
 80020be:	bd70      	pop	{r4, r5, r6, pc}
 80020c0:	466a      	mov	r2, sp
 80020c2:	ab01      	add	r3, sp, #4
 80020c4:	f7ff ffc8 	bl	8002058 <__swhatbuf_r>
 80020c8:	9900      	ldr	r1, [sp, #0]
 80020ca:	4605      	mov	r5, r0
 80020cc:	4630      	mov	r0, r6
 80020ce:	f000 f891 	bl	80021f4 <_malloc_r>
 80020d2:	b948      	cbnz	r0, 80020e8 <__smakebuf_r+0x44>
 80020d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80020d8:	059a      	lsls	r2, r3, #22
 80020da:	d4ef      	bmi.n	80020bc <__smakebuf_r+0x18>
 80020dc:	f023 0303 	bic.w	r3, r3, #3
 80020e0:	f043 0302 	orr.w	r3, r3, #2
 80020e4:	81a3      	strh	r3, [r4, #12]
 80020e6:	e7e3      	b.n	80020b0 <__smakebuf_r+0xc>
 80020e8:	4b0d      	ldr	r3, [pc, #52]	; (8002120 <__smakebuf_r+0x7c>)
 80020ea:	62b3      	str	r3, [r6, #40]	; 0x28
 80020ec:	89a3      	ldrh	r3, [r4, #12]
 80020ee:	6020      	str	r0, [r4, #0]
 80020f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020f4:	81a3      	strh	r3, [r4, #12]
 80020f6:	9b00      	ldr	r3, [sp, #0]
 80020f8:	6120      	str	r0, [r4, #16]
 80020fa:	6163      	str	r3, [r4, #20]
 80020fc:	9b01      	ldr	r3, [sp, #4]
 80020fe:	b15b      	cbz	r3, 8002118 <__smakebuf_r+0x74>
 8002100:	4630      	mov	r0, r6
 8002102:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002106:	f000 fc5f 	bl	80029c8 <_isatty_r>
 800210a:	b128      	cbz	r0, 8002118 <__smakebuf_r+0x74>
 800210c:	89a3      	ldrh	r3, [r4, #12]
 800210e:	f023 0303 	bic.w	r3, r3, #3
 8002112:	f043 0301 	orr.w	r3, r3, #1
 8002116:	81a3      	strh	r3, [r4, #12]
 8002118:	89a0      	ldrh	r0, [r4, #12]
 800211a:	4305      	orrs	r5, r0
 800211c:	81a5      	strh	r5, [r4, #12]
 800211e:	e7cd      	b.n	80020bc <__smakebuf_r+0x18>
 8002120:	08001eb1 	.word	0x08001eb1

08002124 <_free_r>:
 8002124:	b538      	push	{r3, r4, r5, lr}
 8002126:	4605      	mov	r5, r0
 8002128:	2900      	cmp	r1, #0
 800212a:	d040      	beq.n	80021ae <_free_r+0x8a>
 800212c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002130:	1f0c      	subs	r4, r1, #4
 8002132:	2b00      	cmp	r3, #0
 8002134:	bfb8      	it	lt
 8002136:	18e4      	addlt	r4, r4, r3
 8002138:	f000 fc76 	bl	8002a28 <__malloc_lock>
 800213c:	4a1c      	ldr	r2, [pc, #112]	; (80021b0 <_free_r+0x8c>)
 800213e:	6813      	ldr	r3, [r2, #0]
 8002140:	b933      	cbnz	r3, 8002150 <_free_r+0x2c>
 8002142:	6063      	str	r3, [r4, #4]
 8002144:	6014      	str	r4, [r2, #0]
 8002146:	4628      	mov	r0, r5
 8002148:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800214c:	f000 bc72 	b.w	8002a34 <__malloc_unlock>
 8002150:	42a3      	cmp	r3, r4
 8002152:	d908      	bls.n	8002166 <_free_r+0x42>
 8002154:	6820      	ldr	r0, [r4, #0]
 8002156:	1821      	adds	r1, r4, r0
 8002158:	428b      	cmp	r3, r1
 800215a:	bf01      	itttt	eq
 800215c:	6819      	ldreq	r1, [r3, #0]
 800215e:	685b      	ldreq	r3, [r3, #4]
 8002160:	1809      	addeq	r1, r1, r0
 8002162:	6021      	streq	r1, [r4, #0]
 8002164:	e7ed      	b.n	8002142 <_free_r+0x1e>
 8002166:	461a      	mov	r2, r3
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	b10b      	cbz	r3, 8002170 <_free_r+0x4c>
 800216c:	42a3      	cmp	r3, r4
 800216e:	d9fa      	bls.n	8002166 <_free_r+0x42>
 8002170:	6811      	ldr	r1, [r2, #0]
 8002172:	1850      	adds	r0, r2, r1
 8002174:	42a0      	cmp	r0, r4
 8002176:	d10b      	bne.n	8002190 <_free_r+0x6c>
 8002178:	6820      	ldr	r0, [r4, #0]
 800217a:	4401      	add	r1, r0
 800217c:	1850      	adds	r0, r2, r1
 800217e:	4283      	cmp	r3, r0
 8002180:	6011      	str	r1, [r2, #0]
 8002182:	d1e0      	bne.n	8002146 <_free_r+0x22>
 8002184:	6818      	ldr	r0, [r3, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	4401      	add	r1, r0
 800218a:	6011      	str	r1, [r2, #0]
 800218c:	6053      	str	r3, [r2, #4]
 800218e:	e7da      	b.n	8002146 <_free_r+0x22>
 8002190:	d902      	bls.n	8002198 <_free_r+0x74>
 8002192:	230c      	movs	r3, #12
 8002194:	602b      	str	r3, [r5, #0]
 8002196:	e7d6      	b.n	8002146 <_free_r+0x22>
 8002198:	6820      	ldr	r0, [r4, #0]
 800219a:	1821      	adds	r1, r4, r0
 800219c:	428b      	cmp	r3, r1
 800219e:	bf01      	itttt	eq
 80021a0:	6819      	ldreq	r1, [r3, #0]
 80021a2:	685b      	ldreq	r3, [r3, #4]
 80021a4:	1809      	addeq	r1, r1, r0
 80021a6:	6021      	streq	r1, [r4, #0]
 80021a8:	6063      	str	r3, [r4, #4]
 80021aa:	6054      	str	r4, [r2, #4]
 80021ac:	e7cb      	b.n	8002146 <_free_r+0x22>
 80021ae:	bd38      	pop	{r3, r4, r5, pc}
 80021b0:	200002e4 	.word	0x200002e4

080021b4 <sbrk_aligned>:
 80021b4:	b570      	push	{r4, r5, r6, lr}
 80021b6:	4e0e      	ldr	r6, [pc, #56]	; (80021f0 <sbrk_aligned+0x3c>)
 80021b8:	460c      	mov	r4, r1
 80021ba:	6831      	ldr	r1, [r6, #0]
 80021bc:	4605      	mov	r5, r0
 80021be:	b911      	cbnz	r1, 80021c6 <sbrk_aligned+0x12>
 80021c0:	f000 fb7a 	bl	80028b8 <_sbrk_r>
 80021c4:	6030      	str	r0, [r6, #0]
 80021c6:	4621      	mov	r1, r4
 80021c8:	4628      	mov	r0, r5
 80021ca:	f000 fb75 	bl	80028b8 <_sbrk_r>
 80021ce:	1c43      	adds	r3, r0, #1
 80021d0:	d00a      	beq.n	80021e8 <sbrk_aligned+0x34>
 80021d2:	1cc4      	adds	r4, r0, #3
 80021d4:	f024 0403 	bic.w	r4, r4, #3
 80021d8:	42a0      	cmp	r0, r4
 80021da:	d007      	beq.n	80021ec <sbrk_aligned+0x38>
 80021dc:	1a21      	subs	r1, r4, r0
 80021de:	4628      	mov	r0, r5
 80021e0:	f000 fb6a 	bl	80028b8 <_sbrk_r>
 80021e4:	3001      	adds	r0, #1
 80021e6:	d101      	bne.n	80021ec <sbrk_aligned+0x38>
 80021e8:	f04f 34ff 	mov.w	r4, #4294967295
 80021ec:	4620      	mov	r0, r4
 80021ee:	bd70      	pop	{r4, r5, r6, pc}
 80021f0:	200002e8 	.word	0x200002e8

080021f4 <_malloc_r>:
 80021f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021f8:	1ccd      	adds	r5, r1, #3
 80021fa:	f025 0503 	bic.w	r5, r5, #3
 80021fe:	3508      	adds	r5, #8
 8002200:	2d0c      	cmp	r5, #12
 8002202:	bf38      	it	cc
 8002204:	250c      	movcc	r5, #12
 8002206:	2d00      	cmp	r5, #0
 8002208:	4607      	mov	r7, r0
 800220a:	db01      	blt.n	8002210 <_malloc_r+0x1c>
 800220c:	42a9      	cmp	r1, r5
 800220e:	d905      	bls.n	800221c <_malloc_r+0x28>
 8002210:	230c      	movs	r3, #12
 8002212:	2600      	movs	r6, #0
 8002214:	603b      	str	r3, [r7, #0]
 8002216:	4630      	mov	r0, r6
 8002218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800221c:	4e2e      	ldr	r6, [pc, #184]	; (80022d8 <_malloc_r+0xe4>)
 800221e:	f000 fc03 	bl	8002a28 <__malloc_lock>
 8002222:	6833      	ldr	r3, [r6, #0]
 8002224:	461c      	mov	r4, r3
 8002226:	bb34      	cbnz	r4, 8002276 <_malloc_r+0x82>
 8002228:	4629      	mov	r1, r5
 800222a:	4638      	mov	r0, r7
 800222c:	f7ff ffc2 	bl	80021b4 <sbrk_aligned>
 8002230:	1c43      	adds	r3, r0, #1
 8002232:	4604      	mov	r4, r0
 8002234:	d14d      	bne.n	80022d2 <_malloc_r+0xde>
 8002236:	6834      	ldr	r4, [r6, #0]
 8002238:	4626      	mov	r6, r4
 800223a:	2e00      	cmp	r6, #0
 800223c:	d140      	bne.n	80022c0 <_malloc_r+0xcc>
 800223e:	6823      	ldr	r3, [r4, #0]
 8002240:	4631      	mov	r1, r6
 8002242:	4638      	mov	r0, r7
 8002244:	eb04 0803 	add.w	r8, r4, r3
 8002248:	f000 fb36 	bl	80028b8 <_sbrk_r>
 800224c:	4580      	cmp	r8, r0
 800224e:	d13a      	bne.n	80022c6 <_malloc_r+0xd2>
 8002250:	6821      	ldr	r1, [r4, #0]
 8002252:	3503      	adds	r5, #3
 8002254:	1a6d      	subs	r5, r5, r1
 8002256:	f025 0503 	bic.w	r5, r5, #3
 800225a:	3508      	adds	r5, #8
 800225c:	2d0c      	cmp	r5, #12
 800225e:	bf38      	it	cc
 8002260:	250c      	movcc	r5, #12
 8002262:	4638      	mov	r0, r7
 8002264:	4629      	mov	r1, r5
 8002266:	f7ff ffa5 	bl	80021b4 <sbrk_aligned>
 800226a:	3001      	adds	r0, #1
 800226c:	d02b      	beq.n	80022c6 <_malloc_r+0xd2>
 800226e:	6823      	ldr	r3, [r4, #0]
 8002270:	442b      	add	r3, r5
 8002272:	6023      	str	r3, [r4, #0]
 8002274:	e00e      	b.n	8002294 <_malloc_r+0xa0>
 8002276:	6822      	ldr	r2, [r4, #0]
 8002278:	1b52      	subs	r2, r2, r5
 800227a:	d41e      	bmi.n	80022ba <_malloc_r+0xc6>
 800227c:	2a0b      	cmp	r2, #11
 800227e:	d916      	bls.n	80022ae <_malloc_r+0xba>
 8002280:	1961      	adds	r1, r4, r5
 8002282:	42a3      	cmp	r3, r4
 8002284:	6025      	str	r5, [r4, #0]
 8002286:	bf18      	it	ne
 8002288:	6059      	strne	r1, [r3, #4]
 800228a:	6863      	ldr	r3, [r4, #4]
 800228c:	bf08      	it	eq
 800228e:	6031      	streq	r1, [r6, #0]
 8002290:	5162      	str	r2, [r4, r5]
 8002292:	604b      	str	r3, [r1, #4]
 8002294:	4638      	mov	r0, r7
 8002296:	f104 060b 	add.w	r6, r4, #11
 800229a:	f000 fbcb 	bl	8002a34 <__malloc_unlock>
 800229e:	f026 0607 	bic.w	r6, r6, #7
 80022a2:	1d23      	adds	r3, r4, #4
 80022a4:	1af2      	subs	r2, r6, r3
 80022a6:	d0b6      	beq.n	8002216 <_malloc_r+0x22>
 80022a8:	1b9b      	subs	r3, r3, r6
 80022aa:	50a3      	str	r3, [r4, r2]
 80022ac:	e7b3      	b.n	8002216 <_malloc_r+0x22>
 80022ae:	6862      	ldr	r2, [r4, #4]
 80022b0:	42a3      	cmp	r3, r4
 80022b2:	bf0c      	ite	eq
 80022b4:	6032      	streq	r2, [r6, #0]
 80022b6:	605a      	strne	r2, [r3, #4]
 80022b8:	e7ec      	b.n	8002294 <_malloc_r+0xa0>
 80022ba:	4623      	mov	r3, r4
 80022bc:	6864      	ldr	r4, [r4, #4]
 80022be:	e7b2      	b.n	8002226 <_malloc_r+0x32>
 80022c0:	4634      	mov	r4, r6
 80022c2:	6876      	ldr	r6, [r6, #4]
 80022c4:	e7b9      	b.n	800223a <_malloc_r+0x46>
 80022c6:	230c      	movs	r3, #12
 80022c8:	4638      	mov	r0, r7
 80022ca:	603b      	str	r3, [r7, #0]
 80022cc:	f000 fbb2 	bl	8002a34 <__malloc_unlock>
 80022d0:	e7a1      	b.n	8002216 <_malloc_r+0x22>
 80022d2:	6025      	str	r5, [r4, #0]
 80022d4:	e7de      	b.n	8002294 <_malloc_r+0xa0>
 80022d6:	bf00      	nop
 80022d8:	200002e4 	.word	0x200002e4

080022dc <__sfputc_r>:
 80022dc:	6893      	ldr	r3, [r2, #8]
 80022de:	b410      	push	{r4}
 80022e0:	3b01      	subs	r3, #1
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	6093      	str	r3, [r2, #8]
 80022e6:	da07      	bge.n	80022f8 <__sfputc_r+0x1c>
 80022e8:	6994      	ldr	r4, [r2, #24]
 80022ea:	42a3      	cmp	r3, r4
 80022ec:	db01      	blt.n	80022f2 <__sfputc_r+0x16>
 80022ee:	290a      	cmp	r1, #10
 80022f0:	d102      	bne.n	80022f8 <__sfputc_r+0x1c>
 80022f2:	bc10      	pop	{r4}
 80022f4:	f7ff bc3a 	b.w	8001b6c <__swbuf_r>
 80022f8:	6813      	ldr	r3, [r2, #0]
 80022fa:	1c58      	adds	r0, r3, #1
 80022fc:	6010      	str	r0, [r2, #0]
 80022fe:	7019      	strb	r1, [r3, #0]
 8002300:	4608      	mov	r0, r1
 8002302:	bc10      	pop	{r4}
 8002304:	4770      	bx	lr

08002306 <__sfputs_r>:
 8002306:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002308:	4606      	mov	r6, r0
 800230a:	460f      	mov	r7, r1
 800230c:	4614      	mov	r4, r2
 800230e:	18d5      	adds	r5, r2, r3
 8002310:	42ac      	cmp	r4, r5
 8002312:	d101      	bne.n	8002318 <__sfputs_r+0x12>
 8002314:	2000      	movs	r0, #0
 8002316:	e007      	b.n	8002328 <__sfputs_r+0x22>
 8002318:	463a      	mov	r2, r7
 800231a:	4630      	mov	r0, r6
 800231c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002320:	f7ff ffdc 	bl	80022dc <__sfputc_r>
 8002324:	1c43      	adds	r3, r0, #1
 8002326:	d1f3      	bne.n	8002310 <__sfputs_r+0xa>
 8002328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800232c <_vfiprintf_r>:
 800232c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002330:	460d      	mov	r5, r1
 8002332:	4614      	mov	r4, r2
 8002334:	4698      	mov	r8, r3
 8002336:	4606      	mov	r6, r0
 8002338:	b09d      	sub	sp, #116	; 0x74
 800233a:	b118      	cbz	r0, 8002344 <_vfiprintf_r+0x18>
 800233c:	6983      	ldr	r3, [r0, #24]
 800233e:	b90b      	cbnz	r3, 8002344 <_vfiprintf_r+0x18>
 8002340:	f7ff fdea 	bl	8001f18 <__sinit>
 8002344:	4b89      	ldr	r3, [pc, #548]	; (800256c <_vfiprintf_r+0x240>)
 8002346:	429d      	cmp	r5, r3
 8002348:	d11b      	bne.n	8002382 <_vfiprintf_r+0x56>
 800234a:	6875      	ldr	r5, [r6, #4]
 800234c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800234e:	07d9      	lsls	r1, r3, #31
 8002350:	d405      	bmi.n	800235e <_vfiprintf_r+0x32>
 8002352:	89ab      	ldrh	r3, [r5, #12]
 8002354:	059a      	lsls	r2, r3, #22
 8002356:	d402      	bmi.n	800235e <_vfiprintf_r+0x32>
 8002358:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800235a:	f7ff fe7b 	bl	8002054 <__retarget_lock_acquire_recursive>
 800235e:	89ab      	ldrh	r3, [r5, #12]
 8002360:	071b      	lsls	r3, r3, #28
 8002362:	d501      	bpl.n	8002368 <_vfiprintf_r+0x3c>
 8002364:	692b      	ldr	r3, [r5, #16]
 8002366:	b9eb      	cbnz	r3, 80023a4 <_vfiprintf_r+0x78>
 8002368:	4629      	mov	r1, r5
 800236a:	4630      	mov	r0, r6
 800236c:	f7ff fc50 	bl	8001c10 <__swsetup_r>
 8002370:	b1c0      	cbz	r0, 80023a4 <_vfiprintf_r+0x78>
 8002372:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002374:	07dc      	lsls	r4, r3, #31
 8002376:	d50e      	bpl.n	8002396 <_vfiprintf_r+0x6a>
 8002378:	f04f 30ff 	mov.w	r0, #4294967295
 800237c:	b01d      	add	sp, #116	; 0x74
 800237e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002382:	4b7b      	ldr	r3, [pc, #492]	; (8002570 <_vfiprintf_r+0x244>)
 8002384:	429d      	cmp	r5, r3
 8002386:	d101      	bne.n	800238c <_vfiprintf_r+0x60>
 8002388:	68b5      	ldr	r5, [r6, #8]
 800238a:	e7df      	b.n	800234c <_vfiprintf_r+0x20>
 800238c:	4b79      	ldr	r3, [pc, #484]	; (8002574 <_vfiprintf_r+0x248>)
 800238e:	429d      	cmp	r5, r3
 8002390:	bf08      	it	eq
 8002392:	68f5      	ldreq	r5, [r6, #12]
 8002394:	e7da      	b.n	800234c <_vfiprintf_r+0x20>
 8002396:	89ab      	ldrh	r3, [r5, #12]
 8002398:	0598      	lsls	r0, r3, #22
 800239a:	d4ed      	bmi.n	8002378 <_vfiprintf_r+0x4c>
 800239c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800239e:	f7ff fe5a 	bl	8002056 <__retarget_lock_release_recursive>
 80023a2:	e7e9      	b.n	8002378 <_vfiprintf_r+0x4c>
 80023a4:	2300      	movs	r3, #0
 80023a6:	9309      	str	r3, [sp, #36]	; 0x24
 80023a8:	2320      	movs	r3, #32
 80023aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80023ae:	2330      	movs	r3, #48	; 0x30
 80023b0:	f04f 0901 	mov.w	r9, #1
 80023b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80023b8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8002578 <_vfiprintf_r+0x24c>
 80023bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80023c0:	4623      	mov	r3, r4
 80023c2:	469a      	mov	sl, r3
 80023c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80023c8:	b10a      	cbz	r2, 80023ce <_vfiprintf_r+0xa2>
 80023ca:	2a25      	cmp	r2, #37	; 0x25
 80023cc:	d1f9      	bne.n	80023c2 <_vfiprintf_r+0x96>
 80023ce:	ebba 0b04 	subs.w	fp, sl, r4
 80023d2:	d00b      	beq.n	80023ec <_vfiprintf_r+0xc0>
 80023d4:	465b      	mov	r3, fp
 80023d6:	4622      	mov	r2, r4
 80023d8:	4629      	mov	r1, r5
 80023da:	4630      	mov	r0, r6
 80023dc:	f7ff ff93 	bl	8002306 <__sfputs_r>
 80023e0:	3001      	adds	r0, #1
 80023e2:	f000 80aa 	beq.w	800253a <_vfiprintf_r+0x20e>
 80023e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80023e8:	445a      	add	r2, fp
 80023ea:	9209      	str	r2, [sp, #36]	; 0x24
 80023ec:	f89a 3000 	ldrb.w	r3, [sl]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f000 80a2 	beq.w	800253a <_vfiprintf_r+0x20e>
 80023f6:	2300      	movs	r3, #0
 80023f8:	f04f 32ff 	mov.w	r2, #4294967295
 80023fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002400:	f10a 0a01 	add.w	sl, sl, #1
 8002404:	9304      	str	r3, [sp, #16]
 8002406:	9307      	str	r3, [sp, #28]
 8002408:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800240c:	931a      	str	r3, [sp, #104]	; 0x68
 800240e:	4654      	mov	r4, sl
 8002410:	2205      	movs	r2, #5
 8002412:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002416:	4858      	ldr	r0, [pc, #352]	; (8002578 <_vfiprintf_r+0x24c>)
 8002418:	f000 faf8 	bl	8002a0c <memchr>
 800241c:	9a04      	ldr	r2, [sp, #16]
 800241e:	b9d8      	cbnz	r0, 8002458 <_vfiprintf_r+0x12c>
 8002420:	06d1      	lsls	r1, r2, #27
 8002422:	bf44      	itt	mi
 8002424:	2320      	movmi	r3, #32
 8002426:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800242a:	0713      	lsls	r3, r2, #28
 800242c:	bf44      	itt	mi
 800242e:	232b      	movmi	r3, #43	; 0x2b
 8002430:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002434:	f89a 3000 	ldrb.w	r3, [sl]
 8002438:	2b2a      	cmp	r3, #42	; 0x2a
 800243a:	d015      	beq.n	8002468 <_vfiprintf_r+0x13c>
 800243c:	4654      	mov	r4, sl
 800243e:	2000      	movs	r0, #0
 8002440:	f04f 0c0a 	mov.w	ip, #10
 8002444:	9a07      	ldr	r2, [sp, #28]
 8002446:	4621      	mov	r1, r4
 8002448:	f811 3b01 	ldrb.w	r3, [r1], #1
 800244c:	3b30      	subs	r3, #48	; 0x30
 800244e:	2b09      	cmp	r3, #9
 8002450:	d94e      	bls.n	80024f0 <_vfiprintf_r+0x1c4>
 8002452:	b1b0      	cbz	r0, 8002482 <_vfiprintf_r+0x156>
 8002454:	9207      	str	r2, [sp, #28]
 8002456:	e014      	b.n	8002482 <_vfiprintf_r+0x156>
 8002458:	eba0 0308 	sub.w	r3, r0, r8
 800245c:	fa09 f303 	lsl.w	r3, r9, r3
 8002460:	4313      	orrs	r3, r2
 8002462:	46a2      	mov	sl, r4
 8002464:	9304      	str	r3, [sp, #16]
 8002466:	e7d2      	b.n	800240e <_vfiprintf_r+0xe2>
 8002468:	9b03      	ldr	r3, [sp, #12]
 800246a:	1d19      	adds	r1, r3, #4
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	9103      	str	r1, [sp, #12]
 8002470:	2b00      	cmp	r3, #0
 8002472:	bfbb      	ittet	lt
 8002474:	425b      	neglt	r3, r3
 8002476:	f042 0202 	orrlt.w	r2, r2, #2
 800247a:	9307      	strge	r3, [sp, #28]
 800247c:	9307      	strlt	r3, [sp, #28]
 800247e:	bfb8      	it	lt
 8002480:	9204      	strlt	r2, [sp, #16]
 8002482:	7823      	ldrb	r3, [r4, #0]
 8002484:	2b2e      	cmp	r3, #46	; 0x2e
 8002486:	d10c      	bne.n	80024a2 <_vfiprintf_r+0x176>
 8002488:	7863      	ldrb	r3, [r4, #1]
 800248a:	2b2a      	cmp	r3, #42	; 0x2a
 800248c:	d135      	bne.n	80024fa <_vfiprintf_r+0x1ce>
 800248e:	9b03      	ldr	r3, [sp, #12]
 8002490:	3402      	adds	r4, #2
 8002492:	1d1a      	adds	r2, r3, #4
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	9203      	str	r2, [sp, #12]
 8002498:	2b00      	cmp	r3, #0
 800249a:	bfb8      	it	lt
 800249c:	f04f 33ff 	movlt.w	r3, #4294967295
 80024a0:	9305      	str	r3, [sp, #20]
 80024a2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800257c <_vfiprintf_r+0x250>
 80024a6:	2203      	movs	r2, #3
 80024a8:	4650      	mov	r0, sl
 80024aa:	7821      	ldrb	r1, [r4, #0]
 80024ac:	f000 faae 	bl	8002a0c <memchr>
 80024b0:	b140      	cbz	r0, 80024c4 <_vfiprintf_r+0x198>
 80024b2:	2340      	movs	r3, #64	; 0x40
 80024b4:	eba0 000a 	sub.w	r0, r0, sl
 80024b8:	fa03 f000 	lsl.w	r0, r3, r0
 80024bc:	9b04      	ldr	r3, [sp, #16]
 80024be:	3401      	adds	r4, #1
 80024c0:	4303      	orrs	r3, r0
 80024c2:	9304      	str	r3, [sp, #16]
 80024c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80024c8:	2206      	movs	r2, #6
 80024ca:	482d      	ldr	r0, [pc, #180]	; (8002580 <_vfiprintf_r+0x254>)
 80024cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80024d0:	f000 fa9c 	bl	8002a0c <memchr>
 80024d4:	2800      	cmp	r0, #0
 80024d6:	d03f      	beq.n	8002558 <_vfiprintf_r+0x22c>
 80024d8:	4b2a      	ldr	r3, [pc, #168]	; (8002584 <_vfiprintf_r+0x258>)
 80024da:	bb1b      	cbnz	r3, 8002524 <_vfiprintf_r+0x1f8>
 80024dc:	9b03      	ldr	r3, [sp, #12]
 80024de:	3307      	adds	r3, #7
 80024e0:	f023 0307 	bic.w	r3, r3, #7
 80024e4:	3308      	adds	r3, #8
 80024e6:	9303      	str	r3, [sp, #12]
 80024e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80024ea:	443b      	add	r3, r7
 80024ec:	9309      	str	r3, [sp, #36]	; 0x24
 80024ee:	e767      	b.n	80023c0 <_vfiprintf_r+0x94>
 80024f0:	460c      	mov	r4, r1
 80024f2:	2001      	movs	r0, #1
 80024f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80024f8:	e7a5      	b.n	8002446 <_vfiprintf_r+0x11a>
 80024fa:	2300      	movs	r3, #0
 80024fc:	f04f 0c0a 	mov.w	ip, #10
 8002500:	4619      	mov	r1, r3
 8002502:	3401      	adds	r4, #1
 8002504:	9305      	str	r3, [sp, #20]
 8002506:	4620      	mov	r0, r4
 8002508:	f810 2b01 	ldrb.w	r2, [r0], #1
 800250c:	3a30      	subs	r2, #48	; 0x30
 800250e:	2a09      	cmp	r2, #9
 8002510:	d903      	bls.n	800251a <_vfiprintf_r+0x1ee>
 8002512:	2b00      	cmp	r3, #0
 8002514:	d0c5      	beq.n	80024a2 <_vfiprintf_r+0x176>
 8002516:	9105      	str	r1, [sp, #20]
 8002518:	e7c3      	b.n	80024a2 <_vfiprintf_r+0x176>
 800251a:	4604      	mov	r4, r0
 800251c:	2301      	movs	r3, #1
 800251e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002522:	e7f0      	b.n	8002506 <_vfiprintf_r+0x1da>
 8002524:	ab03      	add	r3, sp, #12
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	462a      	mov	r2, r5
 800252a:	4630      	mov	r0, r6
 800252c:	4b16      	ldr	r3, [pc, #88]	; (8002588 <_vfiprintf_r+0x25c>)
 800252e:	a904      	add	r1, sp, #16
 8002530:	f3af 8000 	nop.w
 8002534:	4607      	mov	r7, r0
 8002536:	1c78      	adds	r0, r7, #1
 8002538:	d1d6      	bne.n	80024e8 <_vfiprintf_r+0x1bc>
 800253a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800253c:	07d9      	lsls	r1, r3, #31
 800253e:	d405      	bmi.n	800254c <_vfiprintf_r+0x220>
 8002540:	89ab      	ldrh	r3, [r5, #12]
 8002542:	059a      	lsls	r2, r3, #22
 8002544:	d402      	bmi.n	800254c <_vfiprintf_r+0x220>
 8002546:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002548:	f7ff fd85 	bl	8002056 <__retarget_lock_release_recursive>
 800254c:	89ab      	ldrh	r3, [r5, #12]
 800254e:	065b      	lsls	r3, r3, #25
 8002550:	f53f af12 	bmi.w	8002378 <_vfiprintf_r+0x4c>
 8002554:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002556:	e711      	b.n	800237c <_vfiprintf_r+0x50>
 8002558:	ab03      	add	r3, sp, #12
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	462a      	mov	r2, r5
 800255e:	4630      	mov	r0, r6
 8002560:	4b09      	ldr	r3, [pc, #36]	; (8002588 <_vfiprintf_r+0x25c>)
 8002562:	a904      	add	r1, sp, #16
 8002564:	f000 f882 	bl	800266c <_printf_i>
 8002568:	e7e4      	b.n	8002534 <_vfiprintf_r+0x208>
 800256a:	bf00      	nop
 800256c:	08002ad8 	.word	0x08002ad8
 8002570:	08002af8 	.word	0x08002af8
 8002574:	08002ab8 	.word	0x08002ab8
 8002578:	08002b18 	.word	0x08002b18
 800257c:	08002b1e 	.word	0x08002b1e
 8002580:	08002b22 	.word	0x08002b22
 8002584:	00000000 	.word	0x00000000
 8002588:	08002307 	.word	0x08002307

0800258c <_printf_common>:
 800258c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002590:	4616      	mov	r6, r2
 8002592:	4699      	mov	r9, r3
 8002594:	688a      	ldr	r2, [r1, #8]
 8002596:	690b      	ldr	r3, [r1, #16]
 8002598:	4607      	mov	r7, r0
 800259a:	4293      	cmp	r3, r2
 800259c:	bfb8      	it	lt
 800259e:	4613      	movlt	r3, r2
 80025a0:	6033      	str	r3, [r6, #0]
 80025a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80025a6:	460c      	mov	r4, r1
 80025a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80025ac:	b10a      	cbz	r2, 80025b2 <_printf_common+0x26>
 80025ae:	3301      	adds	r3, #1
 80025b0:	6033      	str	r3, [r6, #0]
 80025b2:	6823      	ldr	r3, [r4, #0]
 80025b4:	0699      	lsls	r1, r3, #26
 80025b6:	bf42      	ittt	mi
 80025b8:	6833      	ldrmi	r3, [r6, #0]
 80025ba:	3302      	addmi	r3, #2
 80025bc:	6033      	strmi	r3, [r6, #0]
 80025be:	6825      	ldr	r5, [r4, #0]
 80025c0:	f015 0506 	ands.w	r5, r5, #6
 80025c4:	d106      	bne.n	80025d4 <_printf_common+0x48>
 80025c6:	f104 0a19 	add.w	sl, r4, #25
 80025ca:	68e3      	ldr	r3, [r4, #12]
 80025cc:	6832      	ldr	r2, [r6, #0]
 80025ce:	1a9b      	subs	r3, r3, r2
 80025d0:	42ab      	cmp	r3, r5
 80025d2:	dc28      	bgt.n	8002626 <_printf_common+0x9a>
 80025d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80025d8:	1e13      	subs	r3, r2, #0
 80025da:	6822      	ldr	r2, [r4, #0]
 80025dc:	bf18      	it	ne
 80025de:	2301      	movne	r3, #1
 80025e0:	0692      	lsls	r2, r2, #26
 80025e2:	d42d      	bmi.n	8002640 <_printf_common+0xb4>
 80025e4:	4649      	mov	r1, r9
 80025e6:	4638      	mov	r0, r7
 80025e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80025ec:	47c0      	blx	r8
 80025ee:	3001      	adds	r0, #1
 80025f0:	d020      	beq.n	8002634 <_printf_common+0xa8>
 80025f2:	6823      	ldr	r3, [r4, #0]
 80025f4:	68e5      	ldr	r5, [r4, #12]
 80025f6:	f003 0306 	and.w	r3, r3, #6
 80025fa:	2b04      	cmp	r3, #4
 80025fc:	bf18      	it	ne
 80025fe:	2500      	movne	r5, #0
 8002600:	6832      	ldr	r2, [r6, #0]
 8002602:	f04f 0600 	mov.w	r6, #0
 8002606:	68a3      	ldr	r3, [r4, #8]
 8002608:	bf08      	it	eq
 800260a:	1aad      	subeq	r5, r5, r2
 800260c:	6922      	ldr	r2, [r4, #16]
 800260e:	bf08      	it	eq
 8002610:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002614:	4293      	cmp	r3, r2
 8002616:	bfc4      	itt	gt
 8002618:	1a9b      	subgt	r3, r3, r2
 800261a:	18ed      	addgt	r5, r5, r3
 800261c:	341a      	adds	r4, #26
 800261e:	42b5      	cmp	r5, r6
 8002620:	d11a      	bne.n	8002658 <_printf_common+0xcc>
 8002622:	2000      	movs	r0, #0
 8002624:	e008      	b.n	8002638 <_printf_common+0xac>
 8002626:	2301      	movs	r3, #1
 8002628:	4652      	mov	r2, sl
 800262a:	4649      	mov	r1, r9
 800262c:	4638      	mov	r0, r7
 800262e:	47c0      	blx	r8
 8002630:	3001      	adds	r0, #1
 8002632:	d103      	bne.n	800263c <_printf_common+0xb0>
 8002634:	f04f 30ff 	mov.w	r0, #4294967295
 8002638:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800263c:	3501      	adds	r5, #1
 800263e:	e7c4      	b.n	80025ca <_printf_common+0x3e>
 8002640:	2030      	movs	r0, #48	; 0x30
 8002642:	18e1      	adds	r1, r4, r3
 8002644:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002648:	1c5a      	adds	r2, r3, #1
 800264a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800264e:	4422      	add	r2, r4
 8002650:	3302      	adds	r3, #2
 8002652:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002656:	e7c5      	b.n	80025e4 <_printf_common+0x58>
 8002658:	2301      	movs	r3, #1
 800265a:	4622      	mov	r2, r4
 800265c:	4649      	mov	r1, r9
 800265e:	4638      	mov	r0, r7
 8002660:	47c0      	blx	r8
 8002662:	3001      	adds	r0, #1
 8002664:	d0e6      	beq.n	8002634 <_printf_common+0xa8>
 8002666:	3601      	adds	r6, #1
 8002668:	e7d9      	b.n	800261e <_printf_common+0x92>
	...

0800266c <_printf_i>:
 800266c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002670:	7e0f      	ldrb	r7, [r1, #24]
 8002672:	4691      	mov	r9, r2
 8002674:	2f78      	cmp	r7, #120	; 0x78
 8002676:	4680      	mov	r8, r0
 8002678:	460c      	mov	r4, r1
 800267a:	469a      	mov	sl, r3
 800267c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800267e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002682:	d807      	bhi.n	8002694 <_printf_i+0x28>
 8002684:	2f62      	cmp	r7, #98	; 0x62
 8002686:	d80a      	bhi.n	800269e <_printf_i+0x32>
 8002688:	2f00      	cmp	r7, #0
 800268a:	f000 80d9 	beq.w	8002840 <_printf_i+0x1d4>
 800268e:	2f58      	cmp	r7, #88	; 0x58
 8002690:	f000 80a4 	beq.w	80027dc <_printf_i+0x170>
 8002694:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002698:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800269c:	e03a      	b.n	8002714 <_printf_i+0xa8>
 800269e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80026a2:	2b15      	cmp	r3, #21
 80026a4:	d8f6      	bhi.n	8002694 <_printf_i+0x28>
 80026a6:	a101      	add	r1, pc, #4	; (adr r1, 80026ac <_printf_i+0x40>)
 80026a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80026ac:	08002705 	.word	0x08002705
 80026b0:	08002719 	.word	0x08002719
 80026b4:	08002695 	.word	0x08002695
 80026b8:	08002695 	.word	0x08002695
 80026bc:	08002695 	.word	0x08002695
 80026c0:	08002695 	.word	0x08002695
 80026c4:	08002719 	.word	0x08002719
 80026c8:	08002695 	.word	0x08002695
 80026cc:	08002695 	.word	0x08002695
 80026d0:	08002695 	.word	0x08002695
 80026d4:	08002695 	.word	0x08002695
 80026d8:	08002827 	.word	0x08002827
 80026dc:	08002749 	.word	0x08002749
 80026e0:	08002809 	.word	0x08002809
 80026e4:	08002695 	.word	0x08002695
 80026e8:	08002695 	.word	0x08002695
 80026ec:	08002849 	.word	0x08002849
 80026f0:	08002695 	.word	0x08002695
 80026f4:	08002749 	.word	0x08002749
 80026f8:	08002695 	.word	0x08002695
 80026fc:	08002695 	.word	0x08002695
 8002700:	08002811 	.word	0x08002811
 8002704:	682b      	ldr	r3, [r5, #0]
 8002706:	1d1a      	adds	r2, r3, #4
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	602a      	str	r2, [r5, #0]
 800270c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002710:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002714:	2301      	movs	r3, #1
 8002716:	e0a4      	b.n	8002862 <_printf_i+0x1f6>
 8002718:	6820      	ldr	r0, [r4, #0]
 800271a:	6829      	ldr	r1, [r5, #0]
 800271c:	0606      	lsls	r6, r0, #24
 800271e:	f101 0304 	add.w	r3, r1, #4
 8002722:	d50a      	bpl.n	800273a <_printf_i+0xce>
 8002724:	680e      	ldr	r6, [r1, #0]
 8002726:	602b      	str	r3, [r5, #0]
 8002728:	2e00      	cmp	r6, #0
 800272a:	da03      	bge.n	8002734 <_printf_i+0xc8>
 800272c:	232d      	movs	r3, #45	; 0x2d
 800272e:	4276      	negs	r6, r6
 8002730:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002734:	230a      	movs	r3, #10
 8002736:	485e      	ldr	r0, [pc, #376]	; (80028b0 <_printf_i+0x244>)
 8002738:	e019      	b.n	800276e <_printf_i+0x102>
 800273a:	680e      	ldr	r6, [r1, #0]
 800273c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002740:	602b      	str	r3, [r5, #0]
 8002742:	bf18      	it	ne
 8002744:	b236      	sxthne	r6, r6
 8002746:	e7ef      	b.n	8002728 <_printf_i+0xbc>
 8002748:	682b      	ldr	r3, [r5, #0]
 800274a:	6820      	ldr	r0, [r4, #0]
 800274c:	1d19      	adds	r1, r3, #4
 800274e:	6029      	str	r1, [r5, #0]
 8002750:	0601      	lsls	r1, r0, #24
 8002752:	d501      	bpl.n	8002758 <_printf_i+0xec>
 8002754:	681e      	ldr	r6, [r3, #0]
 8002756:	e002      	b.n	800275e <_printf_i+0xf2>
 8002758:	0646      	lsls	r6, r0, #25
 800275a:	d5fb      	bpl.n	8002754 <_printf_i+0xe8>
 800275c:	881e      	ldrh	r6, [r3, #0]
 800275e:	2f6f      	cmp	r7, #111	; 0x6f
 8002760:	bf0c      	ite	eq
 8002762:	2308      	moveq	r3, #8
 8002764:	230a      	movne	r3, #10
 8002766:	4852      	ldr	r0, [pc, #328]	; (80028b0 <_printf_i+0x244>)
 8002768:	2100      	movs	r1, #0
 800276a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800276e:	6865      	ldr	r5, [r4, #4]
 8002770:	2d00      	cmp	r5, #0
 8002772:	bfa8      	it	ge
 8002774:	6821      	ldrge	r1, [r4, #0]
 8002776:	60a5      	str	r5, [r4, #8]
 8002778:	bfa4      	itt	ge
 800277a:	f021 0104 	bicge.w	r1, r1, #4
 800277e:	6021      	strge	r1, [r4, #0]
 8002780:	b90e      	cbnz	r6, 8002786 <_printf_i+0x11a>
 8002782:	2d00      	cmp	r5, #0
 8002784:	d04d      	beq.n	8002822 <_printf_i+0x1b6>
 8002786:	4615      	mov	r5, r2
 8002788:	fbb6 f1f3 	udiv	r1, r6, r3
 800278c:	fb03 6711 	mls	r7, r3, r1, r6
 8002790:	5dc7      	ldrb	r7, [r0, r7]
 8002792:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002796:	4637      	mov	r7, r6
 8002798:	42bb      	cmp	r3, r7
 800279a:	460e      	mov	r6, r1
 800279c:	d9f4      	bls.n	8002788 <_printf_i+0x11c>
 800279e:	2b08      	cmp	r3, #8
 80027a0:	d10b      	bne.n	80027ba <_printf_i+0x14e>
 80027a2:	6823      	ldr	r3, [r4, #0]
 80027a4:	07de      	lsls	r6, r3, #31
 80027a6:	d508      	bpl.n	80027ba <_printf_i+0x14e>
 80027a8:	6923      	ldr	r3, [r4, #16]
 80027aa:	6861      	ldr	r1, [r4, #4]
 80027ac:	4299      	cmp	r1, r3
 80027ae:	bfde      	ittt	le
 80027b0:	2330      	movle	r3, #48	; 0x30
 80027b2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80027b6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80027ba:	1b52      	subs	r2, r2, r5
 80027bc:	6122      	str	r2, [r4, #16]
 80027be:	464b      	mov	r3, r9
 80027c0:	4621      	mov	r1, r4
 80027c2:	4640      	mov	r0, r8
 80027c4:	f8cd a000 	str.w	sl, [sp]
 80027c8:	aa03      	add	r2, sp, #12
 80027ca:	f7ff fedf 	bl	800258c <_printf_common>
 80027ce:	3001      	adds	r0, #1
 80027d0:	d14c      	bne.n	800286c <_printf_i+0x200>
 80027d2:	f04f 30ff 	mov.w	r0, #4294967295
 80027d6:	b004      	add	sp, #16
 80027d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027dc:	4834      	ldr	r0, [pc, #208]	; (80028b0 <_printf_i+0x244>)
 80027de:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80027e2:	6829      	ldr	r1, [r5, #0]
 80027e4:	6823      	ldr	r3, [r4, #0]
 80027e6:	f851 6b04 	ldr.w	r6, [r1], #4
 80027ea:	6029      	str	r1, [r5, #0]
 80027ec:	061d      	lsls	r5, r3, #24
 80027ee:	d514      	bpl.n	800281a <_printf_i+0x1ae>
 80027f0:	07df      	lsls	r7, r3, #31
 80027f2:	bf44      	itt	mi
 80027f4:	f043 0320 	orrmi.w	r3, r3, #32
 80027f8:	6023      	strmi	r3, [r4, #0]
 80027fa:	b91e      	cbnz	r6, 8002804 <_printf_i+0x198>
 80027fc:	6823      	ldr	r3, [r4, #0]
 80027fe:	f023 0320 	bic.w	r3, r3, #32
 8002802:	6023      	str	r3, [r4, #0]
 8002804:	2310      	movs	r3, #16
 8002806:	e7af      	b.n	8002768 <_printf_i+0xfc>
 8002808:	6823      	ldr	r3, [r4, #0]
 800280a:	f043 0320 	orr.w	r3, r3, #32
 800280e:	6023      	str	r3, [r4, #0]
 8002810:	2378      	movs	r3, #120	; 0x78
 8002812:	4828      	ldr	r0, [pc, #160]	; (80028b4 <_printf_i+0x248>)
 8002814:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002818:	e7e3      	b.n	80027e2 <_printf_i+0x176>
 800281a:	0659      	lsls	r1, r3, #25
 800281c:	bf48      	it	mi
 800281e:	b2b6      	uxthmi	r6, r6
 8002820:	e7e6      	b.n	80027f0 <_printf_i+0x184>
 8002822:	4615      	mov	r5, r2
 8002824:	e7bb      	b.n	800279e <_printf_i+0x132>
 8002826:	682b      	ldr	r3, [r5, #0]
 8002828:	6826      	ldr	r6, [r4, #0]
 800282a:	1d18      	adds	r0, r3, #4
 800282c:	6961      	ldr	r1, [r4, #20]
 800282e:	6028      	str	r0, [r5, #0]
 8002830:	0635      	lsls	r5, r6, #24
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	d501      	bpl.n	800283a <_printf_i+0x1ce>
 8002836:	6019      	str	r1, [r3, #0]
 8002838:	e002      	b.n	8002840 <_printf_i+0x1d4>
 800283a:	0670      	lsls	r0, r6, #25
 800283c:	d5fb      	bpl.n	8002836 <_printf_i+0x1ca>
 800283e:	8019      	strh	r1, [r3, #0]
 8002840:	2300      	movs	r3, #0
 8002842:	4615      	mov	r5, r2
 8002844:	6123      	str	r3, [r4, #16]
 8002846:	e7ba      	b.n	80027be <_printf_i+0x152>
 8002848:	682b      	ldr	r3, [r5, #0]
 800284a:	2100      	movs	r1, #0
 800284c:	1d1a      	adds	r2, r3, #4
 800284e:	602a      	str	r2, [r5, #0]
 8002850:	681d      	ldr	r5, [r3, #0]
 8002852:	6862      	ldr	r2, [r4, #4]
 8002854:	4628      	mov	r0, r5
 8002856:	f000 f8d9 	bl	8002a0c <memchr>
 800285a:	b108      	cbz	r0, 8002860 <_printf_i+0x1f4>
 800285c:	1b40      	subs	r0, r0, r5
 800285e:	6060      	str	r0, [r4, #4]
 8002860:	6863      	ldr	r3, [r4, #4]
 8002862:	6123      	str	r3, [r4, #16]
 8002864:	2300      	movs	r3, #0
 8002866:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800286a:	e7a8      	b.n	80027be <_printf_i+0x152>
 800286c:	462a      	mov	r2, r5
 800286e:	4649      	mov	r1, r9
 8002870:	4640      	mov	r0, r8
 8002872:	6923      	ldr	r3, [r4, #16]
 8002874:	47d0      	blx	sl
 8002876:	3001      	adds	r0, #1
 8002878:	d0ab      	beq.n	80027d2 <_printf_i+0x166>
 800287a:	6823      	ldr	r3, [r4, #0]
 800287c:	079b      	lsls	r3, r3, #30
 800287e:	d413      	bmi.n	80028a8 <_printf_i+0x23c>
 8002880:	68e0      	ldr	r0, [r4, #12]
 8002882:	9b03      	ldr	r3, [sp, #12]
 8002884:	4298      	cmp	r0, r3
 8002886:	bfb8      	it	lt
 8002888:	4618      	movlt	r0, r3
 800288a:	e7a4      	b.n	80027d6 <_printf_i+0x16a>
 800288c:	2301      	movs	r3, #1
 800288e:	4632      	mov	r2, r6
 8002890:	4649      	mov	r1, r9
 8002892:	4640      	mov	r0, r8
 8002894:	47d0      	blx	sl
 8002896:	3001      	adds	r0, #1
 8002898:	d09b      	beq.n	80027d2 <_printf_i+0x166>
 800289a:	3501      	adds	r5, #1
 800289c:	68e3      	ldr	r3, [r4, #12]
 800289e:	9903      	ldr	r1, [sp, #12]
 80028a0:	1a5b      	subs	r3, r3, r1
 80028a2:	42ab      	cmp	r3, r5
 80028a4:	dcf2      	bgt.n	800288c <_printf_i+0x220>
 80028a6:	e7eb      	b.n	8002880 <_printf_i+0x214>
 80028a8:	2500      	movs	r5, #0
 80028aa:	f104 0619 	add.w	r6, r4, #25
 80028ae:	e7f5      	b.n	800289c <_printf_i+0x230>
 80028b0:	08002b29 	.word	0x08002b29
 80028b4:	08002b3a 	.word	0x08002b3a

080028b8 <_sbrk_r>:
 80028b8:	b538      	push	{r3, r4, r5, lr}
 80028ba:	2300      	movs	r3, #0
 80028bc:	4d05      	ldr	r5, [pc, #20]	; (80028d4 <_sbrk_r+0x1c>)
 80028be:	4604      	mov	r4, r0
 80028c0:	4608      	mov	r0, r1
 80028c2:	602b      	str	r3, [r5, #0]
 80028c4:	f7fd fea8 	bl	8000618 <_sbrk>
 80028c8:	1c43      	adds	r3, r0, #1
 80028ca:	d102      	bne.n	80028d2 <_sbrk_r+0x1a>
 80028cc:	682b      	ldr	r3, [r5, #0]
 80028ce:	b103      	cbz	r3, 80028d2 <_sbrk_r+0x1a>
 80028d0:	6023      	str	r3, [r4, #0]
 80028d2:	bd38      	pop	{r3, r4, r5, pc}
 80028d4:	200002ec 	.word	0x200002ec

080028d8 <__sread>:
 80028d8:	b510      	push	{r4, lr}
 80028da:	460c      	mov	r4, r1
 80028dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80028e0:	f000 f8ae 	bl	8002a40 <_read_r>
 80028e4:	2800      	cmp	r0, #0
 80028e6:	bfab      	itete	ge
 80028e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80028ea:	89a3      	ldrhlt	r3, [r4, #12]
 80028ec:	181b      	addge	r3, r3, r0
 80028ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80028f2:	bfac      	ite	ge
 80028f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80028f6:	81a3      	strhlt	r3, [r4, #12]
 80028f8:	bd10      	pop	{r4, pc}

080028fa <__swrite>:
 80028fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028fe:	461f      	mov	r7, r3
 8002900:	898b      	ldrh	r3, [r1, #12]
 8002902:	4605      	mov	r5, r0
 8002904:	05db      	lsls	r3, r3, #23
 8002906:	460c      	mov	r4, r1
 8002908:	4616      	mov	r6, r2
 800290a:	d505      	bpl.n	8002918 <__swrite+0x1e>
 800290c:	2302      	movs	r3, #2
 800290e:	2200      	movs	r2, #0
 8002910:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002914:	f000 f868 	bl	80029e8 <_lseek_r>
 8002918:	89a3      	ldrh	r3, [r4, #12]
 800291a:	4632      	mov	r2, r6
 800291c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002920:	81a3      	strh	r3, [r4, #12]
 8002922:	4628      	mov	r0, r5
 8002924:	463b      	mov	r3, r7
 8002926:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800292a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800292e:	f000 b817 	b.w	8002960 <_write_r>

08002932 <__sseek>:
 8002932:	b510      	push	{r4, lr}
 8002934:	460c      	mov	r4, r1
 8002936:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800293a:	f000 f855 	bl	80029e8 <_lseek_r>
 800293e:	1c43      	adds	r3, r0, #1
 8002940:	89a3      	ldrh	r3, [r4, #12]
 8002942:	bf15      	itete	ne
 8002944:	6560      	strne	r0, [r4, #84]	; 0x54
 8002946:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800294a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800294e:	81a3      	strheq	r3, [r4, #12]
 8002950:	bf18      	it	ne
 8002952:	81a3      	strhne	r3, [r4, #12]
 8002954:	bd10      	pop	{r4, pc}

08002956 <__sclose>:
 8002956:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800295a:	f000 b813 	b.w	8002984 <_close_r>
	...

08002960 <_write_r>:
 8002960:	b538      	push	{r3, r4, r5, lr}
 8002962:	4604      	mov	r4, r0
 8002964:	4608      	mov	r0, r1
 8002966:	4611      	mov	r1, r2
 8002968:	2200      	movs	r2, #0
 800296a:	4d05      	ldr	r5, [pc, #20]	; (8002980 <_write_r+0x20>)
 800296c:	602a      	str	r2, [r5, #0]
 800296e:	461a      	mov	r2, r3
 8002970:	f7fd fe05 	bl	800057e <_write>
 8002974:	1c43      	adds	r3, r0, #1
 8002976:	d102      	bne.n	800297e <_write_r+0x1e>
 8002978:	682b      	ldr	r3, [r5, #0]
 800297a:	b103      	cbz	r3, 800297e <_write_r+0x1e>
 800297c:	6023      	str	r3, [r4, #0]
 800297e:	bd38      	pop	{r3, r4, r5, pc}
 8002980:	200002ec 	.word	0x200002ec

08002984 <_close_r>:
 8002984:	b538      	push	{r3, r4, r5, lr}
 8002986:	2300      	movs	r3, #0
 8002988:	4d05      	ldr	r5, [pc, #20]	; (80029a0 <_close_r+0x1c>)
 800298a:	4604      	mov	r4, r0
 800298c:	4608      	mov	r0, r1
 800298e:	602b      	str	r3, [r5, #0]
 8002990:	f7fd fe11 	bl	80005b6 <_close>
 8002994:	1c43      	adds	r3, r0, #1
 8002996:	d102      	bne.n	800299e <_close_r+0x1a>
 8002998:	682b      	ldr	r3, [r5, #0]
 800299a:	b103      	cbz	r3, 800299e <_close_r+0x1a>
 800299c:	6023      	str	r3, [r4, #0]
 800299e:	bd38      	pop	{r3, r4, r5, pc}
 80029a0:	200002ec 	.word	0x200002ec

080029a4 <_fstat_r>:
 80029a4:	b538      	push	{r3, r4, r5, lr}
 80029a6:	2300      	movs	r3, #0
 80029a8:	4d06      	ldr	r5, [pc, #24]	; (80029c4 <_fstat_r+0x20>)
 80029aa:	4604      	mov	r4, r0
 80029ac:	4608      	mov	r0, r1
 80029ae:	4611      	mov	r1, r2
 80029b0:	602b      	str	r3, [r5, #0]
 80029b2:	f7fd fe0b 	bl	80005cc <_fstat>
 80029b6:	1c43      	adds	r3, r0, #1
 80029b8:	d102      	bne.n	80029c0 <_fstat_r+0x1c>
 80029ba:	682b      	ldr	r3, [r5, #0]
 80029bc:	b103      	cbz	r3, 80029c0 <_fstat_r+0x1c>
 80029be:	6023      	str	r3, [r4, #0]
 80029c0:	bd38      	pop	{r3, r4, r5, pc}
 80029c2:	bf00      	nop
 80029c4:	200002ec 	.word	0x200002ec

080029c8 <_isatty_r>:
 80029c8:	b538      	push	{r3, r4, r5, lr}
 80029ca:	2300      	movs	r3, #0
 80029cc:	4d05      	ldr	r5, [pc, #20]	; (80029e4 <_isatty_r+0x1c>)
 80029ce:	4604      	mov	r4, r0
 80029d0:	4608      	mov	r0, r1
 80029d2:	602b      	str	r3, [r5, #0]
 80029d4:	f7fd fe09 	bl	80005ea <_isatty>
 80029d8:	1c43      	adds	r3, r0, #1
 80029da:	d102      	bne.n	80029e2 <_isatty_r+0x1a>
 80029dc:	682b      	ldr	r3, [r5, #0]
 80029de:	b103      	cbz	r3, 80029e2 <_isatty_r+0x1a>
 80029e0:	6023      	str	r3, [r4, #0]
 80029e2:	bd38      	pop	{r3, r4, r5, pc}
 80029e4:	200002ec 	.word	0x200002ec

080029e8 <_lseek_r>:
 80029e8:	b538      	push	{r3, r4, r5, lr}
 80029ea:	4604      	mov	r4, r0
 80029ec:	4608      	mov	r0, r1
 80029ee:	4611      	mov	r1, r2
 80029f0:	2200      	movs	r2, #0
 80029f2:	4d05      	ldr	r5, [pc, #20]	; (8002a08 <_lseek_r+0x20>)
 80029f4:	602a      	str	r2, [r5, #0]
 80029f6:	461a      	mov	r2, r3
 80029f8:	f7fd fe01 	bl	80005fe <_lseek>
 80029fc:	1c43      	adds	r3, r0, #1
 80029fe:	d102      	bne.n	8002a06 <_lseek_r+0x1e>
 8002a00:	682b      	ldr	r3, [r5, #0]
 8002a02:	b103      	cbz	r3, 8002a06 <_lseek_r+0x1e>
 8002a04:	6023      	str	r3, [r4, #0]
 8002a06:	bd38      	pop	{r3, r4, r5, pc}
 8002a08:	200002ec 	.word	0x200002ec

08002a0c <memchr>:
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	b510      	push	{r4, lr}
 8002a10:	b2c9      	uxtb	r1, r1
 8002a12:	4402      	add	r2, r0
 8002a14:	4293      	cmp	r3, r2
 8002a16:	4618      	mov	r0, r3
 8002a18:	d101      	bne.n	8002a1e <memchr+0x12>
 8002a1a:	2000      	movs	r0, #0
 8002a1c:	e003      	b.n	8002a26 <memchr+0x1a>
 8002a1e:	7804      	ldrb	r4, [r0, #0]
 8002a20:	3301      	adds	r3, #1
 8002a22:	428c      	cmp	r4, r1
 8002a24:	d1f6      	bne.n	8002a14 <memchr+0x8>
 8002a26:	bd10      	pop	{r4, pc}

08002a28 <__malloc_lock>:
 8002a28:	4801      	ldr	r0, [pc, #4]	; (8002a30 <__malloc_lock+0x8>)
 8002a2a:	f7ff bb13 	b.w	8002054 <__retarget_lock_acquire_recursive>
 8002a2e:	bf00      	nop
 8002a30:	200002e0 	.word	0x200002e0

08002a34 <__malloc_unlock>:
 8002a34:	4801      	ldr	r0, [pc, #4]	; (8002a3c <__malloc_unlock+0x8>)
 8002a36:	f7ff bb0e 	b.w	8002056 <__retarget_lock_release_recursive>
 8002a3a:	bf00      	nop
 8002a3c:	200002e0 	.word	0x200002e0

08002a40 <_read_r>:
 8002a40:	b538      	push	{r3, r4, r5, lr}
 8002a42:	4604      	mov	r4, r0
 8002a44:	4608      	mov	r0, r1
 8002a46:	4611      	mov	r1, r2
 8002a48:	2200      	movs	r2, #0
 8002a4a:	4d05      	ldr	r5, [pc, #20]	; (8002a60 <_read_r+0x20>)
 8002a4c:	602a      	str	r2, [r5, #0]
 8002a4e:	461a      	mov	r2, r3
 8002a50:	f7fd fd78 	bl	8000544 <_read>
 8002a54:	1c43      	adds	r3, r0, #1
 8002a56:	d102      	bne.n	8002a5e <_read_r+0x1e>
 8002a58:	682b      	ldr	r3, [r5, #0]
 8002a5a:	b103      	cbz	r3, 8002a5e <_read_r+0x1e>
 8002a5c:	6023      	str	r3, [r4, #0]
 8002a5e:	bd38      	pop	{r3, r4, r5, pc}
 8002a60:	200002ec 	.word	0x200002ec

08002a64 <_init>:
 8002a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a66:	bf00      	nop
 8002a68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a6a:	bc08      	pop	{r3}
 8002a6c:	469e      	mov	lr, r3
 8002a6e:	4770      	bx	lr

08002a70 <_fini>:
 8002a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a72:	bf00      	nop
 8002a74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a76:	bc08      	pop	{r3}
 8002a78:	469e      	mov	lr, r3
 8002a7a:	4770      	bx	lr
