// Seed: 1530666743
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  inout id_1;
  logic id_3;
  logic id_4;
  assign id_3 = 1;
  assign id_3 = id_3 < id_4;
endmodule
