`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 17 2020 14:24:47 KST (Dec 17 2020 05:24:47 UTC)

module cache_Equal_8Ux1U_1U_1(in2, in1, out1);
  input [7:0] in2;
  input in1;
  output out1;
  wire [7:0] in2;
  wire in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9;
  NOR3X2 g39(.A (n_7), .B (n_9), .C (n_8), .Y (out1));
  NOR2X1 g41(.A (n_4), .B (n_6), .Y (n_9));
  NAND2X1 g42(.A (n_3), .B (n_5), .Y (n_8));
  NAND2BX4 g40(.AN (in2[1]), .B (n_2), .Y (n_7));
  NOR2X2 g45(.A (n_0), .B (n_1), .Y (n_6));
  NOR2X1 g44(.A (in2[5]), .B (in2[4]), .Y (n_5));
  NOR2X1 g46(.A (in2[0]), .B (in1), .Y (n_4));
  NOR2X2 g47(.A (in2[7]), .B (in2[6]), .Y (n_3));
  NOR2X4 g43(.A (in2[3]), .B (in2[2]), .Y (n_2));
  INVX2 g48(.A (in1), .Y (n_1));
  CLKINVX3 g49(.A (in2[0]), .Y (n_0));
endmodule


