// Seed: 1475977360
module module_0 (
    input wand id_0,
    input wire id_1,
    input wand id_2,
    input tri id_3,
    input tri id_4,
    output tri0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output wand id_8,
    input wand id_9,
    output tri id_10,
    input wire id_11,
    input wand id_12,
    input tri id_13,
    output supply0 id_14,
    output wor id_15,
    input tri1 id_16,
    input tri1 id_17,
    input tri0 id_18,
    input wand id_19,
    input supply1 id_20
    , id_30,
    output tri id_21,
    output wire id_22,
    output wor id_23,
    input wire id_24,
    input supply0 id_25,
    output tri1 id_26,
    input wire id_27,
    input supply0 id_28
);
  id_31(
      .id_0(id_2), .id_1(1'd0), .id_2(1'b0 & id_1), .id_3(1 >> id_10), .id_4(id_20), .id_5(id_18)
  );
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input supply1 id_7,
    output wand id_8,
    input tri1 id_9
);
  id_11(
      .id_0(id_1), .id_1(id_3), .id_2(1'b0)
  );
  always @(posedge id_4 or posedge id_3) begin
    $display(1, id_4);
  end
  wire id_12;
  module_0(
      id_4,
      id_4,
      id_9,
      id_0,
      id_0,
      id_5,
      id_4,
      id_8,
      id_1,
      id_0,
      id_1,
      id_0,
      id_3,
      id_7,
      id_5,
      id_5,
      id_3,
      id_0,
      id_2,
      id_3,
      id_2,
      id_1,
      id_6,
      id_1,
      id_7,
      id_9,
      id_1,
      id_7,
      id_3
  );
  wire id_13;
  assign id_6 = 1;
endmodule
