
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2127.145 ; gain = 124.984 ; free physical = 35710 ; free virtual = 110652
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/users/ugrad/yuhuah2/eecs298soc/Matmul_op_ver2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ecelib/eceware/xilinx_2023.1/Vivado/2023.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2507137
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3416.570 ; gain = 258.832 ; free physical = 34180 ; free virtual = 109095
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:19]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_1_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_1_0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_2_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_axi_smc_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_2_0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_axi_smc_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_clk_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0' is unconnected for instance 'clk_wiz' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:329]
WARNING: [Synth 8-7023] instance 'clk_wiz' of module 'design_1_clk_wiz_0' has 4 connections declared, but only 3 given [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:329]
INFO: [Synth 8-6157] synthesizing module 'design_1_matmul_optimized_0_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_matmul_optimized_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matmul_optimized_0_0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_matmul_optimized_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_AWID' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_AWADDR' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_AWLEN' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_AWSIZE' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_AWBURST' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_AWLOCK' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_AWREGION' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_AWCACHE' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_AWPROT' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_AWQOS' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_AWVALID' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_WID' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_WDATA' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_WSTRB' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_WLAST' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_WVALID' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_BREADY' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataA_ARREGION' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_AWID' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_AWADDR' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_AWLEN' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_AWSIZE' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_AWBURST' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_AWLOCK' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_AWREGION' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_AWCACHE' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_AWPROT' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_AWQOS' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_AWVALID' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_WID' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_WDATA' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_WSTRB' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_WLAST' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_WVALID' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_BREADY' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataB_ARREGION' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataAB_AWREGION' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataAB_WID' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataAB_ARID' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataAB_ARADDR' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataAB_ARLEN' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataAB_ARSIZE' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataAB_ARBURST' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataAB_ARLOCK' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataAB_ARREGION' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataAB_ARCACHE' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataAB_ARPROT' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataAB_ARQOS' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataAB_ARVALID' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7071] port 'm_axi_dataAB_RREADY' of module 'design_1_matmul_optimized_0_0' is unconnected for instance 'matmul_optimized_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
WARNING: [Synth 8-7023] instance 'matmul_optimized_0' of module 'design_1_matmul_optimized_0_0' has 140 connections declared, but only 89 given [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:333]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:713]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:1357]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:1357]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:1489]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:1489]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:1899]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:1899]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:1316]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:1316]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:1316]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:713]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:523]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:523]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:523]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:523]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:523]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/.Xil/Vivado-2507074-bondi.eecs.uci.edu/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp2_awready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp2_wready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp2_bresp' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp2_bvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp3_awready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp3_wready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp3_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp3_bresp' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp3_bvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp3_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp4_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp4_arready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp4_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp4_rdata' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp4_rresp' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp4_rlast' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7071] port 'saxigp4_rvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 203 connections declared, but only 180 given [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:530]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3491.477 ; gain = 333.738 ; free physical = 34099 ; free virtual = 109014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3491.477 ; gain = 333.738 ; free physical = 34099 ; free virtual = 109015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3491.477 ; gain = 333.738 ; free physical = 34099 ; free virtual = 109015
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3491.477 ; gain = 0.000 ; free physical = 34100 ; free virtual = 109015
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_matmul_optimized_0_0/design_1_matmul_optimized_0_0/design_1_matmul_optimized_0_0_in_context.xdc] for cell 'design_1_i/matmul_optimized_0'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_matmul_optimized_0_0/design_1_matmul_optimized_0_0/design_1_matmul_optimized_0_0_in_context.xdc] for cell 'design_1_i/matmul_optimized_0'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3566.109 ; gain = 0.000 ; free physical = 34093 ; free virtual = 109008
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0/design_1_axi_smc_1_0_in_context.xdc] for cell 'design_1_i/axi_smc_1'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0/design_1_axi_smc_1_0_in_context.xdc] for cell 'design_1_i/axi_smc_1'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/design_1_axi_smc_2_0/design_1_axi_smc_2_0_in_context.xdc] for cell 'design_1_i/axi_smc_2'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/design_1_axi_smc_2_0/design_1_axi_smc_2_0_in_context.xdc] for cell 'design_1_i/axi_smc_2'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.109 ; gain = 0.000 ; free physical = 34092 ; free virtual = 109008
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3566.109 ; gain = 0.000 ; free physical = 34093 ; free virtual = 109008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3566.109 ; gain = 408.371 ; free physical = 34087 ; free virtual = 109003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3566.109 ; gain = 408.371 ; free physical = 34087 ; free virtual = 109003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/matmul_optimized_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3566.109 ; gain = 408.371 ; free physical = 34087 ; free virtual = 109003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3566.109 ; gain = 408.371 ; free physical = 34087 ; free virtual = 109003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3566.109 ; gain = 408.371 ; free physical = 34083 ; free virtual = 109004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 4046.047 ; gain = 888.309 ; free physical = 33648 ; free virtual = 108568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 4046.047 ; gain = 888.309 ; free physical = 33648 ; free virtual = 108569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 4057.055 ; gain = 899.316 ; free physical = 33637 ; free virtual = 108558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 4070.930 ; gain = 913.191 ; free physical = 33631 ; free virtual = 108552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 4070.930 ; gain = 913.191 ; free physical = 33631 ; free virtual = 108552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 4070.930 ; gain = 913.191 ; free physical = 33631 ; free virtual = 108552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 4070.930 ; gain = 913.191 ; free physical = 33631 ; free virtual = 108552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 4070.930 ; gain = 913.191 ; free physical = 33631 ; free virtual = 108552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 4070.930 ; gain = 913.191 ; free physical = 33631 ; free virtual = 108552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_0               |         1|
|2     |design_1_auto_ds_0            |         1|
|3     |design_1_auto_pc_0            |         1|
|4     |design_1_auto_ds_1            |         1|
|5     |design_1_auto_pc_1            |         1|
|6     |design_1_axi_smc_0            |         1|
|7     |design_1_axi_smc_1_0          |         1|
|8     |design_1_axi_smc_2_0          |         1|
|9     |design_1_clk_wiz_0            |         1|
|10    |design_1_matmul_optimized_0_0 |         1|
|11    |design_1_rst_ps8_0_99M_0      |         1|
|12    |design_1_zynq_ultra_ps_e_0_0  |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_auto_ds            |     2|
|3     |design_1_auto_pc            |     2|
|5     |design_1_axi_smc            |     1|
|6     |design_1_axi_smc_1          |     1|
|7     |design_1_axi_smc_2          |     1|
|8     |design_1_clk_wiz            |     1|
|9     |design_1_matmul_optimized_0 |     1|
|10    |design_1_rst_ps8_0_99M      |     1|
|11    |design_1_xbar               |     1|
|12    |design_1_zynq_ultra_ps_e_0  |     1|
|13    |IBUF                        |     1|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 4070.930 ; gain = 913.191 ; free physical = 33631 ; free virtual = 108552
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 4070.930 ; gain = 838.559 ; free physical = 33631 ; free virtual = 108552
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 4070.938 ; gain = 913.191 ; free physical = 33631 ; free virtual = 108552
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4077.867 ; gain = 0.000 ; free physical = 33891 ; free virtual = 108812
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4104.617 ; gain = 0.000 ; free physical = 33869 ; free virtual = 108790
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete | Checksum: 92609462
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 4104.617 ; gain = 1904.988 ; free physical = 33869 ; free virtual = 108790
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3301.301; main = 3295.266; forked = 368.330
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4713.289; main = 4104.621; forked = 980.488
INFO: [Common 17-1381] The checkpoint '/users/ugrad/yuhuah2/eecs298soc/Matmul_optimized/Matmul_optimized.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 23:25:04 2024...
