
can_nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009278  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  08009448  08009448  0000a448  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098d8  080098d8  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080098d8  080098d8  0000a8d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098e0  080098e0  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098e0  080098e0  0000a8e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080098e4  080098e4  0000a8e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080098e8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a8  200001d4  08009abc  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000067c  08009abc  0000b67c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bad0  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001eec  00000000  00000000  00016cd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a8  00000000  00000000  00018bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000075c  00000000  00000000  00019568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022496  00000000  00000000  00019cc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b534  00000000  00000000  0003c15a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd270  00000000  00000000  0004768e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001148fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d94  00000000  00000000  00114944  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001186d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009430 	.word	0x08009430

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08009430 	.word	0x08009430

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2uiz>:
 8000b98:	004a      	lsls	r2, r1, #1
 8000b9a:	d211      	bcs.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d211      	bcs.n	8000bc6 <__aeabi_d2uiz+0x2e>
 8000ba2:	d50d      	bpl.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d40e      	bmi.n	8000bcc <__aeabi_d2uiz+0x34>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	fa23 f002 	lsr.w	r0, r3, r2
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d102      	bne.n	8000bd2 <__aeabi_d2uiz+0x3a>
 8000bcc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bd0:	4770      	bx	lr
 8000bd2:	f04f 0000 	mov.w	r0, #0
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c8c:	f000 b9be 	b.w	800100c <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f83c 	bl	8000d14 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_d2lz>:
 8000ca8:	b538      	push	{r3, r4, r5, lr}
 8000caa:	2200      	movs	r2, #0
 8000cac:	2300      	movs	r3, #0
 8000cae:	4604      	mov	r4, r0
 8000cb0:	460d      	mov	r5, r1
 8000cb2:	f7ff ff33 	bl	8000b1c <__aeabi_dcmplt>
 8000cb6:	b928      	cbnz	r0, 8000cc4 <__aeabi_d2lz+0x1c>
 8000cb8:	4620      	mov	r0, r4
 8000cba:	4629      	mov	r1, r5
 8000cbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cc0:	f000 b80a 	b.w	8000cd8 <__aeabi_d2ulz>
 8000cc4:	4620      	mov	r0, r4
 8000cc6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cca:	f000 f805 	bl	8000cd8 <__aeabi_d2ulz>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	bd38      	pop	{r3, r4, r5, pc}
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2ulz>:
 8000cd8:	b5d0      	push	{r4, r6, r7, lr}
 8000cda:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <__aeabi_d2ulz+0x34>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	4606      	mov	r6, r0
 8000ce0:	460f      	mov	r7, r1
 8000ce2:	f7ff fca9 	bl	8000638 <__aeabi_dmul>
 8000ce6:	f7ff ff57 	bl	8000b98 <__aeabi_d2uiz>
 8000cea:	4604      	mov	r4, r0
 8000cec:	f7ff fc2a 	bl	8000544 <__aeabi_ui2d>
 8000cf0:	4b07      	ldr	r3, [pc, #28]	@ (8000d10 <__aeabi_d2ulz+0x38>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f7ff fca0 	bl	8000638 <__aeabi_dmul>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	4630      	mov	r0, r6
 8000cfe:	4639      	mov	r1, r7
 8000d00:	f7ff fae2 	bl	80002c8 <__aeabi_dsub>
 8000d04:	f7ff ff48 	bl	8000b98 <__aeabi_d2uiz>
 8000d08:	4621      	mov	r1, r4
 8000d0a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d0c:	3df00000 	.word	0x3df00000
 8000d10:	41f00000 	.word	0x41f00000

08000d14 <__udivmoddi4>:
 8000d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d18:	9d08      	ldr	r5, [sp, #32]
 8000d1a:	468e      	mov	lr, r1
 8000d1c:	4604      	mov	r4, r0
 8000d1e:	4688      	mov	r8, r1
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d14a      	bne.n	8000dba <__udivmoddi4+0xa6>
 8000d24:	428a      	cmp	r2, r1
 8000d26:	4617      	mov	r7, r2
 8000d28:	d962      	bls.n	8000df0 <__udivmoddi4+0xdc>
 8000d2a:	fab2 f682 	clz	r6, r2
 8000d2e:	b14e      	cbz	r6, 8000d44 <__udivmoddi4+0x30>
 8000d30:	f1c6 0320 	rsb	r3, r6, #32
 8000d34:	fa01 f806 	lsl.w	r8, r1, r6
 8000d38:	fa20 f303 	lsr.w	r3, r0, r3
 8000d3c:	40b7      	lsls	r7, r6
 8000d3e:	ea43 0808 	orr.w	r8, r3, r8
 8000d42:	40b4      	lsls	r4, r6
 8000d44:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d48:	fa1f fc87 	uxth.w	ip, r7
 8000d4c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d50:	0c23      	lsrs	r3, r4, #16
 8000d52:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d56:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d5a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0x62>
 8000d62:	18fb      	adds	r3, r7, r3
 8000d64:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d68:	f080 80ea 	bcs.w	8000f40 <__udivmoddi4+0x22c>
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	f240 80e7 	bls.w	8000f40 <__udivmoddi4+0x22c>
 8000d72:	3902      	subs	r1, #2
 8000d74:	443b      	add	r3, r7
 8000d76:	1a9a      	subs	r2, r3, r2
 8000d78:	b2a3      	uxth	r3, r4
 8000d7a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d7e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d86:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d8a:	459c      	cmp	ip, r3
 8000d8c:	d909      	bls.n	8000da2 <__udivmoddi4+0x8e>
 8000d8e:	18fb      	adds	r3, r7, r3
 8000d90:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d94:	f080 80d6 	bcs.w	8000f44 <__udivmoddi4+0x230>
 8000d98:	459c      	cmp	ip, r3
 8000d9a:	f240 80d3 	bls.w	8000f44 <__udivmoddi4+0x230>
 8000d9e:	443b      	add	r3, r7
 8000da0:	3802      	subs	r0, #2
 8000da2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000da6:	eba3 030c 	sub.w	r3, r3, ip
 8000daa:	2100      	movs	r1, #0
 8000dac:	b11d      	cbz	r5, 8000db6 <__udivmoddi4+0xa2>
 8000dae:	40f3      	lsrs	r3, r6
 8000db0:	2200      	movs	r2, #0
 8000db2:	e9c5 3200 	strd	r3, r2, [r5]
 8000db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dba:	428b      	cmp	r3, r1
 8000dbc:	d905      	bls.n	8000dca <__udivmoddi4+0xb6>
 8000dbe:	b10d      	cbz	r5, 8000dc4 <__udivmoddi4+0xb0>
 8000dc0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	4608      	mov	r0, r1
 8000dc8:	e7f5      	b.n	8000db6 <__udivmoddi4+0xa2>
 8000dca:	fab3 f183 	clz	r1, r3
 8000dce:	2900      	cmp	r1, #0
 8000dd0:	d146      	bne.n	8000e60 <__udivmoddi4+0x14c>
 8000dd2:	4573      	cmp	r3, lr
 8000dd4:	d302      	bcc.n	8000ddc <__udivmoddi4+0xc8>
 8000dd6:	4282      	cmp	r2, r0
 8000dd8:	f200 8105 	bhi.w	8000fe6 <__udivmoddi4+0x2d2>
 8000ddc:	1a84      	subs	r4, r0, r2
 8000dde:	eb6e 0203 	sbc.w	r2, lr, r3
 8000de2:	2001      	movs	r0, #1
 8000de4:	4690      	mov	r8, r2
 8000de6:	2d00      	cmp	r5, #0
 8000de8:	d0e5      	beq.n	8000db6 <__udivmoddi4+0xa2>
 8000dea:	e9c5 4800 	strd	r4, r8, [r5]
 8000dee:	e7e2      	b.n	8000db6 <__udivmoddi4+0xa2>
 8000df0:	2a00      	cmp	r2, #0
 8000df2:	f000 8090 	beq.w	8000f16 <__udivmoddi4+0x202>
 8000df6:	fab2 f682 	clz	r6, r2
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	f040 80a4 	bne.w	8000f48 <__udivmoddi4+0x234>
 8000e00:	1a8a      	subs	r2, r1, r2
 8000e02:	0c03      	lsrs	r3, r0, #16
 8000e04:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e08:	b280      	uxth	r0, r0
 8000e0a:	b2bc      	uxth	r4, r7
 8000e0c:	2101      	movs	r1, #1
 8000e0e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e12:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e1a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x11e>
 8000e22:	18fb      	adds	r3, r7, r3
 8000e24:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e28:	d202      	bcs.n	8000e30 <__udivmoddi4+0x11c>
 8000e2a:	429a      	cmp	r2, r3
 8000e2c:	f200 80e0 	bhi.w	8000ff0 <__udivmoddi4+0x2dc>
 8000e30:	46c4      	mov	ip, r8
 8000e32:	1a9b      	subs	r3, r3, r2
 8000e34:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e38:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e3c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e40:	fb02 f404 	mul.w	r4, r2, r4
 8000e44:	429c      	cmp	r4, r3
 8000e46:	d907      	bls.n	8000e58 <__udivmoddi4+0x144>
 8000e48:	18fb      	adds	r3, r7, r3
 8000e4a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x142>
 8000e50:	429c      	cmp	r4, r3
 8000e52:	f200 80ca 	bhi.w	8000fea <__udivmoddi4+0x2d6>
 8000e56:	4602      	mov	r2, r0
 8000e58:	1b1b      	subs	r3, r3, r4
 8000e5a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e5e:	e7a5      	b.n	8000dac <__udivmoddi4+0x98>
 8000e60:	f1c1 0620 	rsb	r6, r1, #32
 8000e64:	408b      	lsls	r3, r1
 8000e66:	fa22 f706 	lsr.w	r7, r2, r6
 8000e6a:	431f      	orrs	r7, r3
 8000e6c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e70:	fa20 f306 	lsr.w	r3, r0, r6
 8000e74:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e78:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e7c:	4323      	orrs	r3, r4
 8000e7e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e82:	fa1f fc87 	uxth.w	ip, r7
 8000e86:	fbbe f0f9 	udiv	r0, lr, r9
 8000e8a:	0c1c      	lsrs	r4, r3, #16
 8000e8c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e90:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e94:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e98:	45a6      	cmp	lr, r4
 8000e9a:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9e:	d909      	bls.n	8000eb4 <__udivmoddi4+0x1a0>
 8000ea0:	193c      	adds	r4, r7, r4
 8000ea2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ea6:	f080 809c 	bcs.w	8000fe2 <__udivmoddi4+0x2ce>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	f240 8099 	bls.w	8000fe2 <__udivmoddi4+0x2ce>
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	443c      	add	r4, r7
 8000eb4:	eba4 040e 	sub.w	r4, r4, lr
 8000eb8:	fa1f fe83 	uxth.w	lr, r3
 8000ebc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ec0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ec4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ec8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ecc:	45a4      	cmp	ip, r4
 8000ece:	d908      	bls.n	8000ee2 <__udivmoddi4+0x1ce>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ed6:	f080 8082 	bcs.w	8000fde <__udivmoddi4+0x2ca>
 8000eda:	45a4      	cmp	ip, r4
 8000edc:	d97f      	bls.n	8000fde <__udivmoddi4+0x2ca>
 8000ede:	3b02      	subs	r3, #2
 8000ee0:	443c      	add	r4, r7
 8000ee2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ee6:	eba4 040c 	sub.w	r4, r4, ip
 8000eea:	fba0 ec02 	umull	lr, ip, r0, r2
 8000eee:	4564      	cmp	r4, ip
 8000ef0:	4673      	mov	r3, lr
 8000ef2:	46e1      	mov	r9, ip
 8000ef4:	d362      	bcc.n	8000fbc <__udivmoddi4+0x2a8>
 8000ef6:	d05f      	beq.n	8000fb8 <__udivmoddi4+0x2a4>
 8000ef8:	b15d      	cbz	r5, 8000f12 <__udivmoddi4+0x1fe>
 8000efa:	ebb8 0203 	subs.w	r2, r8, r3
 8000efe:	eb64 0409 	sbc.w	r4, r4, r9
 8000f02:	fa04 f606 	lsl.w	r6, r4, r6
 8000f06:	fa22 f301 	lsr.w	r3, r2, r1
 8000f0a:	431e      	orrs	r6, r3
 8000f0c:	40cc      	lsrs	r4, r1
 8000f0e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f12:	2100      	movs	r1, #0
 8000f14:	e74f      	b.n	8000db6 <__udivmoddi4+0xa2>
 8000f16:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f1a:	0c01      	lsrs	r1, r0, #16
 8000f1c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f20:	b280      	uxth	r0, r0
 8000f22:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f26:	463b      	mov	r3, r7
 8000f28:	4638      	mov	r0, r7
 8000f2a:	463c      	mov	r4, r7
 8000f2c:	46b8      	mov	r8, r7
 8000f2e:	46be      	mov	lr, r7
 8000f30:	2620      	movs	r6, #32
 8000f32:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f36:	eba2 0208 	sub.w	r2, r2, r8
 8000f3a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f3e:	e766      	b.n	8000e0e <__udivmoddi4+0xfa>
 8000f40:	4601      	mov	r1, r0
 8000f42:	e718      	b.n	8000d76 <__udivmoddi4+0x62>
 8000f44:	4610      	mov	r0, r2
 8000f46:	e72c      	b.n	8000da2 <__udivmoddi4+0x8e>
 8000f48:	f1c6 0220 	rsb	r2, r6, #32
 8000f4c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f50:	40b7      	lsls	r7, r6
 8000f52:	40b1      	lsls	r1, r6
 8000f54:	fa20 f202 	lsr.w	r2, r0, r2
 8000f58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f5c:	430a      	orrs	r2, r1
 8000f5e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f62:	b2bc      	uxth	r4, r7
 8000f64:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f6e:	fb08 f904 	mul.w	r9, r8, r4
 8000f72:	40b0      	lsls	r0, r6
 8000f74:	4589      	cmp	r9, r1
 8000f76:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f7a:	b280      	uxth	r0, r0
 8000f7c:	d93e      	bls.n	8000ffc <__udivmoddi4+0x2e8>
 8000f7e:	1879      	adds	r1, r7, r1
 8000f80:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000f84:	d201      	bcs.n	8000f8a <__udivmoddi4+0x276>
 8000f86:	4589      	cmp	r9, r1
 8000f88:	d81f      	bhi.n	8000fca <__udivmoddi4+0x2b6>
 8000f8a:	eba1 0109 	sub.w	r1, r1, r9
 8000f8e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f92:	fb09 f804 	mul.w	r8, r9, r4
 8000f96:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f9a:	b292      	uxth	r2, r2
 8000f9c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fa0:	4542      	cmp	r2, r8
 8000fa2:	d229      	bcs.n	8000ff8 <__udivmoddi4+0x2e4>
 8000fa4:	18ba      	adds	r2, r7, r2
 8000fa6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000faa:	d2c4      	bcs.n	8000f36 <__udivmoddi4+0x222>
 8000fac:	4542      	cmp	r2, r8
 8000fae:	d2c2      	bcs.n	8000f36 <__udivmoddi4+0x222>
 8000fb0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fb4:	443a      	add	r2, r7
 8000fb6:	e7be      	b.n	8000f36 <__udivmoddi4+0x222>
 8000fb8:	45f0      	cmp	r8, lr
 8000fba:	d29d      	bcs.n	8000ef8 <__udivmoddi4+0x1e4>
 8000fbc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fc0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fc4:	3801      	subs	r0, #1
 8000fc6:	46e1      	mov	r9, ip
 8000fc8:	e796      	b.n	8000ef8 <__udivmoddi4+0x1e4>
 8000fca:	eba7 0909 	sub.w	r9, r7, r9
 8000fce:	4449      	add	r1, r9
 8000fd0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fd4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd8:	fb09 f804 	mul.w	r8, r9, r4
 8000fdc:	e7db      	b.n	8000f96 <__udivmoddi4+0x282>
 8000fde:	4673      	mov	r3, lr
 8000fe0:	e77f      	b.n	8000ee2 <__udivmoddi4+0x1ce>
 8000fe2:	4650      	mov	r0, sl
 8000fe4:	e766      	b.n	8000eb4 <__udivmoddi4+0x1a0>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e6fd      	b.n	8000de6 <__udivmoddi4+0xd2>
 8000fea:	443b      	add	r3, r7
 8000fec:	3a02      	subs	r2, #2
 8000fee:	e733      	b.n	8000e58 <__udivmoddi4+0x144>
 8000ff0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ff4:	443b      	add	r3, r7
 8000ff6:	e71c      	b.n	8000e32 <__udivmoddi4+0x11e>
 8000ff8:	4649      	mov	r1, r9
 8000ffa:	e79c      	b.n	8000f36 <__udivmoddi4+0x222>
 8000ffc:	eba1 0109 	sub.w	r1, r1, r9
 8001000:	46c4      	mov	ip, r8
 8001002:	fbb1 f9fe 	udiv	r9, r1, lr
 8001006:	fb09 f804 	mul.w	r8, r9, r4
 800100a:	e7c4      	b.n	8000f96 <__udivmoddi4+0x282>

0800100c <__aeabi_idiv0>:
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop

08001010 <A_Send_TLM120>:
    }
    return crc;
}

void A_Send_TLM120(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
    uint32_t lat24 = ((uint32_t)lat_e5) & 0xFFFFFF;
 8001016:	4b25      	ldr	r3, [pc, #148]	@ (80010ac <A_Send_TLM120+0x9c>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800101e:	607b      	str	r3, [r7, #4]
    uint32_t lon24 = ((uint32_t)lon_e5) & 0xFFFFFF;
 8001020:	4b23      	ldr	r3, [pc, #140]	@ (80010b0 <A_Send_TLM120+0xa0>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001028:	603b      	str	r3, [r7, #0]

    A_TxHeader.StdId = 0x120;
 800102a:	4b22      	ldr	r3, [pc, #136]	@ (80010b4 <A_Send_TLM120+0xa4>)
 800102c:	f44f 7290 	mov.w	r2, #288	@ 0x120
 8001030:	601a      	str	r2, [r3, #0]
    A_TxHeader.ExtId = 0;
 8001032:	4b20      	ldr	r3, [pc, #128]	@ (80010b4 <A_Send_TLM120+0xa4>)
 8001034:	2200      	movs	r2, #0
 8001036:	605a      	str	r2, [r3, #4]
    A_TxHeader.IDE   = CAN_ID_STD;
 8001038:	4b1e      	ldr	r3, [pc, #120]	@ (80010b4 <A_Send_TLM120+0xa4>)
 800103a:	2200      	movs	r2, #0
 800103c:	609a      	str	r2, [r3, #8]
    A_TxHeader.RTR   = CAN_RTR_DATA;
 800103e:	4b1d      	ldr	r3, [pc, #116]	@ (80010b4 <A_Send_TLM120+0xa4>)
 8001040:	2200      	movs	r2, #0
 8001042:	60da      	str	r2, [r3, #12]
    A_TxHeader.DLC   = 8;
 8001044:	4b1b      	ldr	r3, [pc, #108]	@ (80010b4 <A_Send_TLM120+0xa4>)
 8001046:	2208      	movs	r2, #8
 8001048:	611a      	str	r2, [r3, #16]
    A_TxHeader.TransmitGlobalTime = DISABLE;
 800104a:	4b1a      	ldr	r3, [pc, #104]	@ (80010b4 <A_Send_TLM120+0xa4>)
 800104c:	2200      	movs	r2, #0
 800104e:	751a      	strb	r2, [r3, #20]

    A_TxData[0] = (lat24 >> 16) & 0xFF;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	0c1b      	lsrs	r3, r3, #16
 8001054:	b2da      	uxtb	r2, r3
 8001056:	4b18      	ldr	r3, [pc, #96]	@ (80010b8 <A_Send_TLM120+0xa8>)
 8001058:	701a      	strb	r2, [r3, #0]
    A_TxData[1] = (lat24 >> 8) & 0xFF;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	0a1b      	lsrs	r3, r3, #8
 800105e:	b2da      	uxtb	r2, r3
 8001060:	4b15      	ldr	r3, [pc, #84]	@ (80010b8 <A_Send_TLM120+0xa8>)
 8001062:	705a      	strb	r2, [r3, #1]
    A_TxData[2] = (lat24) & 0xFF;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	b2da      	uxtb	r2, r3
 8001068:	4b13      	ldr	r3, [pc, #76]	@ (80010b8 <A_Send_TLM120+0xa8>)
 800106a:	709a      	strb	r2, [r3, #2]

    A_TxData[3] = (lon24 >> 16) & 0xFF;
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	0c1b      	lsrs	r3, r3, #16
 8001070:	b2da      	uxtb	r2, r3
 8001072:	4b11      	ldr	r3, [pc, #68]	@ (80010b8 <A_Send_TLM120+0xa8>)
 8001074:	70da      	strb	r2, [r3, #3]
    A_TxData[4] = (lon24 >> 8) & 0xFF;
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	0a1b      	lsrs	r3, r3, #8
 800107a:	b2da      	uxtb	r2, r3
 800107c:	4b0e      	ldr	r3, [pc, #56]	@ (80010b8 <A_Send_TLM120+0xa8>)
 800107e:	711a      	strb	r2, [r3, #4]
    A_TxData[5] = (lon24) & 0xFF;
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	b2da      	uxtb	r2, r3
 8001084:	4b0c      	ldr	r3, [pc, #48]	@ (80010b8 <A_Send_TLM120+0xa8>)
 8001086:	715a      	strb	r2, [r3, #5]

    A_TxData[6] = sats_view;
 8001088:	4b0c      	ldr	r3, [pc, #48]	@ (80010bc <A_Send_TLM120+0xac>)
 800108a:	781a      	ldrb	r2, [r3, #0]
 800108c:	4b0a      	ldr	r3, [pc, #40]	@ (80010b8 <A_Send_TLM120+0xa8>)
 800108e:	719a      	strb	r2, [r3, #6]
    A_TxData[7] = fix_status;
 8001090:	4b0b      	ldr	r3, [pc, #44]	@ (80010c0 <A_Send_TLM120+0xb0>)
 8001092:	781a      	ldrb	r2, [r3, #0]
 8001094:	4b08      	ldr	r3, [pc, #32]	@ (80010b8 <A_Send_TLM120+0xa8>)
 8001096:	71da      	strb	r2, [r3, #7]

    HAL_CAN_AddTxMessage(&hcan1, &A_TxHeader, A_TxData, &A_TxMailbox);
 8001098:	4b0a      	ldr	r3, [pc, #40]	@ (80010c4 <A_Send_TLM120+0xb4>)
 800109a:	4a07      	ldr	r2, [pc, #28]	@ (80010b8 <A_Send_TLM120+0xa8>)
 800109c:	4905      	ldr	r1, [pc, #20]	@ (80010b4 <A_Send_TLM120+0xa4>)
 800109e:	480a      	ldr	r0, [pc, #40]	@ (80010c8 <A_Send_TLM120+0xb8>)
 80010a0:	f001 f8b2 	bl	8002208 <HAL_CAN_AddTxMessage>
}
 80010a4:	bf00      	nop
 80010a6:	3708      	adds	r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	200004c4 	.word	0x200004c4
 80010b0:	200004c8 	.word	0x200004c8
 80010b4:	200004d0 	.word	0x200004d0
 80010b8:	20000508 	.word	0x20000508
 80010bc:	200004cc 	.word	0x200004cc
 80010c0:	200004cd 	.word	0x200004cd
 80010c4:	20000504 	.word	0x20000504
 80010c8:	200001f0 	.word	0x200001f0

080010cc <A_Send_HB081>:

// HB A: 0x081 (1  )
void A_Send_HB081(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
    A_TxHeader.StdId = 0x081;
 80010d0:	4b0e      	ldr	r3, [pc, #56]	@ (800110c <A_Send_HB081+0x40>)
 80010d2:	2281      	movs	r2, #129	@ 0x81
 80010d4:	601a      	str	r2, [r3, #0]
    A_TxHeader.ExtId = 0;
 80010d6:	4b0d      	ldr	r3, [pc, #52]	@ (800110c <A_Send_HB081+0x40>)
 80010d8:	2200      	movs	r2, #0
 80010da:	605a      	str	r2, [r3, #4]
    A_TxHeader.IDE   = CAN_ID_STD;
 80010dc:	4b0b      	ldr	r3, [pc, #44]	@ (800110c <A_Send_HB081+0x40>)
 80010de:	2200      	movs	r2, #0
 80010e0:	609a      	str	r2, [r3, #8]
    A_TxHeader.RTR   = CAN_RTR_DATA;
 80010e2:	4b0a      	ldr	r3, [pc, #40]	@ (800110c <A_Send_HB081+0x40>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	60da      	str	r2, [r3, #12]
    A_TxHeader.DLC   = 1;
 80010e8:	4b08      	ldr	r3, [pc, #32]	@ (800110c <A_Send_HB081+0x40>)
 80010ea:	2201      	movs	r2, #1
 80010ec:	611a      	str	r2, [r3, #16]
    A_TxHeader.TransmitGlobalTime = DISABLE;
 80010ee:	4b07      	ldr	r3, [pc, #28]	@ (800110c <A_Send_HB081+0x40>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	751a      	strb	r2, [r3, #20]

    A_TxData[0] = 0xA1;
 80010f4:	4b06      	ldr	r3, [pc, #24]	@ (8001110 <A_Send_HB081+0x44>)
 80010f6:	22a1      	movs	r2, #161	@ 0xa1
 80010f8:	701a      	strb	r2, [r3, #0]

    HAL_CAN_AddTxMessage(&hcan1, &A_TxHeader, A_TxData, &A_TxMailbox);
 80010fa:	4b06      	ldr	r3, [pc, #24]	@ (8001114 <A_Send_HB081+0x48>)
 80010fc:	4a04      	ldr	r2, [pc, #16]	@ (8001110 <A_Send_HB081+0x44>)
 80010fe:	4903      	ldr	r1, [pc, #12]	@ (800110c <A_Send_HB081+0x40>)
 8001100:	4805      	ldr	r0, [pc, #20]	@ (8001118 <A_Send_HB081+0x4c>)
 8001102:	f001 f881 	bl	8002208 <HAL_CAN_AddTxMessage>
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200004d0 	.word	0x200004d0
 8001110:	20000508 	.word	0x20000508
 8001114:	20000504 	.word	0x20000504
 8001118:	200001f0 	.word	0x200001f0

0800111c <A_Send_CMD_Fake>:
    cmd_seq++;
}

//   ( Token/CRC)   Red-team 
void A_Send_CMD_Fake(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
    A_TxHeader.StdId = 0x040;
 8001120:	4b1c      	ldr	r3, [pc, #112]	@ (8001194 <A_Send_CMD_Fake+0x78>)
 8001122:	2240      	movs	r2, #64	@ 0x40
 8001124:	601a      	str	r2, [r3, #0]
    A_TxHeader.ExtId = 0;
 8001126:	4b1b      	ldr	r3, [pc, #108]	@ (8001194 <A_Send_CMD_Fake+0x78>)
 8001128:	2200      	movs	r2, #0
 800112a:	605a      	str	r2, [r3, #4]
    A_TxHeader.IDE   = CAN_ID_STD;
 800112c:	4b19      	ldr	r3, [pc, #100]	@ (8001194 <A_Send_CMD_Fake+0x78>)
 800112e:	2200      	movs	r2, #0
 8001130:	609a      	str	r2, [r3, #8]
    A_TxHeader.RTR   = CAN_RTR_DATA;
 8001132:	4b18      	ldr	r3, [pc, #96]	@ (8001194 <A_Send_CMD_Fake+0x78>)
 8001134:	2200      	movs	r2, #0
 8001136:	60da      	str	r2, [r3, #12]
    A_TxHeader.DLC   = 8;
 8001138:	4b16      	ldr	r3, [pc, #88]	@ (8001194 <A_Send_CMD_Fake+0x78>)
 800113a:	2208      	movs	r2, #8
 800113c:	611a      	str	r2, [r3, #16]
    A_TxHeader.TransmitGlobalTime = DISABLE;
 800113e:	4b15      	ldr	r3, [pc, #84]	@ (8001194 <A_Send_CMD_Fake+0x78>)
 8001140:	2200      	movs	r2, #0
 8001142:	751a      	strb	r2, [r3, #20]

    A_TxData[0] = 0x10;
 8001144:	4b14      	ldr	r3, [pc, #80]	@ (8001198 <A_Send_CMD_Fake+0x7c>)
 8001146:	2210      	movs	r2, #16
 8001148:	701a      	strb	r2, [r3, #0]
    A_TxData[1] = 0xAA;
 800114a:	4b13      	ldr	r3, [pc, #76]	@ (8001198 <A_Send_CMD_Fake+0x7c>)
 800114c:	22aa      	movs	r2, #170	@ 0xaa
 800114e:	705a      	strb	r2, [r3, #1]
    A_TxData[2] = 0xBB;
 8001150:	4b11      	ldr	r3, [pc, #68]	@ (8001198 <A_Send_CMD_Fake+0x7c>)
 8001152:	22bb      	movs	r2, #187	@ 0xbb
 8001154:	709a      	strb	r2, [r3, #2]
    A_TxData[3] = 0xCC;
 8001156:	4b10      	ldr	r3, [pc, #64]	@ (8001198 <A_Send_CMD_Fake+0x7c>)
 8001158:	22cc      	movs	r2, #204	@ 0xcc
 800115a:	70da      	strb	r2, [r3, #3]
    A_TxData[4] = 0x99;    //  Token
 800115c:	4b0e      	ldr	r3, [pc, #56]	@ (8001198 <A_Send_CMD_Fake+0x7c>)
 800115e:	2299      	movs	r2, #153	@ 0x99
 8001160:	711a      	strb	r2, [r3, #4]
    A_TxData[5] = cmd_seq;
 8001162:	4b0e      	ldr	r3, [pc, #56]	@ (800119c <A_Send_CMD_Fake+0x80>)
 8001164:	781a      	ldrb	r2, [r3, #0]
 8001166:	4b0c      	ldr	r3, [pc, #48]	@ (8001198 <A_Send_CMD_Fake+0x7c>)
 8001168:	715a      	strb	r2, [r3, #5]
    A_TxData[7] = CMD_VER;
 800116a:	4b0b      	ldr	r3, [pc, #44]	@ (8001198 <A_Send_CMD_Fake+0x7c>)
 800116c:	2201      	movs	r2, #1
 800116e:	71da      	strb	r2, [r3, #7]
    A_TxData[6] = 0x00;    //   CRC
 8001170:	4b09      	ldr	r3, [pc, #36]	@ (8001198 <A_Send_CMD_Fake+0x7c>)
 8001172:	2200      	movs	r2, #0
 8001174:	719a      	strb	r2, [r3, #6]

    HAL_CAN_AddTxMessage(&hcan1, &A_TxHeader, A_TxData, &A_TxMailbox);
 8001176:	4b0a      	ldr	r3, [pc, #40]	@ (80011a0 <A_Send_CMD_Fake+0x84>)
 8001178:	4a07      	ldr	r2, [pc, #28]	@ (8001198 <A_Send_CMD_Fake+0x7c>)
 800117a:	4906      	ldr	r1, [pc, #24]	@ (8001194 <A_Send_CMD_Fake+0x78>)
 800117c:	4809      	ldr	r0, [pc, #36]	@ (80011a4 <A_Send_CMD_Fake+0x88>)
 800117e:	f001 f843 	bl	8002208 <HAL_CAN_AddTxMessage>

    cmd_seq++;
 8001182:	4b06      	ldr	r3, [pc, #24]	@ (800119c <A_Send_CMD_Fake+0x80>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	3301      	adds	r3, #1
 8001188:	b2da      	uxtb	r2, r3
 800118a:	4b04      	ldr	r3, [pc, #16]	@ (800119c <A_Send_CMD_Fake+0x80>)
 800118c:	701a      	strb	r2, [r3, #0]
}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	200004d0 	.word	0x200004d0
 8001198:	20000508 	.word	0x20000508
 800119c:	20000524 	.word	0x20000524
 80011a0:	20000504 	.word	0x20000504
 80011a4:	200001f0 	.word	0x200001f0

080011a8 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &A_RxHeader, A_RxData);
 80011b0:	4b09      	ldr	r3, [pc, #36]	@ (80011d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 80011b2:	4a0a      	ldr	r2, [pc, #40]	@ (80011dc <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 80011b4:	2100      	movs	r1, #0
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f001 f8f6 	bl	80023a8 <HAL_CAN_GetRxMessage>
	count++;
 80011bc:	4b08      	ldr	r3, [pc, #32]	@ (80011e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	3301      	adds	r3, #1
 80011c2:	b2da      	uxtb	r2, r3
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 80011c6:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80011c8:	2120      	movs	r1, #32
 80011ca:	4806      	ldr	r0, [pc, #24]	@ (80011e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80011cc:	f002 faff 	bl	80037ce <HAL_GPIO_TogglePin>
}
 80011d0:	bf00      	nop
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	20000510 	.word	0x20000510
 80011dc:	200004e8 	.word	0x200004e8
 80011e0:	200004ce 	.word	0x200004ce
 80011e4:	40020000 	.word	0x40020000

080011e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b098      	sub	sp, #96	@ 0x60
 80011ec:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ee:	f000 fd7b 	bl	8001ce8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011f2:	f000 f959 	bl	80014a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f6:	f000 fa65 	bl	80016c4 <MX_GPIO_Init>
  MX_DMA_Init();
 80011fa:	f000 fa43 	bl	8001684 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80011fe:	f000 fa17 	bl	8001630 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8001202:	f000 f9bd 	bl	8001580 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  if(HAL_UARTEx_ReceiveToIdle_DMA(&huart2, g_dma_rx_buffer, DMA_RX_BUFFER_SIZE) != HAL_OK) {
 8001206:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800120a:	4994      	ldr	r1, [pc, #592]	@ (800145c <main+0x274>)
 800120c:	4894      	ldr	r0, [pc, #592]	@ (8001460 <main+0x278>)
 800120e:	f003 f931 	bl	8004474 <HAL_UARTEx_ReceiveToIdle_DMA>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <main+0x34>
	  Error_Handler();
 8001218:	f000 fb04 	bl	8001824 <Error_Handler>
  }
  __HAL_DMA_DISABLE_IT(huart2.hdmarx, DMA_IT_HT);
 800121c:	4b90      	ldr	r3, [pc, #576]	@ (8001460 <main+0x278>)
 800121e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	4b8e      	ldr	r3, [pc, #568]	@ (8001460 <main+0x278>)
 8001226:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f022 0208 	bic.w	r2, r2, #8
 800122e:	601a      	str	r2, [r3, #0]
//  __HAL_CAN_CLEAR_FLAG(&hcan1, CAN_FLAG_WKU);
  if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8001230:	488c      	ldr	r0, [pc, #560]	@ (8001464 <main+0x27c>)
 8001232:	f000 ffa5 	bl	8002180 <HAL_CAN_Start>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <main+0x58>
      Error_Handler();
 800123c:	f000 faf2 	bl	8001824 <Error_Handler>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (g_gps_data_ready) {
 8001240:	4b89      	ldr	r3, [pc, #548]	@ (8001468 <main+0x280>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	b2db      	uxtb	r3, r3
 8001246:	2b00      	cmp	r3, #0
 8001248:	f000 80d6 	beq.w	80013f8 <main+0x210>
	          char* line = strtok((char*)g_gps_process_buffer, "\r\n");
 800124c:	4987      	ldr	r1, [pc, #540]	@ (800146c <main+0x284>)
 800124e:	4888      	ldr	r0, [pc, #544]	@ (8001470 <main+0x288>)
 8001250:	f004 fda0 	bl	8005d94 <strtok>
 8001254:	6478      	str	r0, [r7, #68]	@ 0x44

	          while (line != NULL)
 8001256:	e0c8      	b.n	80013ea <main+0x202>
	          {
	              //   GNGGA  GPGGA
	              if (strncmp(line, "$GNGGA", 6) == 0 || strncmp(line, "$GPGGA", 6) == 0) {
 8001258:	2206      	movs	r2, #6
 800125a:	4986      	ldr	r1, [pc, #536]	@ (8001474 <main+0x28c>)
 800125c:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800125e:	f004 fd87 	bl	8005d70 <strncmp>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d008      	beq.n	800127a <main+0x92>
 8001268:	2206      	movs	r2, #6
 800126a:	4983      	ldr	r1, [pc, #524]	@ (8001478 <main+0x290>)
 800126c:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800126e:	f004 fd7f 	bl	8005d70 <strncmp>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	f040 80b3 	bne.w	80013e0 <main+0x1f8>
	                  float nmea_time, nmea_lat, nmea_lon, altitude;
	                  char lat_dir, lon_dir;
	                  int fix_quality, num_sats;

	                  //    ( )
	                  const char* data_start = strchr(line, ',');
 800127a:	212c      	movs	r1, #44	@ 0x2c
 800127c:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800127e:	f004 fd6a 	bl	8005d56 <strchr>
 8001282:	63b8      	str	r0, [r7, #56]	@ 0x38
	                  if (data_start) {
 8001284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001286:	2b00      	cmp	r3, #0
 8001288:	f000 80aa 	beq.w	80013e0 <main+0x1f8>
	                      //  
	                      int items = sscanf(data_start + 1, "%f,%f,%c,%f,%c,%d,%d,%*f,%f,",
 800128c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800128e:	1c58      	adds	r0, r3, #1
 8001290:	f107 0118 	add.w	r1, r7, #24
 8001294:	f107 021c 	add.w	r2, r7, #28
 8001298:	f107 0310 	add.w	r3, r7, #16
 800129c:	9305      	str	r3, [sp, #20]
 800129e:	1d3b      	adds	r3, r7, #4
 80012a0:	9304      	str	r3, [sp, #16]
 80012a2:	f107 0308 	add.w	r3, r7, #8
 80012a6:	9303      	str	r3, [sp, #12]
 80012a8:	f107 030e 	add.w	r3, r7, #14
 80012ac:	9302      	str	r3, [sp, #8]
 80012ae:	f107 0314 	add.w	r3, r7, #20
 80012b2:	9301      	str	r3, [sp, #4]
 80012b4:	f107 030f 	add.w	r3, r7, #15
 80012b8:	9300      	str	r3, [sp, #0]
 80012ba:	460b      	mov	r3, r1
 80012bc:	496f      	ldr	r1, [pc, #444]	@ (800147c <main+0x294>)
 80012be:	f004 fcd1 	bl	8005c64 <siscanf>
 80012c2:	6378      	str	r0, [r7, #52]	@ 0x34
	                                         &nmea_time, &nmea_lat, &lat_dir, &nmea_lon, &lon_dir,
	                                         &fix_quality, &num_sats, &altitude);

	                      if (items >= 7 && fix_quality > 0) {
 80012c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012c6:	2b06      	cmp	r3, #6
 80012c8:	f340 8087 	ble.w	80013da <main+0x1f2>
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	f340 8083 	ble.w	80013da <main+0x1f2>
	                          // 1.     NMEA (ddmm.mmmm)    (dd.ddddd)
	                          int lat_deg_int = (int)(nmea_lat / 100);
 80012d4:	ed97 7a06 	vldr	s14, [r7, #24]
 80012d8:	eddf 6a69 	vldr	s13, [pc, #420]	@ 8001480 <main+0x298>
 80012dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012e4:	ee17 3a90 	vmov	r3, s15
 80012e8:	633b      	str	r3, [r7, #48]	@ 0x30
	                          float lat_min = nmea_lat - (lat_deg_int * 100);
 80012ea:	ed97 7a06 	vldr	s14, [r7, #24]
 80012ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012f0:	2264      	movs	r2, #100	@ 0x64
 80012f2:	fb02 f303 	mul.w	r3, r2, r3
 80012f6:	ee07 3a90 	vmov	s15, r3
 80012fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001302:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	                          float lat_decimal = lat_deg_int + (lat_min / 60.0f);
 8001306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001308:	ee07 3a90 	vmov	s15, r3
 800130c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001310:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 8001314:	ed9f 6a5b 	vldr	s12, [pc, #364]	@ 8001484 <main+0x29c>
 8001318:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800131c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001320:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	                          if (lat_dir == 'S') lat_decimal = -lat_decimal;
 8001324:	7bfb      	ldrb	r3, [r7, #15]
 8001326:	2b53      	cmp	r3, #83	@ 0x53
 8001328:	d105      	bne.n	8001336 <main+0x14e>
 800132a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800132e:	eef1 7a67 	vneg.f32	s15, s15
 8001332:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

	                          int lon_deg_int = (int)(nmea_lon / 100);
 8001336:	ed97 7a05 	vldr	s14, [r7, #20]
 800133a:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8001480 <main+0x298>
 800133e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001342:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001346:	ee17 3a90 	vmov	r3, s15
 800134a:	62bb      	str	r3, [r7, #40]	@ 0x28
	                          float lon_min = nmea_lon - (lon_deg_int * 100);
 800134c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001352:	2264      	movs	r2, #100	@ 0x64
 8001354:	fb02 f303 	mul.w	r3, r2, r3
 8001358:	ee07 3a90 	vmov	s15, r3
 800135c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001360:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001364:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	                          float lon_decimal = lon_deg_int + (lon_min / 60.0f);
 8001368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800136a:	ee07 3a90 	vmov	s15, r3
 800136e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001372:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8001376:	ed9f 6a43 	vldr	s12, [pc, #268]	@ 8001484 <main+0x29c>
 800137a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800137e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001382:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
	                          if (lon_dir == 'W') lon_decimal = -lon_decimal;
 8001386:	7bbb      	ldrb	r3, [r7, #14]
 8001388:	2b57      	cmp	r3, #87	@ 0x57
 800138a:	d105      	bne.n	8001398 <main+0x1b0>
 800138c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001390:	eef1 7a67 	vneg.f32	s15, s15
 8001394:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

	                          // 2.     CAN (: * 100000)
	                          lat_e5 = (int32_t)(lat_decimal * 100000.0f);
 8001398:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800139c:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001488 <main+0x2a0>
 80013a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013a8:	ee17 2a90 	vmov	r2, s15
 80013ac:	4b37      	ldr	r3, [pc, #220]	@ (800148c <main+0x2a4>)
 80013ae:	601a      	str	r2, [r3, #0]
	                          lon_e5 = (int32_t)(lon_decimal * 100000.0f);
 80013b0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80013b4:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8001488 <main+0x2a0>
 80013b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013c0:	ee17 2a90 	vmov	r2, s15
 80013c4:	4b32      	ldr	r3, [pc, #200]	@ (8001490 <main+0x2a8>)
 80013c6:	601a      	str	r2, [r3, #0]
	                          sats_view = (uint8_t)num_sats;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	b2da      	uxtb	r2, r3
 80013cc:	4b31      	ldr	r3, [pc, #196]	@ (8001494 <main+0x2ac>)
 80013ce:	701a      	strb	r2, [r3, #0]
	                          fix_status = (uint8_t)fix_quality; // 1 = GPS fix, 2 = DGPS fix
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	b2da      	uxtb	r2, r3
 80013d4:	4b30      	ldr	r3, [pc, #192]	@ (8001498 <main+0x2b0>)
 80013d6:	701a      	strb	r2, [r3, #0]
	                      if (items >= 7 && fix_quality > 0) {
 80013d8:	e002      	b.n	80013e0 <main+0x1f8>
	                      } else {
	                           //   ,      
	                           fix_status = 0;
 80013da:	4b2f      	ldr	r3, [pc, #188]	@ (8001498 <main+0x2b0>)
 80013dc:	2200      	movs	r2, #0
 80013de:	701a      	strb	r2, [r3, #0]
	                      }
	                  }
	              }
	              line = strtok(NULL, "\r\n"); //  
 80013e0:	4922      	ldr	r1, [pc, #136]	@ (800146c <main+0x284>)
 80013e2:	2000      	movs	r0, #0
 80013e4:	f004 fcd6 	bl	8005d94 <strtok>
 80013e8:	6478      	str	r0, [r7, #68]	@ 0x44
	          while (line != NULL)
 80013ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	f47f af33 	bne.w	8001258 <main+0x70>
	          }
	          g_gps_data_ready = 0;
 80013f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001468 <main+0x280>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	701a      	strb	r2, [r3, #0]
	      }
	  uint32_t now = HAL_GetTick();
 80013f8:	f000 fcdc 	bl	8001db4 <HAL_GetTick>
 80013fc:	6238      	str	r0, [r7, #32]

	  // 10   0x120
	  if (now - tick_tlm >= 10)
 80013fe:	4b27      	ldr	r3, [pc, #156]	@ (800149c <main+0x2b4>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	6a3a      	ldr	r2, [r7, #32]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	2b09      	cmp	r3, #9
 8001408:	d906      	bls.n	8001418 <main+0x230>
	  {
	      tick_tlm += 100;          //  ,  tick_tlm = now;
 800140a:	4b24      	ldr	r3, [pc, #144]	@ (800149c <main+0x2b4>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	3364      	adds	r3, #100	@ 0x64
 8001410:	4a22      	ldr	r2, [pc, #136]	@ (800149c <main+0x2b4>)
 8001412:	6013      	str	r3, [r2, #0]
	      A_Send_TLM120();
 8001414:	f7ff fdfc 	bl	8001010 <A_Send_TLM120>
	  }

	  // 1   HB 0x081
	  if (now - tick_hb >= 1000)
 8001418:	4b21      	ldr	r3, [pc, #132]	@ (80014a0 <main+0x2b8>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	6a3a      	ldr	r2, [r7, #32]
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001424:	d307      	bcc.n	8001436 <main+0x24e>
	  {
	      tick_hb += 1000;
 8001426:	4b1e      	ldr	r3, [pc, #120]	@ (80014a0 <main+0x2b8>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800142e:	4a1c      	ldr	r2, [pc, #112]	@ (80014a0 <main+0x2b8>)
 8001430:	6013      	str	r3, [r2, #0]
	      A_Send_HB081();
 8001432:	f7ff fe4b 	bl	80010cc <A_Send_HB081>
	  }

	  // ~  2.7   CMD (  1000,   )
	  if (now - tick_cmd >= 2700)
 8001436:	4b1b      	ldr	r3, [pc, #108]	@ (80014a4 <main+0x2bc>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	6a3a      	ldr	r2, [r7, #32]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	f640 228b 	movw	r2, #2699	@ 0xa8b
 8001442:	4293      	cmp	r3, r2
 8001444:	f67f aefc 	bls.w	8001240 <main+0x58>
	  {
	      tick_cmd += 2700;
 8001448:	4b16      	ldr	r3, [pc, #88]	@ (80014a4 <main+0x2bc>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f603 238c 	addw	r3, r3, #2700	@ 0xa8c
 8001450:	4a14      	ldr	r2, [pc, #80]	@ (80014a4 <main+0x2bc>)
 8001452:	6013      	str	r3, [r2, #0]
//	      A_Send_CMD_Normal(0x10, 1, 2, 3);
	      A_Send_CMD_Fake();
 8001454:	f7ff fe62 	bl	800111c <A_Send_CMD_Fake>
  {
 8001458:	e6f2      	b.n	8001240 <main+0x58>
 800145a:	bf00      	nop
 800145c:	200002c0 	.word	0x200002c0
 8001460:	20000218 	.word	0x20000218
 8001464:	200001f0 	.word	0x200001f0
 8001468:	200004c0 	.word	0x200004c0
 800146c:	08009448 	.word	0x08009448
 8001470:	200003c0 	.word	0x200003c0
 8001474:	0800944c 	.word	0x0800944c
 8001478:	08009454 	.word	0x08009454
 800147c:	0800945c 	.word	0x0800945c
 8001480:	42c80000 	.word	0x42c80000
 8001484:	42700000 	.word	0x42700000
 8001488:	47c35000 	.word	0x47c35000
 800148c:	200004c4 	.word	0x200004c4
 8001490:	200004c8 	.word	0x200004c8
 8001494:	200004cc 	.word	0x200004cc
 8001498:	200004cd 	.word	0x200004cd
 800149c:	20000518 	.word	0x20000518
 80014a0:	2000051c 	.word	0x2000051c
 80014a4:	20000520 	.word	0x20000520

080014a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b094      	sub	sp, #80	@ 0x50
 80014ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ae:	f107 031c 	add.w	r3, r7, #28
 80014b2:	2234      	movs	r2, #52	@ 0x34
 80014b4:	2100      	movs	r1, #0
 80014b6:	4618      	mov	r0, r3
 80014b8:	f004 fc45 	bl	8005d46 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014bc:	f107 0308 	add.w	r3, r7, #8
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	605a      	str	r2, [r3, #4]
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	60da      	str	r2, [r3, #12]
 80014ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014cc:	2300      	movs	r3, #0
 80014ce:	607b      	str	r3, [r7, #4]
 80014d0:	4b29      	ldr	r3, [pc, #164]	@ (8001578 <SystemClock_Config+0xd0>)
 80014d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d4:	4a28      	ldr	r2, [pc, #160]	@ (8001578 <SystemClock_Config+0xd0>)
 80014d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014da:	6413      	str	r3, [r2, #64]	@ 0x40
 80014dc:	4b26      	ldr	r3, [pc, #152]	@ (8001578 <SystemClock_Config+0xd0>)
 80014de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014e4:	607b      	str	r3, [r7, #4]
 80014e6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014e8:	2300      	movs	r3, #0
 80014ea:	603b      	str	r3, [r7, #0]
 80014ec:	4b23      	ldr	r3, [pc, #140]	@ (800157c <SystemClock_Config+0xd4>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80014f4:	4a21      	ldr	r2, [pc, #132]	@ (800157c <SystemClock_Config+0xd4>)
 80014f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014fa:	6013      	str	r3, [r2, #0]
 80014fc:	4b1f      	ldr	r3, [pc, #124]	@ (800157c <SystemClock_Config+0xd4>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001504:	603b      	str	r3, [r7, #0]
 8001506:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001508:	2302      	movs	r3, #2
 800150a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800150c:	2301      	movs	r3, #1
 800150e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001510:	2310      	movs	r3, #16
 8001512:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001514:	2302      	movs	r3, #2
 8001516:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001518:	2300      	movs	r3, #0
 800151a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800151c:	2308      	movs	r3, #8
 800151e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 90;
 8001520:	235a      	movs	r3, #90	@ 0x5a
 8001522:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001524:	2302      	movs	r3, #2
 8001526:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001528:	2302      	movs	r3, #2
 800152a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800152c:	2302      	movs	r3, #2
 800152e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001530:	f107 031c 	add.w	r3, r7, #28
 8001534:	4618      	mov	r0, r3
 8001536:	f002 fcaf 	bl	8003e98 <HAL_RCC_OscConfig>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001540:	f000 f970 	bl	8001824 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001544:	230f      	movs	r3, #15
 8001546:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001548:	2302      	movs	r3, #2
 800154a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800154c:	2300      	movs	r3, #0
 800154e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001550:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001554:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001556:	2300      	movs	r3, #0
 8001558:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800155a:	f107 0308 	add.w	r3, r7, #8
 800155e:	2102      	movs	r1, #2
 8001560:	4618      	mov	r0, r3
 8001562:	f002 f94f 	bl	8003804 <HAL_RCC_ClockConfig>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800156c:	f000 f95a 	bl	8001824 <Error_Handler>
  }
}
 8001570:	bf00      	nop
 8001572:	3750      	adds	r7, #80	@ 0x50
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40023800 	.word	0x40023800
 800157c:	40007000 	.word	0x40007000

08001580 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b08a      	sub	sp, #40	@ 0x28
 8001584:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001586:	4b28      	ldr	r3, [pc, #160]	@ (8001628 <MX_CAN1_Init+0xa8>)
 8001588:	4a28      	ldr	r2, [pc, #160]	@ (800162c <MX_CAN1_Init+0xac>)
 800158a:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 800158c:	4b26      	ldr	r3, [pc, #152]	@ (8001628 <MX_CAN1_Init+0xa8>)
 800158e:	2206      	movs	r2, #6
 8001590:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001592:	4b25      	ldr	r3, [pc, #148]	@ (8001628 <MX_CAN1_Init+0xa8>)
 8001594:	2200      	movs	r2, #0
 8001596:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001598:	4b23      	ldr	r3, [pc, #140]	@ (8001628 <MX_CAN1_Init+0xa8>)
 800159a:	2200      	movs	r2, #0
 800159c:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 800159e:	4b22      	ldr	r3, [pc, #136]	@ (8001628 <MX_CAN1_Init+0xa8>)
 80015a0:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 80015a4:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 80015a6:	4b20      	ldr	r3, [pc, #128]	@ (8001628 <MX_CAN1_Init+0xa8>)
 80015a8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80015ac:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80015ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001628 <MX_CAN1_Init+0xa8>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80015b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001628 <MX_CAN1_Init+0xa8>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80015ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001628 <MX_CAN1_Init+0xa8>)
 80015bc:	2200      	movs	r2, #0
 80015be:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 80015c0:	4b19      	ldr	r3, [pc, #100]	@ (8001628 <MX_CAN1_Init+0xa8>)
 80015c2:	2201      	movs	r2, #1
 80015c4:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80015c6:	4b18      	ldr	r3, [pc, #96]	@ (8001628 <MX_CAN1_Init+0xa8>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80015cc:	4b16      	ldr	r3, [pc, #88]	@ (8001628 <MX_CAN1_Init+0xa8>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80015d2:	4815      	ldr	r0, [pc, #84]	@ (8001628 <MX_CAN1_Init+0xa8>)
 80015d4:	f000 fbfa 	bl	8001dcc <HAL_CAN_Init>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 80015de:	f000 f921 	bl	8001824 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80015e2:	2301      	movs	r3, #1
 80015e4:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80015ea:	2300      	movs	r3, #0
 80015ec:	613b      	str	r3, [r7, #16]

  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80015ee:	2300      	movs	r3, #0
 80015f0:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80015f2:	2301      	movs	r3, #1
 80015f4:	61fb      	str	r3, [r7, #28]

  canfilterconfig.FilterIdHigh = (0x0000 << 5);
 80015f6:	2300      	movs	r3, #0
 80015f8:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0x0000;
 80015fa:	2300      	movs	r3, #0
 80015fc:	607b      	str	r3, [r7, #4]

  canfilterconfig.FilterMaskIdHigh = (0x0700 << 5);
 80015fe:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001602:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 8001604:	2300      	movs	r3, #0
 8001606:	60fb      	str	r3, [r7, #12]

  canfilterconfig.SlaveStartFilterBank = 14;
 8001608:	230e      	movs	r3, #14
 800160a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig) != HAL_OK)
 800160c:	463b      	mov	r3, r7
 800160e:	4619      	mov	r1, r3
 8001610:	4805      	ldr	r0, [pc, #20]	@ (8001628 <MX_CAN1_Init+0xa8>)
 8001612:	f000 fcd7 	bl	8001fc4 <HAL_CAN_ConfigFilter>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <MX_CAN1_Init+0xa0>
  {
      Error_Handler();
 800161c:	f000 f902 	bl	8001824 <Error_Handler>
  }
  /* USER CODE END CAN1_Init 2 */

}
 8001620:	bf00      	nop
 8001622:	3728      	adds	r7, #40	@ 0x28
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	200001f0 	.word	0x200001f0
 800162c:	40006400 	.word	0x40006400

08001630 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001634:	4b11      	ldr	r3, [pc, #68]	@ (800167c <MX_USART2_UART_Init+0x4c>)
 8001636:	4a12      	ldr	r2, [pc, #72]	@ (8001680 <MX_USART2_UART_Init+0x50>)
 8001638:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800163a:	4b10      	ldr	r3, [pc, #64]	@ (800167c <MX_USART2_UART_Init+0x4c>)
 800163c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001640:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001642:	4b0e      	ldr	r3, [pc, #56]	@ (800167c <MX_USART2_UART_Init+0x4c>)
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001648:	4b0c      	ldr	r3, [pc, #48]	@ (800167c <MX_USART2_UART_Init+0x4c>)
 800164a:	2200      	movs	r2, #0
 800164c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800164e:	4b0b      	ldr	r3, [pc, #44]	@ (800167c <MX_USART2_UART_Init+0x4c>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001654:	4b09      	ldr	r3, [pc, #36]	@ (800167c <MX_USART2_UART_Init+0x4c>)
 8001656:	220c      	movs	r2, #12
 8001658:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800165a:	4b08      	ldr	r3, [pc, #32]	@ (800167c <MX_USART2_UART_Init+0x4c>)
 800165c:	2200      	movs	r2, #0
 800165e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001660:	4b06      	ldr	r3, [pc, #24]	@ (800167c <MX_USART2_UART_Init+0x4c>)
 8001662:	2200      	movs	r2, #0
 8001664:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001666:	4805      	ldr	r0, [pc, #20]	@ (800167c <MX_USART2_UART_Init+0x4c>)
 8001668:	f002 feb4 	bl	80043d4 <HAL_UART_Init>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001672:	f000 f8d7 	bl	8001824 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	20000218 	.word	0x20000218
 8001680:	40004400 	.word	0x40004400

08001684 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	607b      	str	r3, [r7, #4]
 800168e:	4b0c      	ldr	r3, [pc, #48]	@ (80016c0 <MX_DMA_Init+0x3c>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	4a0b      	ldr	r2, [pc, #44]	@ (80016c0 <MX_DMA_Init+0x3c>)
 8001694:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001698:	6313      	str	r3, [r2, #48]	@ 0x30
 800169a:	4b09      	ldr	r3, [pc, #36]	@ (80016c0 <MX_DMA_Init+0x3c>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016a2:	607b      	str	r3, [r7, #4]
 80016a4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80016a6:	2200      	movs	r2, #0
 80016a8:	2100      	movs	r1, #0
 80016aa:	2010      	movs	r0, #16
 80016ac:	f001 faa9 	bl	8002c02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80016b0:	2010      	movs	r0, #16
 80016b2:	f001 fac2 	bl	8002c3a <HAL_NVIC_EnableIRQ>

}
 80016b6:	bf00      	nop
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40023800 	.word	0x40023800

080016c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b08a      	sub	sp, #40	@ 0x28
 80016c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ca:	f107 0314 	add.w	r3, r7, #20
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	605a      	str	r2, [r3, #4]
 80016d4:	609a      	str	r2, [r3, #8]
 80016d6:	60da      	str	r2, [r3, #12]
 80016d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016da:	2300      	movs	r3, #0
 80016dc:	613b      	str	r3, [r7, #16]
 80016de:	4b2d      	ldr	r3, [pc, #180]	@ (8001794 <MX_GPIO_Init+0xd0>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e2:	4a2c      	ldr	r2, [pc, #176]	@ (8001794 <MX_GPIO_Init+0xd0>)
 80016e4:	f043 0304 	orr.w	r3, r3, #4
 80016e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001794 <MX_GPIO_Init+0xd0>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ee:	f003 0304 	and.w	r3, r3, #4
 80016f2:	613b      	str	r3, [r7, #16]
 80016f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016f6:	2300      	movs	r3, #0
 80016f8:	60fb      	str	r3, [r7, #12]
 80016fa:	4b26      	ldr	r3, [pc, #152]	@ (8001794 <MX_GPIO_Init+0xd0>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fe:	4a25      	ldr	r2, [pc, #148]	@ (8001794 <MX_GPIO_Init+0xd0>)
 8001700:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001704:	6313      	str	r3, [r2, #48]	@ 0x30
 8001706:	4b23      	ldr	r3, [pc, #140]	@ (8001794 <MX_GPIO_Init+0xd0>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	60bb      	str	r3, [r7, #8]
 8001716:	4b1f      	ldr	r3, [pc, #124]	@ (8001794 <MX_GPIO_Init+0xd0>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171a:	4a1e      	ldr	r2, [pc, #120]	@ (8001794 <MX_GPIO_Init+0xd0>)
 800171c:	f043 0301 	orr.w	r3, r3, #1
 8001720:	6313      	str	r3, [r2, #48]	@ 0x30
 8001722:	4b1c      	ldr	r3, [pc, #112]	@ (8001794 <MX_GPIO_Init+0xd0>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	60bb      	str	r3, [r7, #8]
 800172c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	607b      	str	r3, [r7, #4]
 8001732:	4b18      	ldr	r3, [pc, #96]	@ (8001794 <MX_GPIO_Init+0xd0>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001736:	4a17      	ldr	r2, [pc, #92]	@ (8001794 <MX_GPIO_Init+0xd0>)
 8001738:	f043 0302 	orr.w	r3, r3, #2
 800173c:	6313      	str	r3, [r2, #48]	@ 0x30
 800173e:	4b15      	ldr	r3, [pc, #84]	@ (8001794 <MX_GPIO_Init+0xd0>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001742:	f003 0302 	and.w	r3, r3, #2
 8001746:	607b      	str	r3, [r7, #4]
 8001748:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800174a:	2200      	movs	r2, #0
 800174c:	2120      	movs	r1, #32
 800174e:	4812      	ldr	r0, [pc, #72]	@ (8001798 <MX_GPIO_Init+0xd4>)
 8001750:	f002 f824 	bl	800379c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001754:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001758:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800175a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800175e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001764:	f107 0314 	add.w	r3, r7, #20
 8001768:	4619      	mov	r1, r3
 800176a:	480c      	ldr	r0, [pc, #48]	@ (800179c <MX_GPIO_Init+0xd8>)
 800176c:	f001 fe82 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001770:	2320      	movs	r3, #32
 8001772:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001774:	2301      	movs	r3, #1
 8001776:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001778:	2300      	movs	r3, #0
 800177a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177c:	2300      	movs	r3, #0
 800177e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001780:	f107 0314 	add.w	r3, r7, #20
 8001784:	4619      	mov	r1, r3
 8001786:	4804      	ldr	r0, [pc, #16]	@ (8001798 <MX_GPIO_Init+0xd4>)
 8001788:	f001 fe74 	bl	8003474 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800178c:	bf00      	nop
 800178e:	3728      	adds	r7, #40	@ 0x28
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40023800 	.word	0x40023800
 8001798:	40020000 	.word	0x40020000
 800179c:	40020800 	.word	0x40020800

080017a0 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	460b      	mov	r3, r1
 80017aa:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == USART2) {
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a16      	ldr	r2, [pc, #88]	@ (800180c <HAL_UARTEx_RxEventCallback+0x6c>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d125      	bne.n	8001802 <HAL_UARTEx_RxEventCallback+0x62>
        //      
        if (Size > 0 && Size < GPS_PROCESS_BUFFER_SIZE) {
 80017b6:	887b      	ldrh	r3, [r7, #2]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d012      	beq.n	80017e2 <HAL_UARTEx_RxEventCallback+0x42>
 80017bc:	887b      	ldrh	r3, [r7, #2]
 80017be:	2bff      	cmp	r3, #255	@ 0xff
 80017c0:	d80f      	bhi.n	80017e2 <HAL_UARTEx_RxEventCallback+0x42>
            memcpy(g_gps_process_buffer, g_dma_rx_buffer, Size);
 80017c2:	887b      	ldrh	r3, [r7, #2]
 80017c4:	461a      	mov	r2, r3
 80017c6:	4912      	ldr	r1, [pc, #72]	@ (8001810 <HAL_UARTEx_RxEventCallback+0x70>)
 80017c8:	4812      	ldr	r0, [pc, #72]	@ (8001814 <HAL_UARTEx_RxEventCallback+0x74>)
 80017ca:	f004 fbb2 	bl	8005f32 <memcpy>
            g_gps_process_buffer[Size] = '\0'; //  
 80017ce:	887b      	ldrh	r3, [r7, #2]
 80017d0:	4a10      	ldr	r2, [pc, #64]	@ (8001814 <HAL_UARTEx_RxEventCallback+0x74>)
 80017d2:	2100      	movs	r1, #0
 80017d4:	54d1      	strb	r1, [r2, r3]
            g_gps_data_size = Size;
 80017d6:	4a10      	ldr	r2, [pc, #64]	@ (8001818 <HAL_UARTEx_RxEventCallback+0x78>)
 80017d8:	887b      	ldrh	r3, [r7, #2]
 80017da:	8013      	strh	r3, [r2, #0]
            g_gps_data_ready = 1; // :    
 80017dc:	4b0f      	ldr	r3, [pc, #60]	@ (800181c <HAL_UARTEx_RxEventCallback+0x7c>)
 80017de:	2201      	movs	r2, #1
 80017e0:	701a      	strb	r2, [r3, #0]
        }

        //  DMA  
        HAL_UARTEx_ReceiveToIdle_DMA(&huart2, g_dma_rx_buffer, DMA_RX_BUFFER_SIZE);
 80017e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017e6:	490a      	ldr	r1, [pc, #40]	@ (8001810 <HAL_UARTEx_RxEventCallback+0x70>)
 80017e8:	480d      	ldr	r0, [pc, #52]	@ (8001820 <HAL_UARTEx_RxEventCallback+0x80>)
 80017ea:	f002 fe43 	bl	8004474 <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(huart2.hdmarx, DMA_IT_HT); //    
 80017ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001820 <HAL_UARTEx_RxEventCallback+0x80>)
 80017f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001820 <HAL_UARTEx_RxEventCallback+0x80>)
 80017f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f022 0208 	bic.w	r2, r2, #8
 8001800:	601a      	str	r2, [r3, #0]
    }
}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40004400 	.word	0x40004400
 8001810:	200002c0 	.word	0x200002c0
 8001814:	200003c0 	.word	0x200003c0
 8001818:	200004c2 	.word	0x200004c2
 800181c:	200004c0 	.word	0x200004c0
 8001820:	20000218 	.word	0x20000218

08001824 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001828:	b672      	cpsid	i
}
 800182a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800182c:	bf00      	nop
 800182e:	e7fd      	b.n	800182c <Error_Handler+0x8>

08001830 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001836:	2300      	movs	r3, #0
 8001838:	607b      	str	r3, [r7, #4]
 800183a:	4b10      	ldr	r3, [pc, #64]	@ (800187c <HAL_MspInit+0x4c>)
 800183c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800183e:	4a0f      	ldr	r2, [pc, #60]	@ (800187c <HAL_MspInit+0x4c>)
 8001840:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001844:	6453      	str	r3, [r2, #68]	@ 0x44
 8001846:	4b0d      	ldr	r3, [pc, #52]	@ (800187c <HAL_MspInit+0x4c>)
 8001848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800184a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800184e:	607b      	str	r3, [r7, #4]
 8001850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	603b      	str	r3, [r7, #0]
 8001856:	4b09      	ldr	r3, [pc, #36]	@ (800187c <HAL_MspInit+0x4c>)
 8001858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800185a:	4a08      	ldr	r2, [pc, #32]	@ (800187c <HAL_MspInit+0x4c>)
 800185c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001860:	6413      	str	r3, [r2, #64]	@ 0x40
 8001862:	4b06      	ldr	r3, [pc, #24]	@ (800187c <HAL_MspInit+0x4c>)
 8001864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001866:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800186a:	603b      	str	r3, [r7, #0]
 800186c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800186e:	2007      	movs	r0, #7
 8001870:	f001 f9bc 	bl	8002bec <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001874:	bf00      	nop
 8001876:	3708      	adds	r7, #8
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	40023800 	.word	0x40023800

08001880 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b08a      	sub	sp, #40	@ 0x28
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001888:	f107 0314 	add.w	r3, r7, #20
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a21      	ldr	r2, [pc, #132]	@ (8001924 <HAL_CAN_MspInit+0xa4>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d13c      	bne.n	800191c <HAL_CAN_MspInit+0x9c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	613b      	str	r3, [r7, #16]
 80018a6:	4b20      	ldr	r3, [pc, #128]	@ (8001928 <HAL_CAN_MspInit+0xa8>)
 80018a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018aa:	4a1f      	ldr	r2, [pc, #124]	@ (8001928 <HAL_CAN_MspInit+0xa8>)
 80018ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80018b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001928 <HAL_CAN_MspInit+0xa8>)
 80018b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018ba:	613b      	str	r3, [r7, #16]
 80018bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	4b19      	ldr	r3, [pc, #100]	@ (8001928 <HAL_CAN_MspInit+0xa8>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c6:	4a18      	ldr	r2, [pc, #96]	@ (8001928 <HAL_CAN_MspInit+0xa8>)
 80018c8:	f043 0301 	orr.w	r3, r3, #1
 80018cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ce:	4b16      	ldr	r3, [pc, #88]	@ (8001928 <HAL_CAN_MspInit+0xa8>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	60fb      	str	r3, [r7, #12]
 80018d8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80018da:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80018de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e0:	2302      	movs	r3, #2
 80018e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e8:	2303      	movs	r3, #3
 80018ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80018ec:	2309      	movs	r3, #9
 80018ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f0:	f107 0314 	add.w	r3, r7, #20
 80018f4:	4619      	mov	r1, r3
 80018f6:	480d      	ldr	r0, [pc, #52]	@ (800192c <HAL_CAN_MspInit+0xac>)
 80018f8:	f001 fdbc 	bl	8003474 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80018fc:	2200      	movs	r2, #0
 80018fe:	2100      	movs	r1, #0
 8001900:	2014      	movs	r0, #20
 8001902:	f001 f97e 	bl	8002c02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001906:	2014      	movs	r0, #20
 8001908:	f001 f997 	bl	8002c3a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800190c:	2200      	movs	r2, #0
 800190e:	2100      	movs	r1, #0
 8001910:	2015      	movs	r0, #21
 8001912:	f001 f976 	bl	8002c02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001916:	2015      	movs	r0, #21
 8001918:	f001 f98f 	bl	8002c3a <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 800191c:	bf00      	nop
 800191e:	3728      	adds	r7, #40	@ 0x28
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	40006400 	.word	0x40006400
 8001928:	40023800 	.word	0x40023800
 800192c:	40020000 	.word	0x40020000

08001930 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b08a      	sub	sp, #40	@ 0x28
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	605a      	str	r2, [r3, #4]
 8001942:	609a      	str	r2, [r3, #8]
 8001944:	60da      	str	r2, [r3, #12]
 8001946:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a34      	ldr	r2, [pc, #208]	@ (8001a20 <HAL_UART_MspInit+0xf0>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d161      	bne.n	8001a16 <HAL_UART_MspInit+0xe6>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	613b      	str	r3, [r7, #16]
 8001956:	4b33      	ldr	r3, [pc, #204]	@ (8001a24 <HAL_UART_MspInit+0xf4>)
 8001958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195a:	4a32      	ldr	r2, [pc, #200]	@ (8001a24 <HAL_UART_MspInit+0xf4>)
 800195c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001960:	6413      	str	r3, [r2, #64]	@ 0x40
 8001962:	4b30      	ldr	r3, [pc, #192]	@ (8001a24 <HAL_UART_MspInit+0xf4>)
 8001964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800196a:	613b      	str	r3, [r7, #16]
 800196c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	4b2c      	ldr	r3, [pc, #176]	@ (8001a24 <HAL_UART_MspInit+0xf4>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001976:	4a2b      	ldr	r2, [pc, #172]	@ (8001a24 <HAL_UART_MspInit+0xf4>)
 8001978:	f043 0301 	orr.w	r3, r3, #1
 800197c:	6313      	str	r3, [r2, #48]	@ 0x30
 800197e:	4b29      	ldr	r3, [pc, #164]	@ (8001a24 <HAL_UART_MspInit+0xf4>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800198a:	230c      	movs	r3, #12
 800198c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198e:	2302      	movs	r3, #2
 8001990:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001992:	2300      	movs	r3, #0
 8001994:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001996:	2303      	movs	r3, #3
 8001998:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800199a:	2307      	movs	r3, #7
 800199c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800199e:	f107 0314 	add.w	r3, r7, #20
 80019a2:	4619      	mov	r1, r3
 80019a4:	4820      	ldr	r0, [pc, #128]	@ (8001a28 <HAL_UART_MspInit+0xf8>)
 80019a6:	f001 fd65 	bl	8003474 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80019aa:	4b20      	ldr	r3, [pc, #128]	@ (8001a2c <HAL_UART_MspInit+0xfc>)
 80019ac:	4a20      	ldr	r2, [pc, #128]	@ (8001a30 <HAL_UART_MspInit+0x100>)
 80019ae:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80019b0:	4b1e      	ldr	r3, [pc, #120]	@ (8001a2c <HAL_UART_MspInit+0xfc>)
 80019b2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80019b6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019b8:	4b1c      	ldr	r3, [pc, #112]	@ (8001a2c <HAL_UART_MspInit+0xfc>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019be:	4b1b      	ldr	r3, [pc, #108]	@ (8001a2c <HAL_UART_MspInit+0xfc>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019c4:	4b19      	ldr	r3, [pc, #100]	@ (8001a2c <HAL_UART_MspInit+0xfc>)
 80019c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019ca:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019cc:	4b17      	ldr	r3, [pc, #92]	@ (8001a2c <HAL_UART_MspInit+0xfc>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019d2:	4b16      	ldr	r3, [pc, #88]	@ (8001a2c <HAL_UART_MspInit+0xfc>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80019d8:	4b14      	ldr	r3, [pc, #80]	@ (8001a2c <HAL_UART_MspInit+0xfc>)
 80019da:	2200      	movs	r2, #0
 80019dc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80019de:	4b13      	ldr	r3, [pc, #76]	@ (8001a2c <HAL_UART_MspInit+0xfc>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019e4:	4b11      	ldr	r3, [pc, #68]	@ (8001a2c <HAL_UART_MspInit+0xfc>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80019ea:	4810      	ldr	r0, [pc, #64]	@ (8001a2c <HAL_UART_MspInit+0xfc>)
 80019ec:	f001 f940 	bl	8002c70 <HAL_DMA_Init>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80019f6:	f7ff ff15 	bl	8001824 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a0b      	ldr	r2, [pc, #44]	@ (8001a2c <HAL_UART_MspInit+0xfc>)
 80019fe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001a00:	4a0a      	ldr	r2, [pc, #40]	@ (8001a2c <HAL_UART_MspInit+0xfc>)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001a06:	2200      	movs	r2, #0
 8001a08:	2100      	movs	r1, #0
 8001a0a:	2026      	movs	r0, #38	@ 0x26
 8001a0c:	f001 f8f9 	bl	8002c02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a10:	2026      	movs	r0, #38	@ 0x26
 8001a12:	f001 f912 	bl	8002c3a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001a16:	bf00      	nop
 8001a18:	3728      	adds	r7, #40	@ 0x28
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	40004400 	.word	0x40004400
 8001a24:	40023800 	.word	0x40023800
 8001a28:	40020000 	.word	0x40020000
 8001a2c:	20000260 	.word	0x20000260
 8001a30:	40026088 	.word	0x40026088

08001a34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a38:	bf00      	nop
 8001a3a:	e7fd      	b.n	8001a38 <NMI_Handler+0x4>

08001a3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a40:	bf00      	nop
 8001a42:	e7fd      	b.n	8001a40 <HardFault_Handler+0x4>

08001a44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <MemManage_Handler+0x4>

08001a4c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <BusFault_Handler+0x4>

08001a54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <UsageFault_Handler+0x4>

08001a5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a6e:	bf00      	nop
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a7c:	bf00      	nop
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a8a:	f000 f97f 	bl	8001d8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	bd80      	pop	{r7, pc}
	...

08001a94 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001a98:	4802      	ldr	r0, [pc, #8]	@ (8001aa4 <DMA1_Stream5_IRQHandler+0x10>)
 8001a9a:	f001 fa81 	bl	8002fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000260 	.word	0x20000260

08001aa8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001aac:	4802      	ldr	r0, [pc, #8]	@ (8001ab8 <CAN1_RX0_IRQHandler+0x10>)
 8001aae:	f000 fd9d 	bl	80025ec <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	200001f0 	.word	0x200001f0

08001abc <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001ac0:	4802      	ldr	r0, [pc, #8]	@ (8001acc <CAN1_RX1_IRQHandler+0x10>)
 8001ac2:	f000 fd93 	bl	80025ec <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	200001f0 	.word	0x200001f0

08001ad0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ad4:	4802      	ldr	r0, [pc, #8]	@ (8001ae0 <USART2_IRQHandler+0x10>)
 8001ad6:	f002 fd27 	bl	8004528 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	20000218 	.word	0x20000218

08001ae4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  return 1;
 8001ae8:	2301      	movs	r3, #1
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <_kill>:

int _kill(int pid, int sig)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001afe:	f004 f9eb 	bl	8005ed8 <__errno>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2216      	movs	r2, #22
 8001b06:	601a      	str	r2, [r3, #0]
  return -1;
 8001b08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3708      	adds	r7, #8
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <_exit>:

void _exit (int status)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b1c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b20:	6878      	ldr	r0, [r7, #4]
 8001b22:	f7ff ffe7 	bl	8001af4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b26:	bf00      	nop
 8001b28:	e7fd      	b.n	8001b26 <_exit+0x12>

08001b2a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b086      	sub	sp, #24
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	60f8      	str	r0, [r7, #12]
 8001b32:	60b9      	str	r1, [r7, #8]
 8001b34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b36:	2300      	movs	r3, #0
 8001b38:	617b      	str	r3, [r7, #20]
 8001b3a:	e00a      	b.n	8001b52 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b3c:	f3af 8000 	nop.w
 8001b40:	4601      	mov	r1, r0
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	1c5a      	adds	r2, r3, #1
 8001b46:	60ba      	str	r2, [r7, #8]
 8001b48:	b2ca      	uxtb	r2, r1
 8001b4a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	617b      	str	r3, [r7, #20]
 8001b52:	697a      	ldr	r2, [r7, #20]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	429a      	cmp	r2, r3
 8001b58:	dbf0      	blt.n	8001b3c <_read+0x12>
  }

  return len;
 8001b5a:	687b      	ldr	r3, [r7, #4]
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3718      	adds	r7, #24
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b70:	2300      	movs	r3, #0
 8001b72:	617b      	str	r3, [r7, #20]
 8001b74:	e009      	b.n	8001b8a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	1c5a      	adds	r2, r3, #1
 8001b7a:	60ba      	str	r2, [r7, #8]
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	3301      	adds	r3, #1
 8001b88:	617b      	str	r3, [r7, #20]
 8001b8a:	697a      	ldr	r2, [r7, #20]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	dbf1      	blt.n	8001b76 <_write+0x12>
  }
  return len;
 8001b92:	687b      	ldr	r3, [r7, #4]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3718      	adds	r7, #24
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <_close>:

int _close(int file)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ba4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bc4:	605a      	str	r2, [r3, #4]
  return 0;
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <_isatty>:

int _isatty(int file)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bdc:	2301      	movs	r3, #1
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr

08001bea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bea:	b480      	push	{r7}
 8001bec:	b085      	sub	sp, #20
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	60f8      	str	r0, [r7, #12]
 8001bf2:	60b9      	str	r1, [r7, #8]
 8001bf4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bf6:	2300      	movs	r3, #0
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3714      	adds	r7, #20
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c0c:	4a14      	ldr	r2, [pc, #80]	@ (8001c60 <_sbrk+0x5c>)
 8001c0e:	4b15      	ldr	r3, [pc, #84]	@ (8001c64 <_sbrk+0x60>)
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c18:	4b13      	ldr	r3, [pc, #76]	@ (8001c68 <_sbrk+0x64>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d102      	bne.n	8001c26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c20:	4b11      	ldr	r3, [pc, #68]	@ (8001c68 <_sbrk+0x64>)
 8001c22:	4a12      	ldr	r2, [pc, #72]	@ (8001c6c <_sbrk+0x68>)
 8001c24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c26:	4b10      	ldr	r3, [pc, #64]	@ (8001c68 <_sbrk+0x64>)
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d207      	bcs.n	8001c44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c34:	f004 f950 	bl	8005ed8 <__errno>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	220c      	movs	r2, #12
 8001c3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c42:	e009      	b.n	8001c58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c44:	4b08      	ldr	r3, [pc, #32]	@ (8001c68 <_sbrk+0x64>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c4a:	4b07      	ldr	r3, [pc, #28]	@ (8001c68 <_sbrk+0x64>)
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4413      	add	r3, r2
 8001c52:	4a05      	ldr	r2, [pc, #20]	@ (8001c68 <_sbrk+0x64>)
 8001c54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c56:	68fb      	ldr	r3, [r7, #12]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3718      	adds	r7, #24
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	20020000 	.word	0x20020000
 8001c64:	00000400 	.word	0x00000400
 8001c68:	20000528 	.word	0x20000528
 8001c6c:	20000680 	.word	0x20000680

08001c70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c74:	4b06      	ldr	r3, [pc, #24]	@ (8001c90 <SystemInit+0x20>)
 8001c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c7a:	4a05      	ldr	r2, [pc, #20]	@ (8001c90 <SystemInit+0x20>)
 8001c7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	e000ed00 	.word	0xe000ed00

08001c94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ccc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001c98:	f7ff ffea 	bl	8001c70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c9c:	480c      	ldr	r0, [pc, #48]	@ (8001cd0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c9e:	490d      	ldr	r1, [pc, #52]	@ (8001cd4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8001cd8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ca2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ca4:	e002      	b.n	8001cac <LoopCopyDataInit>

08001ca6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ca6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ca8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001caa:	3304      	adds	r3, #4

08001cac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cb0:	d3f9      	bcc.n	8001ca6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001cdc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cb4:	4c0a      	ldr	r4, [pc, #40]	@ (8001ce0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cb8:	e001      	b.n	8001cbe <LoopFillZerobss>

08001cba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cbc:	3204      	adds	r2, #4

08001cbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cc0:	d3fb      	bcc.n	8001cba <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001cc2:	f004 f90f 	bl	8005ee4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cc6:	f7ff fa8f 	bl	80011e8 <main>
  bx  lr    
 8001cca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ccc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cd4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001cd8:	080098e8 	.word	0x080098e8
  ldr r2, =_sbss
 8001cdc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001ce0:	2000067c 	.word	0x2000067c

08001ce4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ce4:	e7fe      	b.n	8001ce4 <ADC_IRQHandler>
	...

08001ce8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cec:	4b0e      	ldr	r3, [pc, #56]	@ (8001d28 <HAL_Init+0x40>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a0d      	ldr	r2, [pc, #52]	@ (8001d28 <HAL_Init+0x40>)
 8001cf2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cf6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8001d28 <HAL_Init+0x40>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a0a      	ldr	r2, [pc, #40]	@ (8001d28 <HAL_Init+0x40>)
 8001cfe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d04:	4b08      	ldr	r3, [pc, #32]	@ (8001d28 <HAL_Init+0x40>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a07      	ldr	r2, [pc, #28]	@ (8001d28 <HAL_Init+0x40>)
 8001d0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d10:	2003      	movs	r0, #3
 8001d12:	f000 ff6b 	bl	8002bec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d16:	2000      	movs	r0, #0
 8001d18:	f000 f808 	bl	8001d2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d1c:	f7ff fd88 	bl	8001830 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40023c00 	.word	0x40023c00

08001d2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d34:	4b12      	ldr	r3, [pc, #72]	@ (8001d80 <HAL_InitTick+0x54>)
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	4b12      	ldr	r3, [pc, #72]	@ (8001d84 <HAL_InitTick+0x58>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f000 ff83 	bl	8002c56 <HAL_SYSTICK_Config>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e00e      	b.n	8001d78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2b0f      	cmp	r3, #15
 8001d5e:	d80a      	bhi.n	8001d76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d60:	2200      	movs	r2, #0
 8001d62:	6879      	ldr	r1, [r7, #4]
 8001d64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d68:	f000 ff4b 	bl	8002c02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d6c:	4a06      	ldr	r2, [pc, #24]	@ (8001d88 <HAL_InitTick+0x5c>)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d72:	2300      	movs	r3, #0
 8001d74:	e000      	b.n	8001d78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3708      	adds	r7, #8
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	20000000 	.word	0x20000000
 8001d84:	20000008 	.word	0x20000008
 8001d88:	20000004 	.word	0x20000004

08001d8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d90:	4b06      	ldr	r3, [pc, #24]	@ (8001dac <HAL_IncTick+0x20>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	461a      	mov	r2, r3
 8001d96:	4b06      	ldr	r3, [pc, #24]	@ (8001db0 <HAL_IncTick+0x24>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	4a04      	ldr	r2, [pc, #16]	@ (8001db0 <HAL_IncTick+0x24>)
 8001d9e:	6013      	str	r3, [r2, #0]
}
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	20000008 	.word	0x20000008
 8001db0:	2000052c 	.word	0x2000052c

08001db4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  return uwTick;
 8001db8:	4b03      	ldr	r3, [pc, #12]	@ (8001dc8 <HAL_GetTick+0x14>)
 8001dba:	681b      	ldr	r3, [r3, #0]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	2000052c 	.word	0x2000052c

08001dcc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e0ed      	b.n	8001fba <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d102      	bne.n	8001df0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f7ff fd48 	bl	8001880 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f042 0201 	orr.w	r2, r2, #1
 8001dfe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e00:	f7ff ffd8 	bl	8001db4 <HAL_GetTick>
 8001e04:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001e06:	e012      	b.n	8001e2e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e08:	f7ff ffd4 	bl	8001db4 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b0a      	cmp	r3, #10
 8001e14:	d90b      	bls.n	8001e2e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e1a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2205      	movs	r2, #5
 8001e26:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e0c5      	b.n	8001fba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f003 0301 	and.w	r3, r3, #1
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d0e5      	beq.n	8001e08 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f022 0202 	bic.w	r2, r2, #2
 8001e4a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e4c:	f7ff ffb2 	bl	8001db4 <HAL_GetTick>
 8001e50:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001e52:	e012      	b.n	8001e7a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e54:	f7ff ffae 	bl	8001db4 <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	2b0a      	cmp	r3, #10
 8001e60:	d90b      	bls.n	8001e7a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e66:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2205      	movs	r2, #5
 8001e72:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e09f      	b.n	8001fba <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f003 0302 	and.w	r3, r3, #2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d1e5      	bne.n	8001e54 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	7e1b      	ldrb	r3, [r3, #24]
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d108      	bne.n	8001ea2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	e007      	b.n	8001eb2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001eb0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	7e5b      	ldrb	r3, [r3, #25]
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d108      	bne.n	8001ecc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	e007      	b.n	8001edc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001eda:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	7e9b      	ldrb	r3, [r3, #26]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d108      	bne.n	8001ef6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f042 0220 	orr.w	r2, r2, #32
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	e007      	b.n	8001f06 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f022 0220 	bic.w	r2, r2, #32
 8001f04:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	7edb      	ldrb	r3, [r3, #27]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d108      	bne.n	8001f20 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f022 0210 	bic.w	r2, r2, #16
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	e007      	b.n	8001f30 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f042 0210 	orr.w	r2, r2, #16
 8001f2e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	7f1b      	ldrb	r3, [r3, #28]
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d108      	bne.n	8001f4a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f042 0208 	orr.w	r2, r2, #8
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	e007      	b.n	8001f5a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f022 0208 	bic.w	r2, r2, #8
 8001f58:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	7f5b      	ldrb	r3, [r3, #29]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d108      	bne.n	8001f74 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f042 0204 	orr.w	r2, r2, #4
 8001f70:	601a      	str	r2, [r3, #0]
 8001f72:	e007      	b.n	8001f84 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f022 0204 	bic.w	r2, r2, #4
 8001f82:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689a      	ldr	r2, [r3, #8]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	431a      	orrs	r2, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	431a      	orrs	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	695b      	ldr	r3, [r3, #20]
 8001f98:	ea42 0103 	orr.w	r1, r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	1e5a      	subs	r2, r3, #1
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	430a      	orrs	r2, r1
 8001fa8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
	...

08001fc4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b087      	sub	sp, #28
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fd4:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8001fd6:	7dfb      	ldrb	r3, [r7, #23]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d003      	beq.n	8001fe4 <HAL_CAN_ConfigFilter+0x20>
 8001fdc:	7dfb      	ldrb	r3, [r7, #23]
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	f040 80be 	bne.w	8002160 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001fe4:	4b65      	ldr	r3, [pc, #404]	@ (800217c <HAL_CAN_ConfigFilter+0x1b8>)
 8001fe6:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001fee:	f043 0201 	orr.w	r2, r3, #1
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001ffe:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002012:	021b      	lsls	r3, r3, #8
 8002014:	431a      	orrs	r2, r3
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	695b      	ldr	r3, [r3, #20]
 8002020:	f003 031f 	and.w	r3, r3, #31
 8002024:	2201      	movs	r2, #1
 8002026:	fa02 f303 	lsl.w	r3, r2, r3
 800202a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	43db      	mvns	r3, r3
 8002036:	401a      	ands	r2, r3
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	69db      	ldr	r3, [r3, #28]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d123      	bne.n	800208e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	43db      	mvns	r3, r3
 8002050:	401a      	ands	r2, r3
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002064:	683a      	ldr	r2, [r7, #0]
 8002066:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002068:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	3248      	adds	r2, #72	@ 0x48
 800206e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002082:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002084:	6939      	ldr	r1, [r7, #16]
 8002086:	3348      	adds	r3, #72	@ 0x48
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	440b      	add	r3, r1
 800208c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	69db      	ldr	r3, [r3, #28]
 8002092:	2b01      	cmp	r3, #1
 8002094:	d122      	bne.n	80020dc <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	431a      	orrs	r2, r3
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80020b2:	683a      	ldr	r2, [r7, #0]
 80020b4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80020b6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	3248      	adds	r2, #72	@ 0x48
 80020bc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80020d0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80020d2:	6939      	ldr	r1, [r7, #16]
 80020d4:	3348      	adds	r3, #72	@ 0x48
 80020d6:	00db      	lsls	r3, r3, #3
 80020d8:	440b      	add	r3, r1
 80020da:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	699b      	ldr	r3, [r3, #24]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d109      	bne.n	80020f8 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	43db      	mvns	r3, r3
 80020ee:	401a      	ands	r2, r3
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80020f6:	e007      	b.n	8002108 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	431a      	orrs	r2, r3
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	691b      	ldr	r3, [r3, #16]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d109      	bne.n	8002124 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	43db      	mvns	r3, r3
 800211a:	401a      	ands	r2, r3
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002122:	e007      	b.n	8002134 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	431a      	orrs	r2, r3
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	6a1b      	ldr	r3, [r3, #32]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d107      	bne.n	800214c <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	431a      	orrs	r2, r3
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002152:	f023 0201 	bic.w	r2, r3, #1
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800215c:	2300      	movs	r3, #0
 800215e:	e006      	b.n	800216e <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002164:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
  }
}
 800216e:	4618      	mov	r0, r3
 8002170:	371c      	adds	r7, #28
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	40006400 	.word	0x40006400

08002180 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800218e:	b2db      	uxtb	r3, r3
 8002190:	2b01      	cmp	r3, #1
 8002192:	d12e      	bne.n	80021f2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2202      	movs	r2, #2
 8002198:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f022 0201 	bic.w	r2, r2, #1
 80021aa:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80021ac:	f7ff fe02 	bl	8001db4 <HAL_GetTick>
 80021b0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80021b2:	e012      	b.n	80021da <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80021b4:	f7ff fdfe 	bl	8001db4 <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	2b0a      	cmp	r3, #10
 80021c0:	d90b      	bls.n	80021da <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021c6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2205      	movs	r2, #5
 80021d2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e012      	b.n	8002200 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d1e5      	bne.n	80021b4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80021ee:	2300      	movs	r3, #0
 80021f0:	e006      	b.n	8002200 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
  }
}
 8002200:	4618      	mov	r0, r3
 8002202:	3710      	adds	r7, #16
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002208:	b480      	push	{r7}
 800220a:	b089      	sub	sp, #36	@ 0x24
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
 8002214:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	f893 3020 	ldrb.w	r3, [r3, #32]
 800221c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002226:	7ffb      	ldrb	r3, [r7, #31]
 8002228:	2b01      	cmp	r3, #1
 800222a:	d003      	beq.n	8002234 <HAL_CAN_AddTxMessage+0x2c>
 800222c:	7ffb      	ldrb	r3, [r7, #31]
 800222e:	2b02      	cmp	r3, #2
 8002230:	f040 80ad 	bne.w	800238e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002234:	69bb      	ldr	r3, [r7, #24]
 8002236:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d10a      	bne.n	8002254 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002244:	2b00      	cmp	r3, #0
 8002246:	d105      	bne.n	8002254 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800224e:	2b00      	cmp	r3, #0
 8002250:	f000 8095 	beq.w	800237e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002254:	69bb      	ldr	r3, [r7, #24]
 8002256:	0e1b      	lsrs	r3, r3, #24
 8002258:	f003 0303 	and.w	r3, r3, #3
 800225c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800225e:	2201      	movs	r2, #1
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	409a      	lsls	r2, r3
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d10d      	bne.n	800228c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800227a:	68f9      	ldr	r1, [r7, #12]
 800227c:	6809      	ldr	r1, [r1, #0]
 800227e:	431a      	orrs	r2, r3
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	3318      	adds	r3, #24
 8002284:	011b      	lsls	r3, r3, #4
 8002286:	440b      	add	r3, r1
 8002288:	601a      	str	r2, [r3, #0]
 800228a:	e00f      	b.n	80022ac <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002296:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800229c:	68f9      	ldr	r1, [r7, #12]
 800229e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80022a0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	3318      	adds	r3, #24
 80022a6:	011b      	lsls	r3, r3, #4
 80022a8:	440b      	add	r3, r1
 80022aa:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	6819      	ldr	r1, [r3, #0]
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	691a      	ldr	r2, [r3, #16]
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	3318      	adds	r3, #24
 80022b8:	011b      	lsls	r3, r3, #4
 80022ba:	440b      	add	r3, r1
 80022bc:	3304      	adds	r3, #4
 80022be:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	7d1b      	ldrb	r3, [r3, #20]
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d111      	bne.n	80022ec <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	3318      	adds	r3, #24
 80022d0:	011b      	lsls	r3, r3, #4
 80022d2:	4413      	add	r3, r2
 80022d4:	3304      	adds	r3, #4
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	68fa      	ldr	r2, [r7, #12]
 80022da:	6811      	ldr	r1, [r2, #0]
 80022dc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	3318      	adds	r3, #24
 80022e4:	011b      	lsls	r3, r3, #4
 80022e6:	440b      	add	r3, r1
 80022e8:	3304      	adds	r3, #4
 80022ea:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	3307      	adds	r3, #7
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	061a      	lsls	r2, r3, #24
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	3306      	adds	r3, #6
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	041b      	lsls	r3, r3, #16
 80022fc:	431a      	orrs	r2, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	3305      	adds	r3, #5
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	021b      	lsls	r3, r3, #8
 8002306:	4313      	orrs	r3, r2
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	3204      	adds	r2, #4
 800230c:	7812      	ldrb	r2, [r2, #0]
 800230e:	4610      	mov	r0, r2
 8002310:	68fa      	ldr	r2, [r7, #12]
 8002312:	6811      	ldr	r1, [r2, #0]
 8002314:	ea43 0200 	orr.w	r2, r3, r0
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	011b      	lsls	r3, r3, #4
 800231c:	440b      	add	r3, r1
 800231e:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002322:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	3303      	adds	r3, #3
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	061a      	lsls	r2, r3, #24
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	3302      	adds	r3, #2
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	041b      	lsls	r3, r3, #16
 8002334:	431a      	orrs	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	3301      	adds	r3, #1
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	021b      	lsls	r3, r3, #8
 800233e:	4313      	orrs	r3, r2
 8002340:	687a      	ldr	r2, [r7, #4]
 8002342:	7812      	ldrb	r2, [r2, #0]
 8002344:	4610      	mov	r0, r2
 8002346:	68fa      	ldr	r2, [r7, #12]
 8002348:	6811      	ldr	r1, [r2, #0]
 800234a:	ea43 0200 	orr.w	r2, r3, r0
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	011b      	lsls	r3, r3, #4
 8002352:	440b      	add	r3, r1
 8002354:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002358:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	3318      	adds	r3, #24
 8002362:	011b      	lsls	r3, r3, #4
 8002364:	4413      	add	r3, r2
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	68fa      	ldr	r2, [r7, #12]
 800236a:	6811      	ldr	r1, [r2, #0]
 800236c:	f043 0201 	orr.w	r2, r3, #1
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	3318      	adds	r3, #24
 8002374:	011b      	lsls	r3, r3, #4
 8002376:	440b      	add	r3, r1
 8002378:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800237a:	2300      	movs	r3, #0
 800237c:	e00e      	b.n	800239c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002382:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e006      	b.n	800239c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002392:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
  }
}
 800239c:	4618      	mov	r0, r3
 800239e:	3724      	adds	r7, #36	@ 0x24
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr

080023a8 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80023a8:	b480      	push	{r7}
 80023aa:	b087      	sub	sp, #28
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	607a      	str	r2, [r7, #4]
 80023b4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023bc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80023be:	7dfb      	ldrb	r3, [r7, #23]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d003      	beq.n	80023cc <HAL_CAN_GetRxMessage+0x24>
 80023c4:	7dfb      	ldrb	r3, [r7, #23]
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	f040 8103 	bne.w	80025d2 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d10e      	bne.n	80023f0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	f003 0303 	and.w	r3, r3, #3
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d116      	bne.n	800240e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023e4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e0f7      	b.n	80025e0 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	691b      	ldr	r3, [r3, #16]
 80023f6:	f003 0303 	and.w	r3, r3, #3
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d107      	bne.n	800240e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002402:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e0e8      	b.n	80025e0 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	331b      	adds	r3, #27
 8002416:	011b      	lsls	r3, r3, #4
 8002418:	4413      	add	r3, r2
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0204 	and.w	r2, r3, #4
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d10c      	bne.n	8002446 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	331b      	adds	r3, #27
 8002434:	011b      	lsls	r3, r3, #4
 8002436:	4413      	add	r3, r2
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	0d5b      	lsrs	r3, r3, #21
 800243c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	e00b      	b.n	800245e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	331b      	adds	r3, #27
 800244e:	011b      	lsls	r3, r3, #4
 8002450:	4413      	add	r3, r2
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	08db      	lsrs	r3, r3, #3
 8002456:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	331b      	adds	r3, #27
 8002466:	011b      	lsls	r3, r3, #4
 8002468:	4413      	add	r3, r2
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 0202 	and.w	r2, r3, #2
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	331b      	adds	r3, #27
 800247c:	011b      	lsls	r3, r3, #4
 800247e:	4413      	add	r3, r2
 8002480:	3304      	adds	r3, #4
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0308 	and.w	r3, r3, #8
 8002488:	2b00      	cmp	r3, #0
 800248a:	d003      	beq.n	8002494 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2208      	movs	r2, #8
 8002490:	611a      	str	r2, [r3, #16]
 8002492:	e00b      	b.n	80024ac <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	331b      	adds	r3, #27
 800249c:	011b      	lsls	r3, r3, #4
 800249e:	4413      	add	r3, r2
 80024a0:	3304      	adds	r3, #4
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 020f 	and.w	r2, r3, #15
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	331b      	adds	r3, #27
 80024b4:	011b      	lsls	r3, r3, #4
 80024b6:	4413      	add	r3, r2
 80024b8:	3304      	adds	r3, #4
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	0a1b      	lsrs	r3, r3, #8
 80024be:	b2da      	uxtb	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	331b      	adds	r3, #27
 80024cc:	011b      	lsls	r3, r3, #4
 80024ce:	4413      	add	r3, r2
 80024d0:	3304      	adds	r3, #4
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	0c1b      	lsrs	r3, r3, #16
 80024d6:	b29a      	uxth	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	011b      	lsls	r3, r3, #4
 80024e4:	4413      	add	r3, r2
 80024e6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	b2da      	uxtb	r2, r3
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	011b      	lsls	r3, r3, #4
 80024fa:	4413      	add	r3, r2
 80024fc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	0a1a      	lsrs	r2, r3, #8
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	3301      	adds	r3, #1
 8002508:	b2d2      	uxtb	r2, r2
 800250a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	011b      	lsls	r3, r3, #4
 8002514:	4413      	add	r3, r2
 8002516:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	0c1a      	lsrs	r2, r3, #16
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	3302      	adds	r3, #2
 8002522:	b2d2      	uxtb	r2, r2
 8002524:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	011b      	lsls	r3, r3, #4
 800252e:	4413      	add	r3, r2
 8002530:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	0e1a      	lsrs	r2, r3, #24
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	3303      	adds	r3, #3
 800253c:	b2d2      	uxtb	r2, r2
 800253e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	011b      	lsls	r3, r3, #4
 8002548:	4413      	add	r3, r2
 800254a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	3304      	adds	r3, #4
 8002554:	b2d2      	uxtb	r2, r2
 8002556:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	011b      	lsls	r3, r3, #4
 8002560:	4413      	add	r3, r2
 8002562:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	0a1a      	lsrs	r2, r3, #8
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	3305      	adds	r3, #5
 800256e:	b2d2      	uxtb	r2, r2
 8002570:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	011b      	lsls	r3, r3, #4
 800257a:	4413      	add	r3, r2
 800257c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	0c1a      	lsrs	r2, r3, #16
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	3306      	adds	r3, #6
 8002588:	b2d2      	uxtb	r2, r2
 800258a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	011b      	lsls	r3, r3, #4
 8002594:	4413      	add	r3, r2
 8002596:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	0e1a      	lsrs	r2, r3, #24
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	3307      	adds	r3, #7
 80025a2:	b2d2      	uxtb	r2, r2
 80025a4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d108      	bne.n	80025be <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68da      	ldr	r2, [r3, #12]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f042 0220 	orr.w	r2, r2, #32
 80025ba:	60da      	str	r2, [r3, #12]
 80025bc:	e007      	b.n	80025ce <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	691a      	ldr	r2, [r3, #16]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f042 0220 	orr.w	r2, r2, #32
 80025cc:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80025ce:	2300      	movs	r3, #0
 80025d0:	e006      	b.n	80025e0 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
  }
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	371c      	adds	r7, #28
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08a      	sub	sp, #40	@ 0x28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80025f4:	2300      	movs	r3, #0
 80025f6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	695b      	ldr	r3, [r3, #20]
 80025fe:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002628:	6a3b      	ldr	r3, [r7, #32]
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	2b00      	cmp	r3, #0
 8002630:	d07c      	beq.n	800272c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	f003 0301 	and.w	r3, r3, #1
 8002638:	2b00      	cmp	r3, #0
 800263a:	d023      	beq.n	8002684 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2201      	movs	r2, #1
 8002642:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f000 f983 	bl	800295a <HAL_CAN_TxMailbox0CompleteCallback>
 8002654:	e016      	b.n	8002684 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	f003 0304 	and.w	r3, r3, #4
 800265c:	2b00      	cmp	r3, #0
 800265e:	d004      	beq.n	800266a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002662:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002666:	627b      	str	r3, [r7, #36]	@ 0x24
 8002668:	e00c      	b.n	8002684 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	f003 0308 	and.w	r3, r3, #8
 8002670:	2b00      	cmp	r3, #0
 8002672:	d004      	beq.n	800267e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002676:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800267a:	627b      	str	r3, [r7, #36]	@ 0x24
 800267c:	e002      	b.n	8002684 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 f989 	bl	8002996 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800268a:	2b00      	cmp	r3, #0
 800268c:	d024      	beq.n	80026d8 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002696:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d003      	beq.n	80026aa <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f000 f963 	bl	800296e <HAL_CAN_TxMailbox1CompleteCallback>
 80026a8:	e016      	b.n	80026d8 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d004      	beq.n	80026be <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80026b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80026ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80026bc:	e00c      	b.n	80026d8 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d004      	beq.n	80026d2 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80026c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80026d0:	e002      	b.n	80026d8 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f000 f969 	bl	80029aa <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d024      	beq.n	800272c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80026ea:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d003      	beq.n	80026fe <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 f943 	bl	8002982 <HAL_CAN_TxMailbox2CompleteCallback>
 80026fc:	e016      	b.n	800272c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80026fe:	69bb      	ldr	r3, [r7, #24]
 8002700:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d004      	beq.n	8002712 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800270e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002710:	e00c      	b.n	800272c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d004      	beq.n	8002726 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800271c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800271e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002722:	627b      	str	r3, [r7, #36]	@ 0x24
 8002724:	e002      	b.n	800272c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 f949 	bl	80029be <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800272c:	6a3b      	ldr	r3, [r7, #32]
 800272e:	f003 0308 	and.w	r3, r3, #8
 8002732:	2b00      	cmp	r3, #0
 8002734:	d00c      	beq.n	8002750 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	f003 0310 	and.w	r3, r3, #16
 800273c:	2b00      	cmp	r3, #0
 800273e:	d007      	beq.n	8002750 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002742:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002746:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2210      	movs	r2, #16
 800274e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002750:	6a3b      	ldr	r3, [r7, #32]
 8002752:	f003 0304 	and.w	r3, r3, #4
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00b      	beq.n	8002772 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	f003 0308 	and.w	r3, r3, #8
 8002760:	2b00      	cmp	r3, #0
 8002762:	d006      	beq.n	8002772 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2208      	movs	r2, #8
 800276a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f000 f930 	bl	80029d2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002772:	6a3b      	ldr	r3, [r7, #32]
 8002774:	f003 0302 	and.w	r3, r3, #2
 8002778:	2b00      	cmp	r3, #0
 800277a:	d009      	beq.n	8002790 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d002      	beq.n	8002790 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f7fe fd0c 	bl	80011a8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002790:	6a3b      	ldr	r3, [r7, #32]
 8002792:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002796:	2b00      	cmp	r3, #0
 8002798:	d00c      	beq.n	80027b4 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	f003 0310 	and.w	r3, r3, #16
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d007      	beq.n	80027b4 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80027a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027aa:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2210      	movs	r2, #16
 80027b2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80027b4:	6a3b      	ldr	r3, [r7, #32]
 80027b6:	f003 0320 	and.w	r3, r3, #32
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d00b      	beq.n	80027d6 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	f003 0308 	and.w	r3, r3, #8
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d006      	beq.n	80027d6 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2208      	movs	r2, #8
 80027ce:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f000 f912 	bl	80029fa <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80027d6:	6a3b      	ldr	r3, [r7, #32]
 80027d8:	f003 0310 	and.w	r3, r3, #16
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d009      	beq.n	80027f4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	f003 0303 	and.w	r3, r3, #3
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d002      	beq.n	80027f4 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f000 f8f9 	bl	80029e6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80027f4:	6a3b      	ldr	r3, [r7, #32]
 80027f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d00b      	beq.n	8002816 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80027fe:	69fb      	ldr	r3, [r7, #28]
 8002800:	f003 0310 	and.w	r3, r3, #16
 8002804:	2b00      	cmp	r3, #0
 8002806:	d006      	beq.n	8002816 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2210      	movs	r2, #16
 800280e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f000 f8fc 	bl	8002a0e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002816:	6a3b      	ldr	r3, [r7, #32]
 8002818:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800281c:	2b00      	cmp	r3, #0
 800281e:	d00b      	beq.n	8002838 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	f003 0308 	and.w	r3, r3, #8
 8002826:	2b00      	cmp	r3, #0
 8002828:	d006      	beq.n	8002838 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2208      	movs	r2, #8
 8002830:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 f8f5 	bl	8002a22 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002838:	6a3b      	ldr	r3, [r7, #32]
 800283a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d07b      	beq.n	800293a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	f003 0304 	and.w	r3, r3, #4
 8002848:	2b00      	cmp	r3, #0
 800284a:	d072      	beq.n	8002932 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800284c:	6a3b      	ldr	r3, [r7, #32]
 800284e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002852:	2b00      	cmp	r3, #0
 8002854:	d008      	beq.n	8002868 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800285c:	2b00      	cmp	r3, #0
 800285e:	d003      	beq.n	8002868 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002862:	f043 0301 	orr.w	r3, r3, #1
 8002866:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002868:	6a3b      	ldr	r3, [r7, #32]
 800286a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800286e:	2b00      	cmp	r3, #0
 8002870:	d008      	beq.n	8002884 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002878:	2b00      	cmp	r3, #0
 800287a:	d003      	beq.n	8002884 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800287c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287e:	f043 0302 	orr.w	r3, r3, #2
 8002882:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002884:	6a3b      	ldr	r3, [r7, #32]
 8002886:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800288a:	2b00      	cmp	r3, #0
 800288c:	d008      	beq.n	80028a0 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002894:	2b00      	cmp	r3, #0
 8002896:	d003      	beq.n	80028a0 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800289a:	f043 0304 	orr.w	r3, r3, #4
 800289e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80028a0:	6a3b      	ldr	r3, [r7, #32]
 80028a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d043      	beq.n	8002932 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d03e      	beq.n	8002932 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80028ba:	2b60      	cmp	r3, #96	@ 0x60
 80028bc:	d02b      	beq.n	8002916 <HAL_CAN_IRQHandler+0x32a>
 80028be:	2b60      	cmp	r3, #96	@ 0x60
 80028c0:	d82e      	bhi.n	8002920 <HAL_CAN_IRQHandler+0x334>
 80028c2:	2b50      	cmp	r3, #80	@ 0x50
 80028c4:	d022      	beq.n	800290c <HAL_CAN_IRQHandler+0x320>
 80028c6:	2b50      	cmp	r3, #80	@ 0x50
 80028c8:	d82a      	bhi.n	8002920 <HAL_CAN_IRQHandler+0x334>
 80028ca:	2b40      	cmp	r3, #64	@ 0x40
 80028cc:	d019      	beq.n	8002902 <HAL_CAN_IRQHandler+0x316>
 80028ce:	2b40      	cmp	r3, #64	@ 0x40
 80028d0:	d826      	bhi.n	8002920 <HAL_CAN_IRQHandler+0x334>
 80028d2:	2b30      	cmp	r3, #48	@ 0x30
 80028d4:	d010      	beq.n	80028f8 <HAL_CAN_IRQHandler+0x30c>
 80028d6:	2b30      	cmp	r3, #48	@ 0x30
 80028d8:	d822      	bhi.n	8002920 <HAL_CAN_IRQHandler+0x334>
 80028da:	2b10      	cmp	r3, #16
 80028dc:	d002      	beq.n	80028e4 <HAL_CAN_IRQHandler+0x2f8>
 80028de:	2b20      	cmp	r3, #32
 80028e0:	d005      	beq.n	80028ee <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80028e2:	e01d      	b.n	8002920 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80028e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e6:	f043 0308 	orr.w	r3, r3, #8
 80028ea:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80028ec:	e019      	b.n	8002922 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80028ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f0:	f043 0310 	orr.w	r3, r3, #16
 80028f4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80028f6:	e014      	b.n	8002922 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80028f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028fa:	f043 0320 	orr.w	r3, r3, #32
 80028fe:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002900:	e00f      	b.n	8002922 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002904:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002908:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800290a:	e00a      	b.n	8002922 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800290c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800290e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002912:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002914:	e005      	b.n	8002922 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002918:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800291c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800291e:	e000      	b.n	8002922 <HAL_CAN_IRQHandler+0x336>
            break;
 8002920:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	699a      	ldr	r2, [r3, #24]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002930:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2204      	movs	r2, #4
 8002938:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800293a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293c:	2b00      	cmp	r3, #0
 800293e:	d008      	beq.n	8002952 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002946:	431a      	orrs	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	f000 f872 	bl	8002a36 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002952:	bf00      	nop
 8002954:	3728      	adds	r7, #40	@ 0x28
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800295a:	b480      	push	{r7}
 800295c:	b083      	sub	sp, #12
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002962:	bf00      	nop
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr

0800296e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800296e:	b480      	push	{r7}
 8002970:	b083      	sub	sp, #12
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr

08002982 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002982:	b480      	push	{r7}
 8002984:	b083      	sub	sp, #12
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800298a:	bf00      	nop
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002996:	b480      	push	{r7}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800299e:	bf00      	nop
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr

080029aa <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80029aa:	b480      	push	{r7}
 80029ac:	b083      	sub	sp, #12
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr

080029be <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80029be:	b480      	push	{r7}
 80029c0:	b083      	sub	sp, #12
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80029c6:	bf00      	nop
 80029c8:	370c      	adds	r7, #12
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr

080029d2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80029d2:	b480      	push	{r7}
 80029d4:	b083      	sub	sp, #12
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr

080029e6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80029e6:	b480      	push	{r7}
 80029e8:	b083      	sub	sp, #12
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80029ee:	bf00      	nop
 80029f0:	370c      	adds	r7, #12
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr

080029fa <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80029fa:	b480      	push	{r7}
 80029fc:	b083      	sub	sp, #12
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002a02:	bf00      	nop
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr

08002a0e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	b083      	sub	sp, #12
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002a16:	bf00      	nop
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr

08002a22 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002a22:	b480      	push	{r7}
 8002a24:	b083      	sub	sp, #12
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002a2a:	bf00      	nop
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002a36:	b480      	push	{r7}
 8002a38:	b083      	sub	sp, #12
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
	...

08002a4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b085      	sub	sp, #20
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f003 0307 	and.w	r3, r3, #7
 8002a5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8002a90 <__NVIC_SetPriorityGrouping+0x44>)
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a62:	68ba      	ldr	r2, [r7, #8]
 8002a64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a68:	4013      	ands	r3, r2
 8002a6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a7e:	4a04      	ldr	r2, [pc, #16]	@ (8002a90 <__NVIC_SetPriorityGrouping+0x44>)
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	60d3      	str	r3, [r2, #12]
}
 8002a84:	bf00      	nop
 8002a86:	3714      	adds	r7, #20
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	e000ed00 	.word	0xe000ed00

08002a94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a98:	4b04      	ldr	r3, [pc, #16]	@ (8002aac <__NVIC_GetPriorityGrouping+0x18>)
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	0a1b      	lsrs	r3, r3, #8
 8002a9e:	f003 0307 	and.w	r3, r3, #7
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr
 8002aac:	e000ed00 	.word	0xe000ed00

08002ab0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	db0b      	blt.n	8002ada <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ac2:	79fb      	ldrb	r3, [r7, #7]
 8002ac4:	f003 021f 	and.w	r2, r3, #31
 8002ac8:	4907      	ldr	r1, [pc, #28]	@ (8002ae8 <__NVIC_EnableIRQ+0x38>)
 8002aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ace:	095b      	lsrs	r3, r3, #5
 8002ad0:	2001      	movs	r0, #1
 8002ad2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ad6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ada:	bf00      	nop
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	e000e100 	.word	0xe000e100

08002aec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	4603      	mov	r3, r0
 8002af4:	6039      	str	r1, [r7, #0]
 8002af6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	db0a      	blt.n	8002b16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	b2da      	uxtb	r2, r3
 8002b04:	490c      	ldr	r1, [pc, #48]	@ (8002b38 <__NVIC_SetPriority+0x4c>)
 8002b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0a:	0112      	lsls	r2, r2, #4
 8002b0c:	b2d2      	uxtb	r2, r2
 8002b0e:	440b      	add	r3, r1
 8002b10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b14:	e00a      	b.n	8002b2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	b2da      	uxtb	r2, r3
 8002b1a:	4908      	ldr	r1, [pc, #32]	@ (8002b3c <__NVIC_SetPriority+0x50>)
 8002b1c:	79fb      	ldrb	r3, [r7, #7]
 8002b1e:	f003 030f 	and.w	r3, r3, #15
 8002b22:	3b04      	subs	r3, #4
 8002b24:	0112      	lsls	r2, r2, #4
 8002b26:	b2d2      	uxtb	r2, r2
 8002b28:	440b      	add	r3, r1
 8002b2a:	761a      	strb	r2, [r3, #24]
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	e000e100 	.word	0xe000e100
 8002b3c:	e000ed00 	.word	0xe000ed00

08002b40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b089      	sub	sp, #36	@ 0x24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f003 0307 	and.w	r3, r3, #7
 8002b52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	f1c3 0307 	rsb	r3, r3, #7
 8002b5a:	2b04      	cmp	r3, #4
 8002b5c:	bf28      	it	cs
 8002b5e:	2304      	movcs	r3, #4
 8002b60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	3304      	adds	r3, #4
 8002b66:	2b06      	cmp	r3, #6
 8002b68:	d902      	bls.n	8002b70 <NVIC_EncodePriority+0x30>
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	3b03      	subs	r3, #3
 8002b6e:	e000      	b.n	8002b72 <NVIC_EncodePriority+0x32>
 8002b70:	2300      	movs	r3, #0
 8002b72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b74:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7e:	43da      	mvns	r2, r3
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	401a      	ands	r2, r3
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b88:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b92:	43d9      	mvns	r1, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b98:	4313      	orrs	r3, r2
         );
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3724      	adds	r7, #36	@ 0x24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
	...

08002ba8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bb8:	d301      	bcc.n	8002bbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e00f      	b.n	8002bde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8002be8 <SysTick_Config+0x40>)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bc6:	210f      	movs	r1, #15
 8002bc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002bcc:	f7ff ff8e 	bl	8002aec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bd0:	4b05      	ldr	r3, [pc, #20]	@ (8002be8 <SysTick_Config+0x40>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bd6:	4b04      	ldr	r3, [pc, #16]	@ (8002be8 <SysTick_Config+0x40>)
 8002bd8:	2207      	movs	r2, #7
 8002bda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	e000e010 	.word	0xe000e010

08002bec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f7ff ff29 	bl	8002a4c <__NVIC_SetPriorityGrouping>
}
 8002bfa:	bf00      	nop
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c02:	b580      	push	{r7, lr}
 8002c04:	b086      	sub	sp, #24
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	4603      	mov	r3, r0
 8002c0a:	60b9      	str	r1, [r7, #8]
 8002c0c:	607a      	str	r2, [r7, #4]
 8002c0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c10:	2300      	movs	r3, #0
 8002c12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c14:	f7ff ff3e 	bl	8002a94 <__NVIC_GetPriorityGrouping>
 8002c18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	68b9      	ldr	r1, [r7, #8]
 8002c1e:	6978      	ldr	r0, [r7, #20]
 8002c20:	f7ff ff8e 	bl	8002b40 <NVIC_EncodePriority>
 8002c24:	4602      	mov	r2, r0
 8002c26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c2a:	4611      	mov	r1, r2
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff ff5d 	bl	8002aec <__NVIC_SetPriority>
}
 8002c32:	bf00      	nop
 8002c34:	3718      	adds	r7, #24
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	b082      	sub	sp, #8
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	4603      	mov	r3, r0
 8002c42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7ff ff31 	bl	8002ab0 <__NVIC_EnableIRQ>
}
 8002c4e:	bf00      	nop
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c56:	b580      	push	{r7, lr}
 8002c58:	b082      	sub	sp, #8
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f7ff ffa2 	bl	8002ba8 <SysTick_Config>
 8002c64:	4603      	mov	r3, r0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
	...

08002c70 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002c7c:	f7ff f89a 	bl	8001db4 <HAL_GetTick>
 8002c80:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d101      	bne.n	8002c8c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e099      	b.n	8002dc0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2202      	movs	r2, #2
 8002c90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f022 0201 	bic.w	r2, r2, #1
 8002caa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cac:	e00f      	b.n	8002cce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cae:	f7ff f881 	bl	8001db4 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	2b05      	cmp	r3, #5
 8002cba:	d908      	bls.n	8002cce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2220      	movs	r2, #32
 8002cc0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2203      	movs	r2, #3
 8002cc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e078      	b.n	8002dc0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 0301 	and.w	r3, r3, #1
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d1e8      	bne.n	8002cae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ce4:	697a      	ldr	r2, [r7, #20]
 8002ce6:	4b38      	ldr	r3, [pc, #224]	@ (8002dc8 <HAL_DMA_Init+0x158>)
 8002ce8:	4013      	ands	r3, r2
 8002cea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685a      	ldr	r2, [r3, #4]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cfa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	691b      	ldr	r3, [r3, #16]
 8002d00:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6a1b      	ldr	r3, [r3, #32]
 8002d18:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d1a:	697a      	ldr	r2, [r7, #20]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d24:	2b04      	cmp	r3, #4
 8002d26:	d107      	bne.n	8002d38 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d30:	4313      	orrs	r3, r2
 8002d32:	697a      	ldr	r2, [r7, #20]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	697a      	ldr	r2, [r7, #20]
 8002d3e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	f023 0307 	bic.w	r3, r3, #7
 8002d4e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d54:	697a      	ldr	r2, [r7, #20]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d5e:	2b04      	cmp	r3, #4
 8002d60:	d117      	bne.n	8002d92 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d00e      	beq.n	8002d92 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f000 fb01 	bl	800337c <DMA_CheckFifoParam>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d008      	beq.n	8002d92 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2240      	movs	r2, #64	@ 0x40
 8002d84:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2201      	movs	r2, #1
 8002d8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e016      	b.n	8002dc0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	697a      	ldr	r2, [r7, #20]
 8002d98:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f000 fab8 	bl	8003310 <DMA_CalcBaseAndBitshift>
 8002da0:	4603      	mov	r3, r0
 8002da2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002da8:	223f      	movs	r2, #63	@ 0x3f
 8002daa:	409a      	lsls	r2, r3
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2201      	movs	r2, #1
 8002dba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3718      	adds	r7, #24
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	f010803f 	.word	0xf010803f

08002dcc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b086      	sub	sp, #24
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	60b9      	str	r1, [r7, #8]
 8002dd6:	607a      	str	r2, [r7, #4]
 8002dd8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d101      	bne.n	8002df2 <HAL_DMA_Start_IT+0x26>
 8002dee:	2302      	movs	r3, #2
 8002df0:	e040      	b.n	8002e74 <HAL_DMA_Start_IT+0xa8>
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2201      	movs	r2, #1
 8002df6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d12f      	bne.n	8002e66 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2202      	movs	r2, #2
 8002e0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2200      	movs	r2, #0
 8002e12:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	68b9      	ldr	r1, [r7, #8]
 8002e1a:	68f8      	ldr	r0, [r7, #12]
 8002e1c:	f000 fa4a 	bl	80032b4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e24:	223f      	movs	r2, #63	@ 0x3f
 8002e26:	409a      	lsls	r2, r3
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f042 0216 	orr.w	r2, r2, #22
 8002e3a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d007      	beq.n	8002e54 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f042 0208 	orr.w	r2, r2, #8
 8002e52:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f042 0201 	orr.w	r2, r2, #1
 8002e62:	601a      	str	r2, [r3, #0]
 8002e64:	e005      	b.n	8002e72 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002e6e:	2302      	movs	r3, #2
 8002e70:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002e72:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3718      	adds	r7, #24
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b084      	sub	sp, #16
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e88:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e8a:	f7fe ff93 	bl	8001db4 <HAL_GetTick>
 8002e8e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d008      	beq.n	8002eae <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2280      	movs	r2, #128	@ 0x80
 8002ea0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e052      	b.n	8002f54 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f022 0216 	bic.w	r2, r2, #22
 8002ebc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	695a      	ldr	r2, [r3, #20]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ecc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d103      	bne.n	8002ede <HAL_DMA_Abort+0x62>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d007      	beq.n	8002eee <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f022 0208 	bic.w	r2, r2, #8
 8002eec:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f022 0201 	bic.w	r2, r2, #1
 8002efc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002efe:	e013      	b.n	8002f28 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f00:	f7fe ff58 	bl	8001db4 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b05      	cmp	r3, #5
 8002f0c:	d90c      	bls.n	8002f28 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2220      	movs	r2, #32
 8002f12:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2203      	movs	r2, #3
 8002f18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	e015      	b.n	8002f54 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1e4      	bne.n	8002f00 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f3a:	223f      	movs	r2, #63	@ 0x3f
 8002f3c:	409a      	lsls	r2, r3
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2201      	movs	r2, #1
 8002f46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002f52:	2300      	movs	r3, #0
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3710      	adds	r7, #16
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d004      	beq.n	8002f7a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2280      	movs	r2, #128	@ 0x80
 8002f74:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e00c      	b.n	8002f94 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2205      	movs	r2, #5
 8002f7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f022 0201 	bic.w	r2, r2, #1
 8002f90:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f92:	2300      	movs	r3, #0
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr

08002fa0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b086      	sub	sp, #24
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002fac:	4b8e      	ldr	r3, [pc, #568]	@ (80031e8 <HAL_DMA_IRQHandler+0x248>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a8e      	ldr	r2, [pc, #568]	@ (80031ec <HAL_DMA_IRQHandler+0x24c>)
 8002fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb6:	0a9b      	lsrs	r3, r3, #10
 8002fb8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fbe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fca:	2208      	movs	r2, #8
 8002fcc:	409a      	lsls	r2, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d01a      	beq.n	800300c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0304 	and.w	r3, r3, #4
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d013      	beq.n	800300c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f022 0204 	bic.w	r2, r2, #4
 8002ff2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff8:	2208      	movs	r2, #8
 8002ffa:	409a      	lsls	r2, r3
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003004:	f043 0201 	orr.w	r2, r3, #1
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003010:	2201      	movs	r2, #1
 8003012:	409a      	lsls	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	4013      	ands	r3, r2
 8003018:	2b00      	cmp	r3, #0
 800301a:	d012      	beq.n	8003042 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00b      	beq.n	8003042 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800302e:	2201      	movs	r2, #1
 8003030:	409a      	lsls	r2, r3
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800303a:	f043 0202 	orr.w	r2, r3, #2
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003046:	2204      	movs	r2, #4
 8003048:	409a      	lsls	r2, r3
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	4013      	ands	r3, r2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d012      	beq.n	8003078 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0302 	and.w	r3, r3, #2
 800305c:	2b00      	cmp	r3, #0
 800305e:	d00b      	beq.n	8003078 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003064:	2204      	movs	r2, #4
 8003066:	409a      	lsls	r2, r3
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003070:	f043 0204 	orr.w	r2, r3, #4
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800307c:	2210      	movs	r2, #16
 800307e:	409a      	lsls	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	4013      	ands	r3, r2
 8003084:	2b00      	cmp	r3, #0
 8003086:	d043      	beq.n	8003110 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0308 	and.w	r3, r3, #8
 8003092:	2b00      	cmp	r3, #0
 8003094:	d03c      	beq.n	8003110 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800309a:	2210      	movs	r2, #16
 800309c:	409a      	lsls	r2, r3
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d018      	beq.n	80030e2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d108      	bne.n	80030d0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d024      	beq.n	8003110 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	4798      	blx	r3
 80030ce:	e01f      	b.n	8003110 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d01b      	beq.n	8003110 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	4798      	blx	r3
 80030e0:	e016      	b.n	8003110 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d107      	bne.n	8003100 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f022 0208 	bic.w	r2, r2, #8
 80030fe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003104:	2b00      	cmp	r3, #0
 8003106:	d003      	beq.n	8003110 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003114:	2220      	movs	r2, #32
 8003116:	409a      	lsls	r2, r3
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	4013      	ands	r3, r2
 800311c:	2b00      	cmp	r3, #0
 800311e:	f000 808f 	beq.w	8003240 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0310 	and.w	r3, r3, #16
 800312c:	2b00      	cmp	r3, #0
 800312e:	f000 8087 	beq.w	8003240 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003136:	2220      	movs	r2, #32
 8003138:	409a      	lsls	r2, r3
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b05      	cmp	r3, #5
 8003148:	d136      	bne.n	80031b8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f022 0216 	bic.w	r2, r2, #22
 8003158:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	695a      	ldr	r2, [r3, #20]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003168:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316e:	2b00      	cmp	r3, #0
 8003170:	d103      	bne.n	800317a <HAL_DMA_IRQHandler+0x1da>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003176:	2b00      	cmp	r3, #0
 8003178:	d007      	beq.n	800318a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f022 0208 	bic.w	r2, r2, #8
 8003188:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800318e:	223f      	movs	r2, #63	@ 0x3f
 8003190:	409a      	lsls	r2, r3
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2201      	movs	r2, #1
 800319a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d07e      	beq.n	80032ac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	4798      	blx	r3
        }
        return;
 80031b6:	e079      	b.n	80032ac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d01d      	beq.n	8003202 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d10d      	bne.n	80031f0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d031      	beq.n	8003240 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	4798      	blx	r3
 80031e4:	e02c      	b.n	8003240 <HAL_DMA_IRQHandler+0x2a0>
 80031e6:	bf00      	nop
 80031e8:	20000000 	.word	0x20000000
 80031ec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d023      	beq.n	8003240 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	4798      	blx	r3
 8003200:	e01e      	b.n	8003240 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800320c:	2b00      	cmp	r3, #0
 800320e:	d10f      	bne.n	8003230 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f022 0210 	bic.w	r2, r2, #16
 800321e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003234:	2b00      	cmp	r3, #0
 8003236:	d003      	beq.n	8003240 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003244:	2b00      	cmp	r3, #0
 8003246:	d032      	beq.n	80032ae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800324c:	f003 0301 	and.w	r3, r3, #1
 8003250:	2b00      	cmp	r3, #0
 8003252:	d022      	beq.n	800329a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2205      	movs	r2, #5
 8003258:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f022 0201 	bic.w	r2, r2, #1
 800326a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	3301      	adds	r3, #1
 8003270:	60bb      	str	r3, [r7, #8]
 8003272:	697a      	ldr	r2, [r7, #20]
 8003274:	429a      	cmp	r2, r3
 8003276:	d307      	bcc.n	8003288 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1f2      	bne.n	800326c <HAL_DMA_IRQHandler+0x2cc>
 8003286:	e000      	b.n	800328a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003288:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2201      	movs	r2, #1
 800328e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d005      	beq.n	80032ae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	4798      	blx	r3
 80032aa:	e000      	b.n	80032ae <HAL_DMA_IRQHandler+0x30e>
        return;
 80032ac:	bf00      	nop
    }
  }
}
 80032ae:	3718      	adds	r7, #24
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b085      	sub	sp, #20
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	607a      	str	r2, [r7, #4]
 80032c0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80032d0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	683a      	ldr	r2, [r7, #0]
 80032d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	2b40      	cmp	r3, #64	@ 0x40
 80032e0:	d108      	bne.n	80032f4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68ba      	ldr	r2, [r7, #8]
 80032f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80032f2:	e007      	b.n	8003304 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68ba      	ldr	r2, [r7, #8]
 80032fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	60da      	str	r2, [r3, #12]
}
 8003304:	bf00      	nop
 8003306:	3714      	adds	r7, #20
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	b2db      	uxtb	r3, r3
 800331e:	3b10      	subs	r3, #16
 8003320:	4a14      	ldr	r2, [pc, #80]	@ (8003374 <DMA_CalcBaseAndBitshift+0x64>)
 8003322:	fba2 2303 	umull	r2, r3, r2, r3
 8003326:	091b      	lsrs	r3, r3, #4
 8003328:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800332a:	4a13      	ldr	r2, [pc, #76]	@ (8003378 <DMA_CalcBaseAndBitshift+0x68>)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	4413      	add	r3, r2
 8003330:	781b      	ldrb	r3, [r3, #0]
 8003332:	461a      	mov	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2b03      	cmp	r3, #3
 800333c:	d909      	bls.n	8003352 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003346:	f023 0303 	bic.w	r3, r3, #3
 800334a:	1d1a      	adds	r2, r3, #4
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003350:	e007      	b.n	8003362 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800335a:	f023 0303 	bic.w	r3, r3, #3
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003366:	4618      	mov	r0, r3
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	aaaaaaab 	.word	0xaaaaaaab
 8003378:	080094a0 	.word	0x080094a0

0800337c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800337c:	b480      	push	{r7}
 800337e:	b085      	sub	sp, #20
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003384:	2300      	movs	r3, #0
 8003386:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800338c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	699b      	ldr	r3, [r3, #24]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d11f      	bne.n	80033d6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	2b03      	cmp	r3, #3
 800339a:	d856      	bhi.n	800344a <DMA_CheckFifoParam+0xce>
 800339c:	a201      	add	r2, pc, #4	@ (adr r2, 80033a4 <DMA_CheckFifoParam+0x28>)
 800339e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033a2:	bf00      	nop
 80033a4:	080033b5 	.word	0x080033b5
 80033a8:	080033c7 	.word	0x080033c7
 80033ac:	080033b5 	.word	0x080033b5
 80033b0:	0800344b 	.word	0x0800344b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d046      	beq.n	800344e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033c4:	e043      	b.n	800344e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ca:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80033ce:	d140      	bne.n	8003452 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033d4:	e03d      	b.n	8003452 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	699b      	ldr	r3, [r3, #24]
 80033da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033de:	d121      	bne.n	8003424 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	2b03      	cmp	r3, #3
 80033e4:	d837      	bhi.n	8003456 <DMA_CheckFifoParam+0xda>
 80033e6:	a201      	add	r2, pc, #4	@ (adr r2, 80033ec <DMA_CheckFifoParam+0x70>)
 80033e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ec:	080033fd 	.word	0x080033fd
 80033f0:	08003403 	.word	0x08003403
 80033f4:	080033fd 	.word	0x080033fd
 80033f8:	08003415 	.word	0x08003415
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003400:	e030      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003406:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d025      	beq.n	800345a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003412:	e022      	b.n	800345a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003418:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800341c:	d11f      	bne.n	800345e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003422:	e01c      	b.n	800345e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	2b02      	cmp	r3, #2
 8003428:	d903      	bls.n	8003432 <DMA_CheckFifoParam+0xb6>
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	2b03      	cmp	r3, #3
 800342e:	d003      	beq.n	8003438 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003430:	e018      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	73fb      	strb	r3, [r7, #15]
      break;
 8003436:	e015      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800343c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003440:	2b00      	cmp	r3, #0
 8003442:	d00e      	beq.n	8003462 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	73fb      	strb	r3, [r7, #15]
      break;
 8003448:	e00b      	b.n	8003462 <DMA_CheckFifoParam+0xe6>
      break;
 800344a:	bf00      	nop
 800344c:	e00a      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;
 800344e:	bf00      	nop
 8003450:	e008      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;
 8003452:	bf00      	nop
 8003454:	e006      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;
 8003456:	bf00      	nop
 8003458:	e004      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;
 800345a:	bf00      	nop
 800345c:	e002      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;   
 800345e:	bf00      	nop
 8003460:	e000      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;
 8003462:	bf00      	nop
    }
  } 
  
  return status; 
 8003464:	7bfb      	ldrb	r3, [r7, #15]
}
 8003466:	4618      	mov	r0, r3
 8003468:	3714      	adds	r7, #20
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop

08003474 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003474:	b480      	push	{r7}
 8003476:	b089      	sub	sp, #36	@ 0x24
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800347e:	2300      	movs	r3, #0
 8003480:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003482:	2300      	movs	r3, #0
 8003484:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003486:	2300      	movs	r3, #0
 8003488:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800348a:	2300      	movs	r3, #0
 800348c:	61fb      	str	r3, [r7, #28]
 800348e:	e165      	b.n	800375c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003490:	2201      	movs	r2, #1
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	4013      	ands	r3, r2
 80034a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	f040 8154 	bne.w	8003756 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f003 0303 	and.w	r3, r3, #3
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d005      	beq.n	80034c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d130      	bne.n	8003528 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	005b      	lsls	r3, r3, #1
 80034d0:	2203      	movs	r2, #3
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	43db      	mvns	r3, r3
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	4013      	ands	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	68da      	ldr	r2, [r3, #12]
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034fc:	2201      	movs	r2, #1
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	43db      	mvns	r3, r3
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	4013      	ands	r3, r2
 800350a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	091b      	lsrs	r3, r3, #4
 8003512:	f003 0201 	and.w	r2, r3, #1
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	4313      	orrs	r3, r2
 8003520:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f003 0303 	and.w	r3, r3, #3
 8003530:	2b03      	cmp	r3, #3
 8003532:	d017      	beq.n	8003564 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	2203      	movs	r2, #3
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	43db      	mvns	r3, r3
 8003546:	69ba      	ldr	r2, [r7, #24]
 8003548:	4013      	ands	r3, r2
 800354a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	689a      	ldr	r2, [r3, #8]
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	69ba      	ldr	r2, [r7, #24]
 800355a:	4313      	orrs	r3, r2
 800355c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f003 0303 	and.w	r3, r3, #3
 800356c:	2b02      	cmp	r3, #2
 800356e:	d123      	bne.n	80035b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	08da      	lsrs	r2, r3, #3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3208      	adds	r2, #8
 8003578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800357c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	f003 0307 	and.w	r3, r3, #7
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	220f      	movs	r2, #15
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	43db      	mvns	r3, r3
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	4013      	ands	r3, r2
 8003592:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	691a      	ldr	r2, [r3, #16]
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	fa02 f303 	lsl.w	r3, r2, r3
 80035a4:	69ba      	ldr	r2, [r7, #24]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	08da      	lsrs	r2, r3, #3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	3208      	adds	r2, #8
 80035b2:	69b9      	ldr	r1, [r7, #24]
 80035b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	005b      	lsls	r3, r3, #1
 80035c2:	2203      	movs	r2, #3
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	43db      	mvns	r3, r3
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	4013      	ands	r3, r2
 80035ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f003 0203 	and.w	r2, r3, #3
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f000 80ae 	beq.w	8003756 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035fa:	2300      	movs	r3, #0
 80035fc:	60fb      	str	r3, [r7, #12]
 80035fe:	4b5d      	ldr	r3, [pc, #372]	@ (8003774 <HAL_GPIO_Init+0x300>)
 8003600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003602:	4a5c      	ldr	r2, [pc, #368]	@ (8003774 <HAL_GPIO_Init+0x300>)
 8003604:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003608:	6453      	str	r3, [r2, #68]	@ 0x44
 800360a:	4b5a      	ldr	r3, [pc, #360]	@ (8003774 <HAL_GPIO_Init+0x300>)
 800360c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800360e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003612:	60fb      	str	r3, [r7, #12]
 8003614:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003616:	4a58      	ldr	r2, [pc, #352]	@ (8003778 <HAL_GPIO_Init+0x304>)
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	089b      	lsrs	r3, r3, #2
 800361c:	3302      	adds	r3, #2
 800361e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003622:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	f003 0303 	and.w	r3, r3, #3
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	220f      	movs	r2, #15
 800362e:	fa02 f303 	lsl.w	r3, r2, r3
 8003632:	43db      	mvns	r3, r3
 8003634:	69ba      	ldr	r2, [r7, #24]
 8003636:	4013      	ands	r3, r2
 8003638:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a4f      	ldr	r2, [pc, #316]	@ (800377c <HAL_GPIO_Init+0x308>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d025      	beq.n	800368e <HAL_GPIO_Init+0x21a>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a4e      	ldr	r2, [pc, #312]	@ (8003780 <HAL_GPIO_Init+0x30c>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d01f      	beq.n	800368a <HAL_GPIO_Init+0x216>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a4d      	ldr	r2, [pc, #308]	@ (8003784 <HAL_GPIO_Init+0x310>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d019      	beq.n	8003686 <HAL_GPIO_Init+0x212>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a4c      	ldr	r2, [pc, #304]	@ (8003788 <HAL_GPIO_Init+0x314>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d013      	beq.n	8003682 <HAL_GPIO_Init+0x20e>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a4b      	ldr	r2, [pc, #300]	@ (800378c <HAL_GPIO_Init+0x318>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d00d      	beq.n	800367e <HAL_GPIO_Init+0x20a>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a4a      	ldr	r2, [pc, #296]	@ (8003790 <HAL_GPIO_Init+0x31c>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d007      	beq.n	800367a <HAL_GPIO_Init+0x206>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a49      	ldr	r2, [pc, #292]	@ (8003794 <HAL_GPIO_Init+0x320>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d101      	bne.n	8003676 <HAL_GPIO_Init+0x202>
 8003672:	2306      	movs	r3, #6
 8003674:	e00c      	b.n	8003690 <HAL_GPIO_Init+0x21c>
 8003676:	2307      	movs	r3, #7
 8003678:	e00a      	b.n	8003690 <HAL_GPIO_Init+0x21c>
 800367a:	2305      	movs	r3, #5
 800367c:	e008      	b.n	8003690 <HAL_GPIO_Init+0x21c>
 800367e:	2304      	movs	r3, #4
 8003680:	e006      	b.n	8003690 <HAL_GPIO_Init+0x21c>
 8003682:	2303      	movs	r3, #3
 8003684:	e004      	b.n	8003690 <HAL_GPIO_Init+0x21c>
 8003686:	2302      	movs	r3, #2
 8003688:	e002      	b.n	8003690 <HAL_GPIO_Init+0x21c>
 800368a:	2301      	movs	r3, #1
 800368c:	e000      	b.n	8003690 <HAL_GPIO_Init+0x21c>
 800368e:	2300      	movs	r3, #0
 8003690:	69fa      	ldr	r2, [r7, #28]
 8003692:	f002 0203 	and.w	r2, r2, #3
 8003696:	0092      	lsls	r2, r2, #2
 8003698:	4093      	lsls	r3, r2
 800369a:	69ba      	ldr	r2, [r7, #24]
 800369c:	4313      	orrs	r3, r2
 800369e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036a0:	4935      	ldr	r1, [pc, #212]	@ (8003778 <HAL_GPIO_Init+0x304>)
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	089b      	lsrs	r3, r3, #2
 80036a6:	3302      	adds	r3, #2
 80036a8:	69ba      	ldr	r2, [r7, #24]
 80036aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036ae:	4b3a      	ldr	r3, [pc, #232]	@ (8003798 <HAL_GPIO_Init+0x324>)
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	43db      	mvns	r3, r3
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	4013      	ands	r3, r2
 80036bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d003      	beq.n	80036d2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036d2:	4a31      	ldr	r2, [pc, #196]	@ (8003798 <HAL_GPIO_Init+0x324>)
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036d8:	4b2f      	ldr	r3, [pc, #188]	@ (8003798 <HAL_GPIO_Init+0x324>)
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	43db      	mvns	r3, r3
 80036e2:	69ba      	ldr	r2, [r7, #24]
 80036e4:	4013      	ands	r3, r2
 80036e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d003      	beq.n	80036fc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80036f4:	69ba      	ldr	r2, [r7, #24]
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036fc:	4a26      	ldr	r2, [pc, #152]	@ (8003798 <HAL_GPIO_Init+0x324>)
 80036fe:	69bb      	ldr	r3, [r7, #24]
 8003700:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003702:	4b25      	ldr	r3, [pc, #148]	@ (8003798 <HAL_GPIO_Init+0x324>)
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	43db      	mvns	r3, r3
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	4013      	ands	r3, r2
 8003710:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d003      	beq.n	8003726 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	4313      	orrs	r3, r2
 8003724:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003726:	4a1c      	ldr	r2, [pc, #112]	@ (8003798 <HAL_GPIO_Init+0x324>)
 8003728:	69bb      	ldr	r3, [r7, #24]
 800372a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800372c:	4b1a      	ldr	r3, [pc, #104]	@ (8003798 <HAL_GPIO_Init+0x324>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	43db      	mvns	r3, r3
 8003736:	69ba      	ldr	r2, [r7, #24]
 8003738:	4013      	ands	r3, r2
 800373a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d003      	beq.n	8003750 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	4313      	orrs	r3, r2
 800374e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003750:	4a11      	ldr	r2, [pc, #68]	@ (8003798 <HAL_GPIO_Init+0x324>)
 8003752:	69bb      	ldr	r3, [r7, #24]
 8003754:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	3301      	adds	r3, #1
 800375a:	61fb      	str	r3, [r7, #28]
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	2b0f      	cmp	r3, #15
 8003760:	f67f ae96 	bls.w	8003490 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003764:	bf00      	nop
 8003766:	bf00      	nop
 8003768:	3724      	adds	r7, #36	@ 0x24
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	40023800 	.word	0x40023800
 8003778:	40013800 	.word	0x40013800
 800377c:	40020000 	.word	0x40020000
 8003780:	40020400 	.word	0x40020400
 8003784:	40020800 	.word	0x40020800
 8003788:	40020c00 	.word	0x40020c00
 800378c:	40021000 	.word	0x40021000
 8003790:	40021400 	.word	0x40021400
 8003794:	40021800 	.word	0x40021800
 8003798:	40013c00 	.word	0x40013c00

0800379c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	460b      	mov	r3, r1
 80037a6:	807b      	strh	r3, [r7, #2]
 80037a8:	4613      	mov	r3, r2
 80037aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037ac:	787b      	ldrb	r3, [r7, #1]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d003      	beq.n	80037ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037b2:	887a      	ldrh	r2, [r7, #2]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037b8:	e003      	b.n	80037c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037ba:	887b      	ldrh	r3, [r7, #2]
 80037bc:	041a      	lsls	r2, r3, #16
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	619a      	str	r2, [r3, #24]
}
 80037c2:	bf00      	nop
 80037c4:	370c      	adds	r7, #12
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr

080037ce <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037ce:	b480      	push	{r7}
 80037d0:	b085      	sub	sp, #20
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
 80037d6:	460b      	mov	r3, r1
 80037d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	695b      	ldr	r3, [r3, #20]
 80037de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80037e0:	887a      	ldrh	r2, [r7, #2]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	4013      	ands	r3, r2
 80037e6:	041a      	lsls	r2, r3, #16
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	43d9      	mvns	r1, r3
 80037ec:	887b      	ldrh	r3, [r7, #2]
 80037ee:	400b      	ands	r3, r1
 80037f0:	431a      	orrs	r2, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	619a      	str	r2, [r3, #24]
}
 80037f6:	bf00      	nop
 80037f8:	3714      	adds	r7, #20
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
	...

08003804 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
 800380c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d101      	bne.n	8003818 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e0cc      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003818:	4b68      	ldr	r3, [pc, #416]	@ (80039bc <HAL_RCC_ClockConfig+0x1b8>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 030f 	and.w	r3, r3, #15
 8003820:	683a      	ldr	r2, [r7, #0]
 8003822:	429a      	cmp	r2, r3
 8003824:	d90c      	bls.n	8003840 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003826:	4b65      	ldr	r3, [pc, #404]	@ (80039bc <HAL_RCC_ClockConfig+0x1b8>)
 8003828:	683a      	ldr	r2, [r7, #0]
 800382a:	b2d2      	uxtb	r2, r2
 800382c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800382e:	4b63      	ldr	r3, [pc, #396]	@ (80039bc <HAL_RCC_ClockConfig+0x1b8>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 030f 	and.w	r3, r3, #15
 8003836:	683a      	ldr	r2, [r7, #0]
 8003838:	429a      	cmp	r2, r3
 800383a:	d001      	beq.n	8003840 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e0b8      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0302 	and.w	r3, r3, #2
 8003848:	2b00      	cmp	r3, #0
 800384a:	d020      	beq.n	800388e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0304 	and.w	r3, r3, #4
 8003854:	2b00      	cmp	r3, #0
 8003856:	d005      	beq.n	8003864 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003858:	4b59      	ldr	r3, [pc, #356]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	4a58      	ldr	r2, [pc, #352]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 800385e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003862:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0308 	and.w	r3, r3, #8
 800386c:	2b00      	cmp	r3, #0
 800386e:	d005      	beq.n	800387c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003870:	4b53      	ldr	r3, [pc, #332]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	4a52      	ldr	r2, [pc, #328]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003876:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800387a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800387c:	4b50      	ldr	r3, [pc, #320]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	494d      	ldr	r1, [pc, #308]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 800388a:	4313      	orrs	r3, r2
 800388c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	2b00      	cmp	r3, #0
 8003898:	d044      	beq.n	8003924 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d107      	bne.n	80038b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038a2:	4b47      	ldr	r3, [pc, #284]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d119      	bne.n	80038e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e07f      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	d003      	beq.n	80038c2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038be:	2b03      	cmp	r3, #3
 80038c0:	d107      	bne.n	80038d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038c2:	4b3f      	ldr	r3, [pc, #252]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d109      	bne.n	80038e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e06f      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038d2:	4b3b      	ldr	r3, [pc, #236]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d101      	bne.n	80038e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e067      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038e2:	4b37      	ldr	r3, [pc, #220]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f023 0203 	bic.w	r2, r3, #3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	4934      	ldr	r1, [pc, #208]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 80038f0:	4313      	orrs	r3, r2
 80038f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038f4:	f7fe fa5e 	bl	8001db4 <HAL_GetTick>
 80038f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038fa:	e00a      	b.n	8003912 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038fc:	f7fe fa5a 	bl	8001db4 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	f241 3288 	movw	r2, #5000	@ 0x1388
 800390a:	4293      	cmp	r3, r2
 800390c:	d901      	bls.n	8003912 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e04f      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003912:	4b2b      	ldr	r3, [pc, #172]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f003 020c 	and.w	r2, r3, #12
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	429a      	cmp	r2, r3
 8003922:	d1eb      	bne.n	80038fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003924:	4b25      	ldr	r3, [pc, #148]	@ (80039bc <HAL_RCC_ClockConfig+0x1b8>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 030f 	and.w	r3, r3, #15
 800392c:	683a      	ldr	r2, [r7, #0]
 800392e:	429a      	cmp	r2, r3
 8003930:	d20c      	bcs.n	800394c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003932:	4b22      	ldr	r3, [pc, #136]	@ (80039bc <HAL_RCC_ClockConfig+0x1b8>)
 8003934:	683a      	ldr	r2, [r7, #0]
 8003936:	b2d2      	uxtb	r2, r2
 8003938:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800393a:	4b20      	ldr	r3, [pc, #128]	@ (80039bc <HAL_RCC_ClockConfig+0x1b8>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 030f 	and.w	r3, r3, #15
 8003942:	683a      	ldr	r2, [r7, #0]
 8003944:	429a      	cmp	r2, r3
 8003946:	d001      	beq.n	800394c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e032      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0304 	and.w	r3, r3, #4
 8003954:	2b00      	cmp	r3, #0
 8003956:	d008      	beq.n	800396a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003958:	4b19      	ldr	r3, [pc, #100]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	4916      	ldr	r1, [pc, #88]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003966:	4313      	orrs	r3, r2
 8003968:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0308 	and.w	r3, r3, #8
 8003972:	2b00      	cmp	r3, #0
 8003974:	d009      	beq.n	800398a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003976:	4b12      	ldr	r3, [pc, #72]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	00db      	lsls	r3, r3, #3
 8003984:	490e      	ldr	r1, [pc, #56]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003986:	4313      	orrs	r3, r2
 8003988:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800398a:	f000 f855 	bl	8003a38 <HAL_RCC_GetSysClockFreq>
 800398e:	4602      	mov	r2, r0
 8003990:	4b0b      	ldr	r3, [pc, #44]	@ (80039c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	091b      	lsrs	r3, r3, #4
 8003996:	f003 030f 	and.w	r3, r3, #15
 800399a:	490a      	ldr	r1, [pc, #40]	@ (80039c4 <HAL_RCC_ClockConfig+0x1c0>)
 800399c:	5ccb      	ldrb	r3, [r1, r3]
 800399e:	fa22 f303 	lsr.w	r3, r2, r3
 80039a2:	4a09      	ldr	r2, [pc, #36]	@ (80039c8 <HAL_RCC_ClockConfig+0x1c4>)
 80039a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80039a6:	4b09      	ldr	r3, [pc, #36]	@ (80039cc <HAL_RCC_ClockConfig+0x1c8>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7fe f9be 	bl	8001d2c <HAL_InitTick>

  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3710      	adds	r7, #16
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	40023c00 	.word	0x40023c00
 80039c0:	40023800 	.word	0x40023800
 80039c4:	08009488 	.word	0x08009488
 80039c8:	20000000 	.word	0x20000000
 80039cc:	20000004 	.word	0x20000004

080039d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039d0:	b480      	push	{r7}
 80039d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039d4:	4b03      	ldr	r3, [pc, #12]	@ (80039e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80039d6:	681b      	ldr	r3, [r3, #0]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	20000000 	.word	0x20000000

080039e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039ec:	f7ff fff0 	bl	80039d0 <HAL_RCC_GetHCLKFreq>
 80039f0:	4602      	mov	r2, r0
 80039f2:	4b05      	ldr	r3, [pc, #20]	@ (8003a08 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	0a9b      	lsrs	r3, r3, #10
 80039f8:	f003 0307 	and.w	r3, r3, #7
 80039fc:	4903      	ldr	r1, [pc, #12]	@ (8003a0c <HAL_RCC_GetPCLK1Freq+0x24>)
 80039fe:	5ccb      	ldrb	r3, [r1, r3]
 8003a00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	40023800 	.word	0x40023800
 8003a0c:	08009498 	.word	0x08009498

08003a10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a14:	f7ff ffdc 	bl	80039d0 <HAL_RCC_GetHCLKFreq>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	4b05      	ldr	r3, [pc, #20]	@ (8003a30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	0b5b      	lsrs	r3, r3, #13
 8003a20:	f003 0307 	and.w	r3, r3, #7
 8003a24:	4903      	ldr	r1, [pc, #12]	@ (8003a34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a26:	5ccb      	ldrb	r3, [r1, r3]
 8003a28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	40023800 	.word	0x40023800
 8003a34:	08009498 	.word	0x08009498

08003a38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a3c:	b0ae      	sub	sp, #184	@ 0xb8
 8003a3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003a40:	2300      	movs	r3, #0
 8003a42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003a46:	2300      	movs	r3, #0
 8003a48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003a52:	2300      	movs	r3, #0
 8003a54:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a5e:	4bcb      	ldr	r3, [pc, #812]	@ (8003d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f003 030c 	and.w	r3, r3, #12
 8003a66:	2b0c      	cmp	r3, #12
 8003a68:	f200 8206 	bhi.w	8003e78 <HAL_RCC_GetSysClockFreq+0x440>
 8003a6c:	a201      	add	r2, pc, #4	@ (adr r2, 8003a74 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a72:	bf00      	nop
 8003a74:	08003aa9 	.word	0x08003aa9
 8003a78:	08003e79 	.word	0x08003e79
 8003a7c:	08003e79 	.word	0x08003e79
 8003a80:	08003e79 	.word	0x08003e79
 8003a84:	08003ab1 	.word	0x08003ab1
 8003a88:	08003e79 	.word	0x08003e79
 8003a8c:	08003e79 	.word	0x08003e79
 8003a90:	08003e79 	.word	0x08003e79
 8003a94:	08003ab9 	.word	0x08003ab9
 8003a98:	08003e79 	.word	0x08003e79
 8003a9c:	08003e79 	.word	0x08003e79
 8003aa0:	08003e79 	.word	0x08003e79
 8003aa4:	08003ca9 	.word	0x08003ca9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003aa8:	4bb9      	ldr	r3, [pc, #740]	@ (8003d90 <HAL_RCC_GetSysClockFreq+0x358>)
 8003aaa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003aae:	e1e7      	b.n	8003e80 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ab0:	4bb8      	ldr	r3, [pc, #736]	@ (8003d94 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003ab2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003ab6:	e1e3      	b.n	8003e80 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ab8:	4bb4      	ldr	r3, [pc, #720]	@ (8003d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ac0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ac4:	4bb1      	ldr	r3, [pc, #708]	@ (8003d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d071      	beq.n	8003bb4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ad0:	4bae      	ldr	r3, [pc, #696]	@ (8003d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	099b      	lsrs	r3, r3, #6
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003adc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003ae0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003ae4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ae8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003aec:	2300      	movs	r3, #0
 8003aee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003af2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003af6:	4622      	mov	r2, r4
 8003af8:	462b      	mov	r3, r5
 8003afa:	f04f 0000 	mov.w	r0, #0
 8003afe:	f04f 0100 	mov.w	r1, #0
 8003b02:	0159      	lsls	r1, r3, #5
 8003b04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b08:	0150      	lsls	r0, r2, #5
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	4621      	mov	r1, r4
 8003b10:	1a51      	subs	r1, r2, r1
 8003b12:	6439      	str	r1, [r7, #64]	@ 0x40
 8003b14:	4629      	mov	r1, r5
 8003b16:	eb63 0301 	sbc.w	r3, r3, r1
 8003b1a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b1c:	f04f 0200 	mov.w	r2, #0
 8003b20:	f04f 0300 	mov.w	r3, #0
 8003b24:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003b28:	4649      	mov	r1, r9
 8003b2a:	018b      	lsls	r3, r1, #6
 8003b2c:	4641      	mov	r1, r8
 8003b2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b32:	4641      	mov	r1, r8
 8003b34:	018a      	lsls	r2, r1, #6
 8003b36:	4641      	mov	r1, r8
 8003b38:	1a51      	subs	r1, r2, r1
 8003b3a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003b3c:	4649      	mov	r1, r9
 8003b3e:	eb63 0301 	sbc.w	r3, r3, r1
 8003b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b44:	f04f 0200 	mov.w	r2, #0
 8003b48:	f04f 0300 	mov.w	r3, #0
 8003b4c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003b50:	4649      	mov	r1, r9
 8003b52:	00cb      	lsls	r3, r1, #3
 8003b54:	4641      	mov	r1, r8
 8003b56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b5a:	4641      	mov	r1, r8
 8003b5c:	00ca      	lsls	r2, r1, #3
 8003b5e:	4610      	mov	r0, r2
 8003b60:	4619      	mov	r1, r3
 8003b62:	4603      	mov	r3, r0
 8003b64:	4622      	mov	r2, r4
 8003b66:	189b      	adds	r3, r3, r2
 8003b68:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b6a:	462b      	mov	r3, r5
 8003b6c:	460a      	mov	r2, r1
 8003b6e:	eb42 0303 	adc.w	r3, r2, r3
 8003b72:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b74:	f04f 0200 	mov.w	r2, #0
 8003b78:	f04f 0300 	mov.w	r3, #0
 8003b7c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003b80:	4629      	mov	r1, r5
 8003b82:	024b      	lsls	r3, r1, #9
 8003b84:	4621      	mov	r1, r4
 8003b86:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b8a:	4621      	mov	r1, r4
 8003b8c:	024a      	lsls	r2, r1, #9
 8003b8e:	4610      	mov	r0, r2
 8003b90:	4619      	mov	r1, r3
 8003b92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b96:	2200      	movs	r2, #0
 8003b98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b9c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003ba0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003ba4:	f7fd f868 	bl	8000c78 <__aeabi_uldivmod>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	460b      	mov	r3, r1
 8003bac:	4613      	mov	r3, r2
 8003bae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003bb2:	e067      	b.n	8003c84 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bb4:	4b75      	ldr	r3, [pc, #468]	@ (8003d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	099b      	lsrs	r3, r3, #6
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003bc0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003bc4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003bc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bcc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003bce:	2300      	movs	r3, #0
 8003bd0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003bd2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003bd6:	4622      	mov	r2, r4
 8003bd8:	462b      	mov	r3, r5
 8003bda:	f04f 0000 	mov.w	r0, #0
 8003bde:	f04f 0100 	mov.w	r1, #0
 8003be2:	0159      	lsls	r1, r3, #5
 8003be4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003be8:	0150      	lsls	r0, r2, #5
 8003bea:	4602      	mov	r2, r0
 8003bec:	460b      	mov	r3, r1
 8003bee:	4621      	mov	r1, r4
 8003bf0:	1a51      	subs	r1, r2, r1
 8003bf2:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003bf4:	4629      	mov	r1, r5
 8003bf6:	eb63 0301 	sbc.w	r3, r3, r1
 8003bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bfc:	f04f 0200 	mov.w	r2, #0
 8003c00:	f04f 0300 	mov.w	r3, #0
 8003c04:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003c08:	4649      	mov	r1, r9
 8003c0a:	018b      	lsls	r3, r1, #6
 8003c0c:	4641      	mov	r1, r8
 8003c0e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c12:	4641      	mov	r1, r8
 8003c14:	018a      	lsls	r2, r1, #6
 8003c16:	4641      	mov	r1, r8
 8003c18:	ebb2 0a01 	subs.w	sl, r2, r1
 8003c1c:	4649      	mov	r1, r9
 8003c1e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003c22:	f04f 0200 	mov.w	r2, #0
 8003c26:	f04f 0300 	mov.w	r3, #0
 8003c2a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003c2e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003c32:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c36:	4692      	mov	sl, r2
 8003c38:	469b      	mov	fp, r3
 8003c3a:	4623      	mov	r3, r4
 8003c3c:	eb1a 0303 	adds.w	r3, sl, r3
 8003c40:	623b      	str	r3, [r7, #32]
 8003c42:	462b      	mov	r3, r5
 8003c44:	eb4b 0303 	adc.w	r3, fp, r3
 8003c48:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c4a:	f04f 0200 	mov.w	r2, #0
 8003c4e:	f04f 0300 	mov.w	r3, #0
 8003c52:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003c56:	4629      	mov	r1, r5
 8003c58:	028b      	lsls	r3, r1, #10
 8003c5a:	4621      	mov	r1, r4
 8003c5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c60:	4621      	mov	r1, r4
 8003c62:	028a      	lsls	r2, r1, #10
 8003c64:	4610      	mov	r0, r2
 8003c66:	4619      	mov	r1, r3
 8003c68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c70:	677a      	str	r2, [r7, #116]	@ 0x74
 8003c72:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003c76:	f7fc ffff 	bl	8000c78 <__aeabi_uldivmod>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	4613      	mov	r3, r2
 8003c80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003c84:	4b41      	ldr	r3, [pc, #260]	@ (8003d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	0c1b      	lsrs	r3, r3, #16
 8003c8a:	f003 0303 	and.w	r3, r3, #3
 8003c8e:	3301      	adds	r3, #1
 8003c90:	005b      	lsls	r3, r3, #1
 8003c92:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003c96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003c9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003ca6:	e0eb      	b.n	8003e80 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ca8:	4b38      	ldr	r3, [pc, #224]	@ (8003d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003cb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cb4:	4b35      	ldr	r3, [pc, #212]	@ (8003d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d06b      	beq.n	8003d98 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cc0:	4b32      	ldr	r3, [pc, #200]	@ (8003d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	099b      	lsrs	r3, r3, #6
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003cca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003ccc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003cce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cd2:	663b      	str	r3, [r7, #96]	@ 0x60
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	667b      	str	r3, [r7, #100]	@ 0x64
 8003cd8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003cdc:	4622      	mov	r2, r4
 8003cde:	462b      	mov	r3, r5
 8003ce0:	f04f 0000 	mov.w	r0, #0
 8003ce4:	f04f 0100 	mov.w	r1, #0
 8003ce8:	0159      	lsls	r1, r3, #5
 8003cea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cee:	0150      	lsls	r0, r2, #5
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	460b      	mov	r3, r1
 8003cf4:	4621      	mov	r1, r4
 8003cf6:	1a51      	subs	r1, r2, r1
 8003cf8:	61b9      	str	r1, [r7, #24]
 8003cfa:	4629      	mov	r1, r5
 8003cfc:	eb63 0301 	sbc.w	r3, r3, r1
 8003d00:	61fb      	str	r3, [r7, #28]
 8003d02:	f04f 0200 	mov.w	r2, #0
 8003d06:	f04f 0300 	mov.w	r3, #0
 8003d0a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003d0e:	4659      	mov	r1, fp
 8003d10:	018b      	lsls	r3, r1, #6
 8003d12:	4651      	mov	r1, sl
 8003d14:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d18:	4651      	mov	r1, sl
 8003d1a:	018a      	lsls	r2, r1, #6
 8003d1c:	4651      	mov	r1, sl
 8003d1e:	ebb2 0801 	subs.w	r8, r2, r1
 8003d22:	4659      	mov	r1, fp
 8003d24:	eb63 0901 	sbc.w	r9, r3, r1
 8003d28:	f04f 0200 	mov.w	r2, #0
 8003d2c:	f04f 0300 	mov.w	r3, #0
 8003d30:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d34:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d38:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d3c:	4690      	mov	r8, r2
 8003d3e:	4699      	mov	r9, r3
 8003d40:	4623      	mov	r3, r4
 8003d42:	eb18 0303 	adds.w	r3, r8, r3
 8003d46:	613b      	str	r3, [r7, #16]
 8003d48:	462b      	mov	r3, r5
 8003d4a:	eb49 0303 	adc.w	r3, r9, r3
 8003d4e:	617b      	str	r3, [r7, #20]
 8003d50:	f04f 0200 	mov.w	r2, #0
 8003d54:	f04f 0300 	mov.w	r3, #0
 8003d58:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003d5c:	4629      	mov	r1, r5
 8003d5e:	024b      	lsls	r3, r1, #9
 8003d60:	4621      	mov	r1, r4
 8003d62:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d66:	4621      	mov	r1, r4
 8003d68:	024a      	lsls	r2, r1, #9
 8003d6a:	4610      	mov	r0, r2
 8003d6c:	4619      	mov	r1, r3
 8003d6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003d72:	2200      	movs	r2, #0
 8003d74:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003d76:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003d78:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003d7c:	f7fc ff7c 	bl	8000c78 <__aeabi_uldivmod>
 8003d80:	4602      	mov	r2, r0
 8003d82:	460b      	mov	r3, r1
 8003d84:	4613      	mov	r3, r2
 8003d86:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d8a:	e065      	b.n	8003e58 <HAL_RCC_GetSysClockFreq+0x420>
 8003d8c:	40023800 	.word	0x40023800
 8003d90:	00f42400 	.word	0x00f42400
 8003d94:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d98:	4b3d      	ldr	r3, [pc, #244]	@ (8003e90 <HAL_RCC_GetSysClockFreq+0x458>)
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	099b      	lsrs	r3, r3, #6
 8003d9e:	2200      	movs	r2, #0
 8003da0:	4618      	mov	r0, r3
 8003da2:	4611      	mov	r1, r2
 8003da4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003da8:	653b      	str	r3, [r7, #80]	@ 0x50
 8003daa:	2300      	movs	r3, #0
 8003dac:	657b      	str	r3, [r7, #84]	@ 0x54
 8003dae:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003db2:	4642      	mov	r2, r8
 8003db4:	464b      	mov	r3, r9
 8003db6:	f04f 0000 	mov.w	r0, #0
 8003dba:	f04f 0100 	mov.w	r1, #0
 8003dbe:	0159      	lsls	r1, r3, #5
 8003dc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dc4:	0150      	lsls	r0, r2, #5
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	460b      	mov	r3, r1
 8003dca:	4641      	mov	r1, r8
 8003dcc:	1a51      	subs	r1, r2, r1
 8003dce:	60b9      	str	r1, [r7, #8]
 8003dd0:	4649      	mov	r1, r9
 8003dd2:	eb63 0301 	sbc.w	r3, r3, r1
 8003dd6:	60fb      	str	r3, [r7, #12]
 8003dd8:	f04f 0200 	mov.w	r2, #0
 8003ddc:	f04f 0300 	mov.w	r3, #0
 8003de0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003de4:	4659      	mov	r1, fp
 8003de6:	018b      	lsls	r3, r1, #6
 8003de8:	4651      	mov	r1, sl
 8003dea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003dee:	4651      	mov	r1, sl
 8003df0:	018a      	lsls	r2, r1, #6
 8003df2:	4651      	mov	r1, sl
 8003df4:	1a54      	subs	r4, r2, r1
 8003df6:	4659      	mov	r1, fp
 8003df8:	eb63 0501 	sbc.w	r5, r3, r1
 8003dfc:	f04f 0200 	mov.w	r2, #0
 8003e00:	f04f 0300 	mov.w	r3, #0
 8003e04:	00eb      	lsls	r3, r5, #3
 8003e06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e0a:	00e2      	lsls	r2, r4, #3
 8003e0c:	4614      	mov	r4, r2
 8003e0e:	461d      	mov	r5, r3
 8003e10:	4643      	mov	r3, r8
 8003e12:	18e3      	adds	r3, r4, r3
 8003e14:	603b      	str	r3, [r7, #0]
 8003e16:	464b      	mov	r3, r9
 8003e18:	eb45 0303 	adc.w	r3, r5, r3
 8003e1c:	607b      	str	r3, [r7, #4]
 8003e1e:	f04f 0200 	mov.w	r2, #0
 8003e22:	f04f 0300 	mov.w	r3, #0
 8003e26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e2a:	4629      	mov	r1, r5
 8003e2c:	028b      	lsls	r3, r1, #10
 8003e2e:	4621      	mov	r1, r4
 8003e30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e34:	4621      	mov	r1, r4
 8003e36:	028a      	lsls	r2, r1, #10
 8003e38:	4610      	mov	r0, r2
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e40:	2200      	movs	r2, #0
 8003e42:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e44:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003e46:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003e4a:	f7fc ff15 	bl	8000c78 <__aeabi_uldivmod>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	460b      	mov	r3, r1
 8003e52:	4613      	mov	r3, r2
 8003e54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003e58:	4b0d      	ldr	r3, [pc, #52]	@ (8003e90 <HAL_RCC_GetSysClockFreq+0x458>)
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	0f1b      	lsrs	r3, r3, #28
 8003e5e:	f003 0307 	and.w	r3, r3, #7
 8003e62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003e66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003e6a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e72:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003e76:	e003      	b.n	8003e80 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e78:	4b06      	ldr	r3, [pc, #24]	@ (8003e94 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003e7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003e7e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e80:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	37b8      	adds	r7, #184	@ 0xb8
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e8e:	bf00      	nop
 8003e90:	40023800 	.word	0x40023800
 8003e94:	00f42400 	.word	0x00f42400

08003e98 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b086      	sub	sp, #24
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d101      	bne.n	8003eaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e28d      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	f000 8083 	beq.w	8003fbe <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003eb8:	4b94      	ldr	r3, [pc, #592]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	f003 030c 	and.w	r3, r3, #12
 8003ec0:	2b04      	cmp	r3, #4
 8003ec2:	d019      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003ec4:	4b91      	ldr	r3, [pc, #580]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	f003 030c 	and.w	r3, r3, #12
        || \
 8003ecc:	2b08      	cmp	r3, #8
 8003ece:	d106      	bne.n	8003ede <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003ed0:	4b8e      	ldr	r3, [pc, #568]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ed8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003edc:	d00c      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ede:	4b8b      	ldr	r3, [pc, #556]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003ee6:	2b0c      	cmp	r3, #12
 8003ee8:	d112      	bne.n	8003f10 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003eea:	4b88      	ldr	r3, [pc, #544]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ef2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ef6:	d10b      	bne.n	8003f10 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ef8:	4b84      	ldr	r3, [pc, #528]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d05b      	beq.n	8003fbc <HAL_RCC_OscConfig+0x124>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d157      	bne.n	8003fbc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e25a      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f18:	d106      	bne.n	8003f28 <HAL_RCC_OscConfig+0x90>
 8003f1a:	4b7c      	ldr	r3, [pc, #496]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a7b      	ldr	r2, [pc, #492]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003f20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f24:	6013      	str	r3, [r2, #0]
 8003f26:	e01d      	b.n	8003f64 <HAL_RCC_OscConfig+0xcc>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f30:	d10c      	bne.n	8003f4c <HAL_RCC_OscConfig+0xb4>
 8003f32:	4b76      	ldr	r3, [pc, #472]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a75      	ldr	r2, [pc, #468]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003f38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f3c:	6013      	str	r3, [r2, #0]
 8003f3e:	4b73      	ldr	r3, [pc, #460]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a72      	ldr	r2, [pc, #456]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003f44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f48:	6013      	str	r3, [r2, #0]
 8003f4a:	e00b      	b.n	8003f64 <HAL_RCC_OscConfig+0xcc>
 8003f4c:	4b6f      	ldr	r3, [pc, #444]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a6e      	ldr	r2, [pc, #440]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003f52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f56:	6013      	str	r3, [r2, #0]
 8003f58:	4b6c      	ldr	r3, [pc, #432]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a6b      	ldr	r2, [pc, #428]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003f5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d013      	beq.n	8003f94 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f6c:	f7fd ff22 	bl	8001db4 <HAL_GetTick>
 8003f70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f72:	e008      	b.n	8003f86 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f74:	f7fd ff1e 	bl	8001db4 <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	2b64      	cmp	r3, #100	@ 0x64
 8003f80:	d901      	bls.n	8003f86 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e21f      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f86:	4b61      	ldr	r3, [pc, #388]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d0f0      	beq.n	8003f74 <HAL_RCC_OscConfig+0xdc>
 8003f92:	e014      	b.n	8003fbe <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f94:	f7fd ff0e 	bl	8001db4 <HAL_GetTick>
 8003f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f9a:	e008      	b.n	8003fae <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f9c:	f7fd ff0a 	bl	8001db4 <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	2b64      	cmp	r3, #100	@ 0x64
 8003fa8:	d901      	bls.n	8003fae <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e20b      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fae:	4b57      	ldr	r3, [pc, #348]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1f0      	bne.n	8003f9c <HAL_RCC_OscConfig+0x104>
 8003fba:	e000      	b.n	8003fbe <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d06f      	beq.n	80040aa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003fca:	4b50      	ldr	r3, [pc, #320]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	f003 030c 	and.w	r3, r3, #12
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d017      	beq.n	8004006 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003fd6:	4b4d      	ldr	r3, [pc, #308]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f003 030c 	and.w	r3, r3, #12
        || \
 8003fde:	2b08      	cmp	r3, #8
 8003fe0:	d105      	bne.n	8003fee <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003fe2:	4b4a      	ldr	r3, [pc, #296]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d00b      	beq.n	8004006 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fee:	4b47      	ldr	r3, [pc, #284]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003ff6:	2b0c      	cmp	r3, #12
 8003ff8:	d11c      	bne.n	8004034 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ffa:	4b44      	ldr	r3, [pc, #272]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d116      	bne.n	8004034 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004006:	4b41      	ldr	r3, [pc, #260]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0302 	and.w	r3, r3, #2
 800400e:	2b00      	cmp	r3, #0
 8004010:	d005      	beq.n	800401e <HAL_RCC_OscConfig+0x186>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	2b01      	cmp	r3, #1
 8004018:	d001      	beq.n	800401e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e1d3      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800401e:	4b3b      	ldr	r3, [pc, #236]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	00db      	lsls	r3, r3, #3
 800402c:	4937      	ldr	r1, [pc, #220]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 800402e:	4313      	orrs	r3, r2
 8004030:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004032:	e03a      	b.n	80040aa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d020      	beq.n	800407e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800403c:	4b34      	ldr	r3, [pc, #208]	@ (8004110 <HAL_RCC_OscConfig+0x278>)
 800403e:	2201      	movs	r2, #1
 8004040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004042:	f7fd feb7 	bl	8001db4 <HAL_GetTick>
 8004046:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004048:	e008      	b.n	800405c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800404a:	f7fd feb3 	bl	8001db4 <HAL_GetTick>
 800404e:	4602      	mov	r2, r0
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	2b02      	cmp	r3, #2
 8004056:	d901      	bls.n	800405c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e1b4      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800405c:	4b2b      	ldr	r3, [pc, #172]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d0f0      	beq.n	800404a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004068:	4b28      	ldr	r3, [pc, #160]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	691b      	ldr	r3, [r3, #16]
 8004074:	00db      	lsls	r3, r3, #3
 8004076:	4925      	ldr	r1, [pc, #148]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 8004078:	4313      	orrs	r3, r2
 800407a:	600b      	str	r3, [r1, #0]
 800407c:	e015      	b.n	80040aa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800407e:	4b24      	ldr	r3, [pc, #144]	@ (8004110 <HAL_RCC_OscConfig+0x278>)
 8004080:	2200      	movs	r2, #0
 8004082:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004084:	f7fd fe96 	bl	8001db4 <HAL_GetTick>
 8004088:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800408a:	e008      	b.n	800409e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800408c:	f7fd fe92 	bl	8001db4 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b02      	cmp	r3, #2
 8004098:	d901      	bls.n	800409e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e193      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800409e:	4b1b      	ldr	r3, [pc, #108]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0302 	and.w	r3, r3, #2
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d1f0      	bne.n	800408c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0308 	and.w	r3, r3, #8
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d036      	beq.n	8004124 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	695b      	ldr	r3, [r3, #20]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d016      	beq.n	80040ec <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040be:	4b15      	ldr	r3, [pc, #84]	@ (8004114 <HAL_RCC_OscConfig+0x27c>)
 80040c0:	2201      	movs	r2, #1
 80040c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040c4:	f7fd fe76 	bl	8001db4 <HAL_GetTick>
 80040c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040ca:	e008      	b.n	80040de <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040cc:	f7fd fe72 	bl	8001db4 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e173      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040de:	4b0b      	ldr	r3, [pc, #44]	@ (800410c <HAL_RCC_OscConfig+0x274>)
 80040e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040e2:	f003 0302 	and.w	r3, r3, #2
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d0f0      	beq.n	80040cc <HAL_RCC_OscConfig+0x234>
 80040ea:	e01b      	b.n	8004124 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040ec:	4b09      	ldr	r3, [pc, #36]	@ (8004114 <HAL_RCC_OscConfig+0x27c>)
 80040ee:	2200      	movs	r2, #0
 80040f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040f2:	f7fd fe5f 	bl	8001db4 <HAL_GetTick>
 80040f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040f8:	e00e      	b.n	8004118 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040fa:	f7fd fe5b 	bl	8001db4 <HAL_GetTick>
 80040fe:	4602      	mov	r2, r0
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	1ad3      	subs	r3, r2, r3
 8004104:	2b02      	cmp	r3, #2
 8004106:	d907      	bls.n	8004118 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e15c      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
 800410c:	40023800 	.word	0x40023800
 8004110:	42470000 	.word	0x42470000
 8004114:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004118:	4b8a      	ldr	r3, [pc, #552]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 800411a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800411c:	f003 0302 	and.w	r3, r3, #2
 8004120:	2b00      	cmp	r3, #0
 8004122:	d1ea      	bne.n	80040fa <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0304 	and.w	r3, r3, #4
 800412c:	2b00      	cmp	r3, #0
 800412e:	f000 8097 	beq.w	8004260 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004132:	2300      	movs	r3, #0
 8004134:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004136:	4b83      	ldr	r3, [pc, #524]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 8004138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800413a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d10f      	bne.n	8004162 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004142:	2300      	movs	r3, #0
 8004144:	60bb      	str	r3, [r7, #8]
 8004146:	4b7f      	ldr	r3, [pc, #508]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 8004148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414a:	4a7e      	ldr	r2, [pc, #504]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 800414c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004150:	6413      	str	r3, [r2, #64]	@ 0x40
 8004152:	4b7c      	ldr	r3, [pc, #496]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 8004154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004156:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800415a:	60bb      	str	r3, [r7, #8]
 800415c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800415e:	2301      	movs	r3, #1
 8004160:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004162:	4b79      	ldr	r3, [pc, #484]	@ (8004348 <HAL_RCC_OscConfig+0x4b0>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800416a:	2b00      	cmp	r3, #0
 800416c:	d118      	bne.n	80041a0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800416e:	4b76      	ldr	r3, [pc, #472]	@ (8004348 <HAL_RCC_OscConfig+0x4b0>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a75      	ldr	r2, [pc, #468]	@ (8004348 <HAL_RCC_OscConfig+0x4b0>)
 8004174:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004178:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800417a:	f7fd fe1b 	bl	8001db4 <HAL_GetTick>
 800417e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004180:	e008      	b.n	8004194 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004182:	f7fd fe17 	bl	8001db4 <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b02      	cmp	r3, #2
 800418e:	d901      	bls.n	8004194 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e118      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004194:	4b6c      	ldr	r3, [pc, #432]	@ (8004348 <HAL_RCC_OscConfig+0x4b0>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800419c:	2b00      	cmp	r3, #0
 800419e:	d0f0      	beq.n	8004182 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d106      	bne.n	80041b6 <HAL_RCC_OscConfig+0x31e>
 80041a8:	4b66      	ldr	r3, [pc, #408]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 80041aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ac:	4a65      	ldr	r2, [pc, #404]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 80041ae:	f043 0301 	orr.w	r3, r3, #1
 80041b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80041b4:	e01c      	b.n	80041f0 <HAL_RCC_OscConfig+0x358>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	2b05      	cmp	r3, #5
 80041bc:	d10c      	bne.n	80041d8 <HAL_RCC_OscConfig+0x340>
 80041be:	4b61      	ldr	r3, [pc, #388]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 80041c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041c2:	4a60      	ldr	r2, [pc, #384]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 80041c4:	f043 0304 	orr.w	r3, r3, #4
 80041c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80041ca:	4b5e      	ldr	r3, [pc, #376]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 80041cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ce:	4a5d      	ldr	r2, [pc, #372]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 80041d0:	f043 0301 	orr.w	r3, r3, #1
 80041d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80041d6:	e00b      	b.n	80041f0 <HAL_RCC_OscConfig+0x358>
 80041d8:	4b5a      	ldr	r3, [pc, #360]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 80041da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041dc:	4a59      	ldr	r2, [pc, #356]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 80041de:	f023 0301 	bic.w	r3, r3, #1
 80041e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80041e4:	4b57      	ldr	r3, [pc, #348]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 80041e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041e8:	4a56      	ldr	r2, [pc, #344]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 80041ea:	f023 0304 	bic.w	r3, r3, #4
 80041ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d015      	beq.n	8004224 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041f8:	f7fd fddc 	bl	8001db4 <HAL_GetTick>
 80041fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041fe:	e00a      	b.n	8004216 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004200:	f7fd fdd8 	bl	8001db4 <HAL_GetTick>
 8004204:	4602      	mov	r2, r0
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800420e:	4293      	cmp	r3, r2
 8004210:	d901      	bls.n	8004216 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004212:	2303      	movs	r3, #3
 8004214:	e0d7      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004216:	4b4b      	ldr	r3, [pc, #300]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 8004218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800421a:	f003 0302 	and.w	r3, r3, #2
 800421e:	2b00      	cmp	r3, #0
 8004220:	d0ee      	beq.n	8004200 <HAL_RCC_OscConfig+0x368>
 8004222:	e014      	b.n	800424e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004224:	f7fd fdc6 	bl	8001db4 <HAL_GetTick>
 8004228:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800422a:	e00a      	b.n	8004242 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800422c:	f7fd fdc2 	bl	8001db4 <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	f241 3288 	movw	r2, #5000	@ 0x1388
 800423a:	4293      	cmp	r3, r2
 800423c:	d901      	bls.n	8004242 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	e0c1      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004242:	4b40      	ldr	r3, [pc, #256]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 8004244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1ee      	bne.n	800422c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800424e:	7dfb      	ldrb	r3, [r7, #23]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d105      	bne.n	8004260 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004254:	4b3b      	ldr	r3, [pc, #236]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 8004256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004258:	4a3a      	ldr	r2, [pc, #232]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 800425a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800425e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	2b00      	cmp	r3, #0
 8004266:	f000 80ad 	beq.w	80043c4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800426a:	4b36      	ldr	r3, [pc, #216]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	f003 030c 	and.w	r3, r3, #12
 8004272:	2b08      	cmp	r3, #8
 8004274:	d060      	beq.n	8004338 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	699b      	ldr	r3, [r3, #24]
 800427a:	2b02      	cmp	r3, #2
 800427c:	d145      	bne.n	800430a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800427e:	4b33      	ldr	r3, [pc, #204]	@ (800434c <HAL_RCC_OscConfig+0x4b4>)
 8004280:	2200      	movs	r2, #0
 8004282:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004284:	f7fd fd96 	bl	8001db4 <HAL_GetTick>
 8004288:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800428a:	e008      	b.n	800429e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800428c:	f7fd fd92 	bl	8001db4 <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	2b02      	cmp	r3, #2
 8004298:	d901      	bls.n	800429e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e093      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800429e:	4b29      	ldr	r3, [pc, #164]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1f0      	bne.n	800428c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	69da      	ldr	r2, [r3, #28]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a1b      	ldr	r3, [r3, #32]
 80042b2:	431a      	orrs	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b8:	019b      	lsls	r3, r3, #6
 80042ba:	431a      	orrs	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042c0:	085b      	lsrs	r3, r3, #1
 80042c2:	3b01      	subs	r3, #1
 80042c4:	041b      	lsls	r3, r3, #16
 80042c6:	431a      	orrs	r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042cc:	061b      	lsls	r3, r3, #24
 80042ce:	431a      	orrs	r2, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d4:	071b      	lsls	r3, r3, #28
 80042d6:	491b      	ldr	r1, [pc, #108]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042dc:	4b1b      	ldr	r3, [pc, #108]	@ (800434c <HAL_RCC_OscConfig+0x4b4>)
 80042de:	2201      	movs	r2, #1
 80042e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042e2:	f7fd fd67 	bl	8001db4 <HAL_GetTick>
 80042e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042e8:	e008      	b.n	80042fc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042ea:	f7fd fd63 	bl	8001db4 <HAL_GetTick>
 80042ee:	4602      	mov	r2, r0
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	1ad3      	subs	r3, r2, r3
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d901      	bls.n	80042fc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80042f8:	2303      	movs	r3, #3
 80042fa:	e064      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042fc:	4b11      	ldr	r3, [pc, #68]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d0f0      	beq.n	80042ea <HAL_RCC_OscConfig+0x452>
 8004308:	e05c      	b.n	80043c4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800430a:	4b10      	ldr	r3, [pc, #64]	@ (800434c <HAL_RCC_OscConfig+0x4b4>)
 800430c:	2200      	movs	r2, #0
 800430e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004310:	f7fd fd50 	bl	8001db4 <HAL_GetTick>
 8004314:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004316:	e008      	b.n	800432a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004318:	f7fd fd4c 	bl	8001db4 <HAL_GetTick>
 800431c:	4602      	mov	r2, r0
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	2b02      	cmp	r3, #2
 8004324:	d901      	bls.n	800432a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	e04d      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800432a:	4b06      	ldr	r3, [pc, #24]	@ (8004344 <HAL_RCC_OscConfig+0x4ac>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d1f0      	bne.n	8004318 <HAL_RCC_OscConfig+0x480>
 8004336:	e045      	b.n	80043c4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	699b      	ldr	r3, [r3, #24]
 800433c:	2b01      	cmp	r3, #1
 800433e:	d107      	bne.n	8004350 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e040      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
 8004344:	40023800 	.word	0x40023800
 8004348:	40007000 	.word	0x40007000
 800434c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004350:	4b1f      	ldr	r3, [pc, #124]	@ (80043d0 <HAL_RCC_OscConfig+0x538>)
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	699b      	ldr	r3, [r3, #24]
 800435a:	2b01      	cmp	r3, #1
 800435c:	d030      	beq.n	80043c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004368:	429a      	cmp	r2, r3
 800436a:	d129      	bne.n	80043c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004376:	429a      	cmp	r2, r3
 8004378:	d122      	bne.n	80043c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800437a:	68fa      	ldr	r2, [r7, #12]
 800437c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004380:	4013      	ands	r3, r2
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004386:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004388:	4293      	cmp	r3, r2
 800438a:	d119      	bne.n	80043c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004396:	085b      	lsrs	r3, r3, #1
 8004398:	3b01      	subs	r3, #1
 800439a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800439c:	429a      	cmp	r2, r3
 800439e:	d10f      	bne.n	80043c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d107      	bne.n	80043c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ba:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043bc:	429a      	cmp	r2, r3
 80043be:	d001      	beq.n	80043c4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e000      	b.n	80043c6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3718      	adds	r7, #24
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	40023800 	.word	0x40023800

080043d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e042      	b.n	800446c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d106      	bne.n	8004400 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f7fd fa98 	bl	8001930 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2224      	movs	r2, #36	@ 0x24
 8004404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68da      	ldr	r2, [r3, #12]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004416:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f000 febd 	bl	8005198 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	691a      	ldr	r2, [r3, #16]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800442c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	695a      	ldr	r2, [r3, #20]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800443c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	68da      	ldr	r2, [r3, #12]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800444c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2200      	movs	r2, #0
 8004452:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2220      	movs	r2, #32
 8004458:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2220      	movs	r2, #32
 8004460:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2200      	movs	r2, #0
 8004468:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800446a:	2300      	movs	r3, #0
}
 800446c:	4618      	mov	r0, r3
 800446e:	3708      	adds	r7, #8
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}

08004474 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b08c      	sub	sp, #48	@ 0x30
 8004478:	af00      	add	r7, sp, #0
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	60b9      	str	r1, [r7, #8]
 800447e:	4613      	mov	r3, r2
 8004480:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004488:	b2db      	uxtb	r3, r3
 800448a:	2b20      	cmp	r3, #32
 800448c:	d146      	bne.n	800451c <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d002      	beq.n	800449a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004494:	88fb      	ldrh	r3, [r7, #6]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d101      	bne.n	800449e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e03f      	b.n	800451e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2201      	movs	r2, #1
 80044a2:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2200      	movs	r2, #0
 80044a8:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80044aa:	88fb      	ldrh	r3, [r7, #6]
 80044ac:	461a      	mov	r2, r3
 80044ae:	68b9      	ldr	r1, [r7, #8]
 80044b0:	68f8      	ldr	r0, [r7, #12]
 80044b2:	f000 fc09 	bl	8004cc8 <UART_Start_Receive_DMA>
 80044b6:	4603      	mov	r3, r0
 80044b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d125      	bne.n	8004510 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80044c4:	2300      	movs	r3, #0
 80044c6:	613b      	str	r3, [r7, #16]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	613b      	str	r3, [r7, #16]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	613b      	str	r3, [r7, #16]
 80044d8:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	330c      	adds	r3, #12
 80044e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e2:	69bb      	ldr	r3, [r7, #24]
 80044e4:	e853 3f00 	ldrex	r3, [r3]
 80044e8:	617b      	str	r3, [r7, #20]
   return(result);
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	f043 0310 	orr.w	r3, r3, #16
 80044f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	330c      	adds	r3, #12
 80044f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80044fa:	627a      	str	r2, [r7, #36]	@ 0x24
 80044fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044fe:	6a39      	ldr	r1, [r7, #32]
 8004500:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004502:	e841 2300 	strex	r3, r2, [r1]
 8004506:	61fb      	str	r3, [r7, #28]
   return(result);
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d1e5      	bne.n	80044da <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 800450e:	e002      	b.n	8004516 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8004516:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800451a:	e000      	b.n	800451e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 800451c:	2302      	movs	r3, #2
  }
}
 800451e:	4618      	mov	r0, r3
 8004520:	3730      	adds	r7, #48	@ 0x30
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
	...

08004528 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b0ba      	sub	sp, #232	@ 0xe8
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	695b      	ldr	r3, [r3, #20]
 800454a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800454e:	2300      	movs	r3, #0
 8004550:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004554:	2300      	movs	r3, #0
 8004556:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800455a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800455e:	f003 030f 	and.w	r3, r3, #15
 8004562:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004566:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800456a:	2b00      	cmp	r3, #0
 800456c:	d10f      	bne.n	800458e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800456e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004572:	f003 0320 	and.w	r3, r3, #32
 8004576:	2b00      	cmp	r3, #0
 8004578:	d009      	beq.n	800458e <HAL_UART_IRQHandler+0x66>
 800457a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800457e:	f003 0320 	and.w	r3, r3, #32
 8004582:	2b00      	cmp	r3, #0
 8004584:	d003      	beq.n	800458e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 fd48 	bl	800501c <UART_Receive_IT>
      return;
 800458c:	e273      	b.n	8004a76 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800458e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004592:	2b00      	cmp	r3, #0
 8004594:	f000 80de 	beq.w	8004754 <HAL_UART_IRQHandler+0x22c>
 8004598:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800459c:	f003 0301 	and.w	r3, r3, #1
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d106      	bne.n	80045b2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80045a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045a8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	f000 80d1 	beq.w	8004754 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80045b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d00b      	beq.n	80045d6 <HAL_UART_IRQHandler+0xae>
 80045be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d005      	beq.n	80045d6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ce:	f043 0201 	orr.w	r2, r3, #1
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045da:	f003 0304 	and.w	r3, r3, #4
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00b      	beq.n	80045fa <HAL_UART_IRQHandler+0xd2>
 80045e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80045e6:	f003 0301 	and.w	r3, r3, #1
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d005      	beq.n	80045fa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045f2:	f043 0202 	orr.w	r2, r3, #2
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045fe:	f003 0302 	and.w	r3, r3, #2
 8004602:	2b00      	cmp	r3, #0
 8004604:	d00b      	beq.n	800461e <HAL_UART_IRQHandler+0xf6>
 8004606:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	2b00      	cmp	r3, #0
 8004610:	d005      	beq.n	800461e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004616:	f043 0204 	orr.w	r2, r3, #4
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800461e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004622:	f003 0308 	and.w	r3, r3, #8
 8004626:	2b00      	cmp	r3, #0
 8004628:	d011      	beq.n	800464e <HAL_UART_IRQHandler+0x126>
 800462a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800462e:	f003 0320 	and.w	r3, r3, #32
 8004632:	2b00      	cmp	r3, #0
 8004634:	d105      	bne.n	8004642 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004636:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800463a:	f003 0301 	and.w	r3, r3, #1
 800463e:	2b00      	cmp	r3, #0
 8004640:	d005      	beq.n	800464e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004646:	f043 0208 	orr.w	r2, r3, #8
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004652:	2b00      	cmp	r3, #0
 8004654:	f000 820a 	beq.w	8004a6c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004658:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800465c:	f003 0320 	and.w	r3, r3, #32
 8004660:	2b00      	cmp	r3, #0
 8004662:	d008      	beq.n	8004676 <HAL_UART_IRQHandler+0x14e>
 8004664:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004668:	f003 0320 	and.w	r3, r3, #32
 800466c:	2b00      	cmp	r3, #0
 800466e:	d002      	beq.n	8004676 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f000 fcd3 	bl	800501c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	695b      	ldr	r3, [r3, #20]
 800467c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004680:	2b40      	cmp	r3, #64	@ 0x40
 8004682:	bf0c      	ite	eq
 8004684:	2301      	moveq	r3, #1
 8004686:	2300      	movne	r3, #0
 8004688:	b2db      	uxtb	r3, r3
 800468a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004692:	f003 0308 	and.w	r3, r3, #8
 8004696:	2b00      	cmp	r3, #0
 8004698:	d103      	bne.n	80046a2 <HAL_UART_IRQHandler+0x17a>
 800469a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d04f      	beq.n	8004742 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f000 fbde 	bl	8004e64 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	695b      	ldr	r3, [r3, #20]
 80046ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046b2:	2b40      	cmp	r3, #64	@ 0x40
 80046b4:	d141      	bne.n	800473a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	3314      	adds	r3, #20
 80046bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80046c4:	e853 3f00 	ldrex	r3, [r3]
 80046c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80046cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80046d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	3314      	adds	r3, #20
 80046de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80046e2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80046e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80046ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80046f2:	e841 2300 	strex	r3, r2, [r1]
 80046f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80046fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d1d9      	bne.n	80046b6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004706:	2b00      	cmp	r3, #0
 8004708:	d013      	beq.n	8004732 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800470e:	4a8a      	ldr	r2, [pc, #552]	@ (8004938 <HAL_UART_IRQHandler+0x410>)
 8004710:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004716:	4618      	mov	r0, r3
 8004718:	f7fe fc20 	bl	8002f5c <HAL_DMA_Abort_IT>
 800471c:	4603      	mov	r3, r0
 800471e:	2b00      	cmp	r3, #0
 8004720:	d016      	beq.n	8004750 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004726:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800472c:	4610      	mov	r0, r2
 800472e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004730:	e00e      	b.n	8004750 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 f9c0 	bl	8004ab8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004738:	e00a      	b.n	8004750 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f000 f9bc 	bl	8004ab8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004740:	e006      	b.n	8004750 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f000 f9b8 	bl	8004ab8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800474e:	e18d      	b.n	8004a6c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004750:	bf00      	nop
    return;
 8004752:	e18b      	b.n	8004a6c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004758:	2b01      	cmp	r3, #1
 800475a:	f040 8167 	bne.w	8004a2c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800475e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004762:	f003 0310 	and.w	r3, r3, #16
 8004766:	2b00      	cmp	r3, #0
 8004768:	f000 8160 	beq.w	8004a2c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800476c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004770:	f003 0310 	and.w	r3, r3, #16
 8004774:	2b00      	cmp	r3, #0
 8004776:	f000 8159 	beq.w	8004a2c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800477a:	2300      	movs	r3, #0
 800477c:	60bb      	str	r3, [r7, #8]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	60bb      	str	r3, [r7, #8]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	60bb      	str	r3, [r7, #8]
 800478e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	695b      	ldr	r3, [r3, #20]
 8004796:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800479a:	2b40      	cmp	r3, #64	@ 0x40
 800479c:	f040 80ce 	bne.w	800493c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80047ac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f000 80a9 	beq.w	8004908 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80047ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80047be:	429a      	cmp	r2, r3
 80047c0:	f080 80a2 	bcs.w	8004908 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80047ca:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047d0:	69db      	ldr	r3, [r3, #28]
 80047d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047d6:	f000 8088 	beq.w	80048ea <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	330c      	adds	r3, #12
 80047e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80047e8:	e853 3f00 	ldrex	r3, [r3]
 80047ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80047f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80047f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	330c      	adds	r3, #12
 8004802:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004806:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800480a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800480e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004812:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004816:	e841 2300 	strex	r3, r2, [r1]
 800481a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800481e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004822:	2b00      	cmp	r3, #0
 8004824:	d1d9      	bne.n	80047da <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	3314      	adds	r3, #20
 800482c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800482e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004830:	e853 3f00 	ldrex	r3, [r3]
 8004834:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004836:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004838:	f023 0301 	bic.w	r3, r3, #1
 800483c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	3314      	adds	r3, #20
 8004846:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800484a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800484e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004850:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004852:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004856:	e841 2300 	strex	r3, r2, [r1]
 800485a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800485c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800485e:	2b00      	cmp	r3, #0
 8004860:	d1e1      	bne.n	8004826 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	3314      	adds	r3, #20
 8004868:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800486a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800486c:	e853 3f00 	ldrex	r3, [r3]
 8004870:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004872:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004874:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004878:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	3314      	adds	r3, #20
 8004882:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004886:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004888:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800488a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800488c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800488e:	e841 2300 	strex	r3, r2, [r1]
 8004892:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004894:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1e3      	bne.n	8004862 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2220      	movs	r2, #32
 800489e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	330c      	adds	r3, #12
 80048ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048b2:	e853 3f00 	ldrex	r3, [r3]
 80048b6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80048b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048ba:	f023 0310 	bic.w	r3, r3, #16
 80048be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	330c      	adds	r3, #12
 80048c8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80048cc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80048ce:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048d0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80048d2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80048d4:	e841 2300 	strex	r3, r2, [r1]
 80048d8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80048da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d1e3      	bne.n	80048a8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048e4:	4618      	mov	r0, r3
 80048e6:	f7fe fac9 	bl	8002e7c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2202      	movs	r2, #2
 80048ee:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	4619      	mov	r1, r3
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f7fc ff4d 	bl	80017a0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004906:	e0b3      	b.n	8004a70 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800490c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004910:	429a      	cmp	r2, r3
 8004912:	f040 80ad 	bne.w	8004a70 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800491a:	69db      	ldr	r3, [r3, #28]
 800491c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004920:	f040 80a6 	bne.w	8004a70 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2202      	movs	r2, #2
 8004928:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800492e:	4619      	mov	r1, r3
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f7fc ff35 	bl	80017a0 <HAL_UARTEx_RxEventCallback>
      return;
 8004936:	e09b      	b.n	8004a70 <HAL_UART_IRQHandler+0x548>
 8004938:	08004f2b 	.word	0x08004f2b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004944:	b29b      	uxth	r3, r3
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004950:	b29b      	uxth	r3, r3
 8004952:	2b00      	cmp	r3, #0
 8004954:	f000 808e 	beq.w	8004a74 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004958:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800495c:	2b00      	cmp	r3, #0
 800495e:	f000 8089 	beq.w	8004a74 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	330c      	adds	r3, #12
 8004968:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800496a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800496c:	e853 3f00 	ldrex	r3, [r3]
 8004970:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004974:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004978:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	330c      	adds	r3, #12
 8004982:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004986:	647a      	str	r2, [r7, #68]	@ 0x44
 8004988:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800498a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800498c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800498e:	e841 2300 	strex	r3, r2, [r1]
 8004992:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004994:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1e3      	bne.n	8004962 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	3314      	adds	r3, #20
 80049a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a4:	e853 3f00 	ldrex	r3, [r3]
 80049a8:	623b      	str	r3, [r7, #32]
   return(result);
 80049aa:	6a3b      	ldr	r3, [r7, #32]
 80049ac:	f023 0301 	bic.w	r3, r3, #1
 80049b0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	3314      	adds	r3, #20
 80049ba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80049be:	633a      	str	r2, [r7, #48]	@ 0x30
 80049c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80049c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049c6:	e841 2300 	strex	r3, r2, [r1]
 80049ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80049cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1e3      	bne.n	800499a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2220      	movs	r2, #32
 80049d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	330c      	adds	r3, #12
 80049e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	e853 3f00 	ldrex	r3, [r3]
 80049ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f023 0310 	bic.w	r3, r3, #16
 80049f6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	330c      	adds	r3, #12
 8004a00:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004a04:	61fa      	str	r2, [r7, #28]
 8004a06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a08:	69b9      	ldr	r1, [r7, #24]
 8004a0a:	69fa      	ldr	r2, [r7, #28]
 8004a0c:	e841 2300 	strex	r3, r2, [r1]
 8004a10:	617b      	str	r3, [r7, #20]
   return(result);
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d1e3      	bne.n	80049e0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004a1e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004a22:	4619      	mov	r1, r3
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f7fc febb 	bl	80017a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a2a:	e023      	b.n	8004a74 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004a2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d009      	beq.n	8004a4c <HAL_UART_IRQHandler+0x524>
 8004a38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d003      	beq.n	8004a4c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f000 fa81 	bl	8004f4c <UART_Transmit_IT>
    return;
 8004a4a:	e014      	b.n	8004a76 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004a4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00e      	beq.n	8004a76 <HAL_UART_IRQHandler+0x54e>
 8004a58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d008      	beq.n	8004a76 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f000 fac1 	bl	8004fec <UART_EndTransmit_IT>
    return;
 8004a6a:	e004      	b.n	8004a76 <HAL_UART_IRQHandler+0x54e>
    return;
 8004a6c:	bf00      	nop
 8004a6e:	e002      	b.n	8004a76 <HAL_UART_IRQHandler+0x54e>
      return;
 8004a70:	bf00      	nop
 8004a72:	e000      	b.n	8004a76 <HAL_UART_IRQHandler+0x54e>
      return;
 8004a74:	bf00      	nop
  }
}
 8004a76:	37e8      	adds	r7, #232	@ 0xe8
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}

08004a7c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b083      	sub	sp, #12
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004a84:	bf00      	nop
 8004a86:	370c      	adds	r7, #12
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr

08004a90 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004a98:	bf00      	nop
 8004a9a:	370c      	adds	r7, #12
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004aac:	bf00      	nop
 8004aae:	370c      	adds	r7, #12
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr

08004ab8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004ac0:	bf00      	nop
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b09c      	sub	sp, #112	@ 0x70
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ad8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d172      	bne.n	8004bce <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004ae8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004aea:	2200      	movs	r2, #0
 8004aec:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004aee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	330c      	adds	r3, #12
 8004af4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004af8:	e853 3f00 	ldrex	r3, [r3]
 8004afc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004afe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	330c      	adds	r3, #12
 8004b0c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004b0e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004b10:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b12:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004b14:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004b16:	e841 2300 	strex	r3, r2, [r1]
 8004b1a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004b1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1e5      	bne.n	8004aee <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	3314      	adds	r3, #20
 8004b28:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b2c:	e853 3f00 	ldrex	r3, [r3]
 8004b30:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004b32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b34:	f023 0301 	bic.w	r3, r3, #1
 8004b38:	667b      	str	r3, [r7, #100]	@ 0x64
 8004b3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	3314      	adds	r3, #20
 8004b40:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004b42:	647a      	str	r2, [r7, #68]	@ 0x44
 8004b44:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b46:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004b48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b4a:	e841 2300 	strex	r3, r2, [r1]
 8004b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004b50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d1e5      	bne.n	8004b22 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	3314      	adds	r3, #20
 8004b5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b60:	e853 3f00 	ldrex	r3, [r3]
 8004b64:	623b      	str	r3, [r7, #32]
   return(result);
 8004b66:	6a3b      	ldr	r3, [r7, #32]
 8004b68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b6c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	3314      	adds	r3, #20
 8004b74:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004b76:	633a      	str	r2, [r7, #48]	@ 0x30
 8004b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b7e:	e841 2300 	strex	r3, r2, [r1]
 8004b82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d1e5      	bne.n	8004b56 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004b8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b8c:	2220      	movs	r2, #32
 8004b8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d119      	bne.n	8004bce <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	330c      	adds	r3, #12
 8004ba0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	e853 3f00 	ldrex	r3, [r3]
 8004ba8:	60fb      	str	r3, [r7, #12]
   return(result);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	f023 0310 	bic.w	r3, r3, #16
 8004bb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004bb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	330c      	adds	r3, #12
 8004bb8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004bba:	61fa      	str	r2, [r7, #28]
 8004bbc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bbe:	69b9      	ldr	r1, [r7, #24]
 8004bc0:	69fa      	ldr	r2, [r7, #28]
 8004bc2:	e841 2300 	strex	r3, r2, [r1]
 8004bc6:	617b      	str	r3, [r7, #20]
   return(result);
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1e5      	bne.n	8004b9a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d106      	bne.n	8004bea <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004bde:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004be0:	4619      	mov	r1, r3
 8004be2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004be4:	f7fc fddc 	bl	80017a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004be8:	e002      	b.n	8004bf0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004bea:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004bec:	f7ff ff50 	bl	8004a90 <HAL_UART_RxCpltCallback>
}
 8004bf0:	bf00      	nop
 8004bf2:	3770      	adds	r7, #112	@ 0x70
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c04:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2201      	movs	r2, #1
 8004c0a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d108      	bne.n	8004c26 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c18:	085b      	lsrs	r3, r3, #1
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	4619      	mov	r1, r3
 8004c1e:	68f8      	ldr	r0, [r7, #12]
 8004c20:	f7fc fdbe 	bl	80017a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004c24:	e002      	b.n	8004c2c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004c26:	68f8      	ldr	r0, [r7, #12]
 8004c28:	f7ff ff3c 	bl	8004aa4 <HAL_UART_RxHalfCpltCallback>
}
 8004c2c:	bf00      	nop
 8004c2e:	3710      	adds	r7, #16
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c44:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	695b      	ldr	r3, [r3, #20]
 8004c4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c50:	2b80      	cmp	r3, #128	@ 0x80
 8004c52:	bf0c      	ite	eq
 8004c54:	2301      	moveq	r3, #1
 8004c56:	2300      	movne	r3, #0
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	2b21      	cmp	r3, #33	@ 0x21
 8004c66:	d108      	bne.n	8004c7a <UART_DMAError+0x46>
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d005      	beq.n	8004c7a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	2200      	movs	r2, #0
 8004c72:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004c74:	68b8      	ldr	r0, [r7, #8]
 8004c76:	f000 f8cd 	bl	8004e14 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c84:	2b40      	cmp	r3, #64	@ 0x40
 8004c86:	bf0c      	ite	eq
 8004c88:	2301      	moveq	r3, #1
 8004c8a:	2300      	movne	r3, #0
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	2b22      	cmp	r3, #34	@ 0x22
 8004c9a:	d108      	bne.n	8004cae <UART_DMAError+0x7a>
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d005      	beq.n	8004cae <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004ca8:	68b8      	ldr	r0, [r7, #8]
 8004caa:	f000 f8db 	bl	8004e64 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cb2:	f043 0210 	orr.w	r2, r3, #16
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004cba:	68b8      	ldr	r0, [r7, #8]
 8004cbc:	f7ff fefc 	bl	8004ab8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004cc0:	bf00      	nop
 8004cc2:	3710      	adds	r7, #16
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b098      	sub	sp, #96	@ 0x60
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004cd6:	68ba      	ldr	r2, [r7, #8]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	88fa      	ldrh	r2, [r7, #6]
 8004ce0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2222      	movs	r2, #34	@ 0x22
 8004cec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cf4:	4a44      	ldr	r2, [pc, #272]	@ (8004e08 <UART_Start_Receive_DMA+0x140>)
 8004cf6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cfc:	4a43      	ldr	r2, [pc, #268]	@ (8004e0c <UART_Start_Receive_DMA+0x144>)
 8004cfe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d04:	4a42      	ldr	r2, [pc, #264]	@ (8004e10 <UART_Start_Receive_DMA+0x148>)
 8004d06:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004d10:	f107 0308 	add.w	r3, r7, #8
 8004d14:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	3304      	adds	r3, #4
 8004d20:	4619      	mov	r1, r3
 8004d22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	88fb      	ldrh	r3, [r7, #6]
 8004d28:	f7fe f850 	bl	8002dcc <HAL_DMA_Start_IT>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d008      	beq.n	8004d44 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2210      	movs	r2, #16
 8004d36:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2220      	movs	r2, #32
 8004d3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	e05d      	b.n	8004e00 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004d44:	2300      	movs	r3, #0
 8004d46:	613b      	str	r3, [r7, #16]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	613b      	str	r3, [r7, #16]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	613b      	str	r3, [r7, #16]
 8004d58:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	691b      	ldr	r3, [r3, #16]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d019      	beq.n	8004d96 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	330c      	adds	r3, #12
 8004d68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d6c:	e853 3f00 	ldrex	r3, [r3]
 8004d70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d78:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	330c      	adds	r3, #12
 8004d80:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004d82:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004d84:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d86:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004d88:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d8a:	e841 2300 	strex	r3, r2, [r1]
 8004d8e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004d90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d1e5      	bne.n	8004d62 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	3314      	adds	r3, #20
 8004d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004da0:	e853 3f00 	ldrex	r3, [r3]
 8004da4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004da8:	f043 0301 	orr.w	r3, r3, #1
 8004dac:	657b      	str	r3, [r7, #84]	@ 0x54
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	3314      	adds	r3, #20
 8004db4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004db6:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004db8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dba:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004dbc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004dbe:	e841 2300 	strex	r3, r2, [r1]
 8004dc2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d1e5      	bne.n	8004d96 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	3314      	adds	r3, #20
 8004dd0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	e853 3f00 	ldrex	r3, [r3]
 8004dd8:	617b      	str	r3, [r7, #20]
   return(result);
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004de0:	653b      	str	r3, [r7, #80]	@ 0x50
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	3314      	adds	r3, #20
 8004de8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004dea:	627a      	str	r2, [r7, #36]	@ 0x24
 8004dec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dee:	6a39      	ldr	r1, [r7, #32]
 8004df0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004df2:	e841 2300 	strex	r3, r2, [r1]
 8004df6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d1e5      	bne.n	8004dca <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8004dfe:	2300      	movs	r3, #0
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3760      	adds	r7, #96	@ 0x60
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	08004acd 	.word	0x08004acd
 8004e0c:	08004bf9 	.word	0x08004bf9
 8004e10:	08004c35 	.word	0x08004c35

08004e14 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b089      	sub	sp, #36	@ 0x24
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	330c      	adds	r3, #12
 8004e22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	e853 3f00 	ldrex	r3, [r3]
 8004e2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004e32:	61fb      	str	r3, [r7, #28]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	330c      	adds	r3, #12
 8004e3a:	69fa      	ldr	r2, [r7, #28]
 8004e3c:	61ba      	str	r2, [r7, #24]
 8004e3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e40:	6979      	ldr	r1, [r7, #20]
 8004e42:	69ba      	ldr	r2, [r7, #24]
 8004e44:	e841 2300 	strex	r3, r2, [r1]
 8004e48:	613b      	str	r3, [r7, #16]
   return(result);
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1e5      	bne.n	8004e1c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2220      	movs	r2, #32
 8004e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004e58:	bf00      	nop
 8004e5a:	3724      	adds	r7, #36	@ 0x24
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b095      	sub	sp, #84	@ 0x54
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	330c      	adds	r3, #12
 8004e72:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e76:	e853 3f00 	ldrex	r3, [r3]
 8004e7a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	330c      	adds	r3, #12
 8004e8a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e8c:	643a      	str	r2, [r7, #64]	@ 0x40
 8004e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e90:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e92:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e94:	e841 2300 	strex	r3, r2, [r1]
 8004e98:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d1e5      	bne.n	8004e6c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	3314      	adds	r3, #20
 8004ea6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea8:	6a3b      	ldr	r3, [r7, #32]
 8004eaa:	e853 3f00 	ldrex	r3, [r3]
 8004eae:	61fb      	str	r3, [r7, #28]
   return(result);
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	f023 0301 	bic.w	r3, r3, #1
 8004eb6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	3314      	adds	r3, #20
 8004ebe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ec0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ec6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ec8:	e841 2300 	strex	r3, r2, [r1]
 8004ecc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d1e5      	bne.n	8004ea0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d119      	bne.n	8004f10 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	330c      	adds	r3, #12
 8004ee2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	e853 3f00 	ldrex	r3, [r3]
 8004eea:	60bb      	str	r3, [r7, #8]
   return(result);
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	f023 0310 	bic.w	r3, r3, #16
 8004ef2:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	330c      	adds	r3, #12
 8004efa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004efc:	61ba      	str	r2, [r7, #24]
 8004efe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f00:	6979      	ldr	r1, [r7, #20]
 8004f02:	69ba      	ldr	r2, [r7, #24]
 8004f04:	e841 2300 	strex	r3, r2, [r1]
 8004f08:	613b      	str	r3, [r7, #16]
   return(result);
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d1e5      	bne.n	8004edc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2220      	movs	r2, #32
 8004f14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004f1e:	bf00      	nop
 8004f20:	3754      	adds	r7, #84	@ 0x54
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr

08004f2a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f2a:	b580      	push	{r7, lr}
 8004f2c:	b084      	sub	sp, #16
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f36:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f3e:	68f8      	ldr	r0, [r7, #12]
 8004f40:	f7ff fdba 	bl	8004ab8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f44:	bf00      	nop
 8004f46:	3710      	adds	r7, #16
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b085      	sub	sp, #20
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	2b21      	cmp	r3, #33	@ 0x21
 8004f5e:	d13e      	bne.n	8004fde <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f68:	d114      	bne.n	8004f94 <UART_Transmit_IT+0x48>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	691b      	ldr	r3, [r3, #16]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d110      	bne.n	8004f94 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a1b      	ldr	r3, [r3, #32]
 8004f76:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	881b      	ldrh	r3, [r3, #0]
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f86:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	1c9a      	adds	r2, r3, #2
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	621a      	str	r2, [r3, #32]
 8004f92:	e008      	b.n	8004fa6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6a1b      	ldr	r3, [r3, #32]
 8004f98:	1c59      	adds	r1, r3, #1
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	6211      	str	r1, [r2, #32]
 8004f9e:	781a      	ldrb	r2, [r3, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	3b01      	subs	r3, #1
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	687a      	ldr	r2, [r7, #4]
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d10f      	bne.n	8004fda <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	68da      	ldr	r2, [r3, #12]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004fc8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	68da      	ldr	r2, [r3, #12]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004fd8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	e000      	b.n	8004fe0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004fde:	2302      	movs	r3, #2
  }
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3714      	adds	r7, #20
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b082      	sub	sp, #8
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	68da      	ldr	r2, [r3, #12]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005002:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2220      	movs	r2, #32
 8005008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f7ff fd35 	bl	8004a7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005012:	2300      	movs	r3, #0
}
 8005014:	4618      	mov	r0, r3
 8005016:	3708      	adds	r7, #8
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b08c      	sub	sp, #48	@ 0x30
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005024:	2300      	movs	r3, #0
 8005026:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005028:	2300      	movs	r3, #0
 800502a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005032:	b2db      	uxtb	r3, r3
 8005034:	2b22      	cmp	r3, #34	@ 0x22
 8005036:	f040 80aa 	bne.w	800518e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005042:	d115      	bne.n	8005070 <UART_Receive_IT+0x54>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d111      	bne.n	8005070 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005050:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	b29b      	uxth	r3, r3
 800505a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800505e:	b29a      	uxth	r2, r3
 8005060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005062:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005068:	1c9a      	adds	r2, r3, #2
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	629a      	str	r2, [r3, #40]	@ 0x28
 800506e:	e024      	b.n	80050ba <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005074:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800507e:	d007      	beq.n	8005090 <UART_Receive_IT+0x74>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d10a      	bne.n	800509e <UART_Receive_IT+0x82>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	691b      	ldr	r3, [r3, #16]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d106      	bne.n	800509e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	b2da      	uxtb	r2, r3
 8005098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800509a:	701a      	strb	r2, [r3, #0]
 800509c:	e008      	b.n	80050b0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050aa:	b2da      	uxtb	r2, r3
 80050ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ae:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050b4:	1c5a      	adds	r2, r3, #1
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80050be:	b29b      	uxth	r3, r3
 80050c0:	3b01      	subs	r3, #1
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	4619      	mov	r1, r3
 80050c8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d15d      	bne.n	800518a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68da      	ldr	r2, [r3, #12]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f022 0220 	bic.w	r2, r2, #32
 80050dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	68da      	ldr	r2, [r3, #12]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80050ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	695a      	ldr	r2, [r3, #20]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f022 0201 	bic.w	r2, r2, #1
 80050fc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2220      	movs	r2, #32
 8005102:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005110:	2b01      	cmp	r3, #1
 8005112:	d135      	bne.n	8005180 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	330c      	adds	r3, #12
 8005120:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	e853 3f00 	ldrex	r3, [r3]
 8005128:	613b      	str	r3, [r7, #16]
   return(result);
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	f023 0310 	bic.w	r3, r3, #16
 8005130:	627b      	str	r3, [r7, #36]	@ 0x24
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	330c      	adds	r3, #12
 8005138:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800513a:	623a      	str	r2, [r7, #32]
 800513c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800513e:	69f9      	ldr	r1, [r7, #28]
 8005140:	6a3a      	ldr	r2, [r7, #32]
 8005142:	e841 2300 	strex	r3, r2, [r1]
 8005146:	61bb      	str	r3, [r7, #24]
   return(result);
 8005148:	69bb      	ldr	r3, [r7, #24]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d1e5      	bne.n	800511a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 0310 	and.w	r3, r3, #16
 8005158:	2b10      	cmp	r3, #16
 800515a:	d10a      	bne.n	8005172 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800515c:	2300      	movs	r3, #0
 800515e:	60fb      	str	r3, [r7, #12]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	60fb      	str	r3, [r7, #12]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	60fb      	str	r3, [r7, #12]
 8005170:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005176:	4619      	mov	r1, r3
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f7fc fb11 	bl	80017a0 <HAL_UARTEx_RxEventCallback>
 800517e:	e002      	b.n	8005186 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f7ff fc85 	bl	8004a90 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005186:	2300      	movs	r3, #0
 8005188:	e002      	b.n	8005190 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800518a:	2300      	movs	r3, #0
 800518c:	e000      	b.n	8005190 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800518e:	2302      	movs	r3, #2
  }
}
 8005190:	4618      	mov	r0, r3
 8005192:	3730      	adds	r7, #48	@ 0x30
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005198:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800519c:	b0c0      	sub	sp, #256	@ 0x100
 800519e:	af00      	add	r7, sp, #0
 80051a0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	691b      	ldr	r3, [r3, #16]
 80051ac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80051b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b4:	68d9      	ldr	r1, [r3, #12]
 80051b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	ea40 0301 	orr.w	r3, r0, r1
 80051c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80051c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051c6:	689a      	ldr	r2, [r3, #8]
 80051c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051cc:	691b      	ldr	r3, [r3, #16]
 80051ce:	431a      	orrs	r2, r3
 80051d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051d4:	695b      	ldr	r3, [r3, #20]
 80051d6:	431a      	orrs	r2, r3
 80051d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051dc:	69db      	ldr	r3, [r3, #28]
 80051de:	4313      	orrs	r3, r2
 80051e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80051e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80051f0:	f021 010c 	bic.w	r1, r1, #12
 80051f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80051fe:	430b      	orrs	r3, r1
 8005200:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800520e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005212:	6999      	ldr	r1, [r3, #24]
 8005214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	ea40 0301 	orr.w	r3, r0, r1
 800521e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	4b8f      	ldr	r3, [pc, #572]	@ (8005464 <UART_SetConfig+0x2cc>)
 8005228:	429a      	cmp	r2, r3
 800522a:	d005      	beq.n	8005238 <UART_SetConfig+0xa0>
 800522c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	4b8d      	ldr	r3, [pc, #564]	@ (8005468 <UART_SetConfig+0x2d0>)
 8005234:	429a      	cmp	r2, r3
 8005236:	d104      	bne.n	8005242 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005238:	f7fe fbea 	bl	8003a10 <HAL_RCC_GetPCLK2Freq>
 800523c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005240:	e003      	b.n	800524a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005242:	f7fe fbd1 	bl	80039e8 <HAL_RCC_GetPCLK1Freq>
 8005246:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800524a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800524e:	69db      	ldr	r3, [r3, #28]
 8005250:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005254:	f040 810c 	bne.w	8005470 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005258:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800525c:	2200      	movs	r2, #0
 800525e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005262:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005266:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800526a:	4622      	mov	r2, r4
 800526c:	462b      	mov	r3, r5
 800526e:	1891      	adds	r1, r2, r2
 8005270:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005272:	415b      	adcs	r3, r3
 8005274:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005276:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800527a:	4621      	mov	r1, r4
 800527c:	eb12 0801 	adds.w	r8, r2, r1
 8005280:	4629      	mov	r1, r5
 8005282:	eb43 0901 	adc.w	r9, r3, r1
 8005286:	f04f 0200 	mov.w	r2, #0
 800528a:	f04f 0300 	mov.w	r3, #0
 800528e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005292:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005296:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800529a:	4690      	mov	r8, r2
 800529c:	4699      	mov	r9, r3
 800529e:	4623      	mov	r3, r4
 80052a0:	eb18 0303 	adds.w	r3, r8, r3
 80052a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80052a8:	462b      	mov	r3, r5
 80052aa:	eb49 0303 	adc.w	r3, r9, r3
 80052ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80052b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80052be:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80052c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80052c6:	460b      	mov	r3, r1
 80052c8:	18db      	adds	r3, r3, r3
 80052ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80052cc:	4613      	mov	r3, r2
 80052ce:	eb42 0303 	adc.w	r3, r2, r3
 80052d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80052d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80052d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80052dc:	f7fb fccc 	bl	8000c78 <__aeabi_uldivmod>
 80052e0:	4602      	mov	r2, r0
 80052e2:	460b      	mov	r3, r1
 80052e4:	4b61      	ldr	r3, [pc, #388]	@ (800546c <UART_SetConfig+0x2d4>)
 80052e6:	fba3 2302 	umull	r2, r3, r3, r2
 80052ea:	095b      	lsrs	r3, r3, #5
 80052ec:	011c      	lsls	r4, r3, #4
 80052ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052f2:	2200      	movs	r2, #0
 80052f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052f8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80052fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005300:	4642      	mov	r2, r8
 8005302:	464b      	mov	r3, r9
 8005304:	1891      	adds	r1, r2, r2
 8005306:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005308:	415b      	adcs	r3, r3
 800530a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800530c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005310:	4641      	mov	r1, r8
 8005312:	eb12 0a01 	adds.w	sl, r2, r1
 8005316:	4649      	mov	r1, r9
 8005318:	eb43 0b01 	adc.w	fp, r3, r1
 800531c:	f04f 0200 	mov.w	r2, #0
 8005320:	f04f 0300 	mov.w	r3, #0
 8005324:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005328:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800532c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005330:	4692      	mov	sl, r2
 8005332:	469b      	mov	fp, r3
 8005334:	4643      	mov	r3, r8
 8005336:	eb1a 0303 	adds.w	r3, sl, r3
 800533a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800533e:	464b      	mov	r3, r9
 8005340:	eb4b 0303 	adc.w	r3, fp, r3
 8005344:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005354:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005358:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800535c:	460b      	mov	r3, r1
 800535e:	18db      	adds	r3, r3, r3
 8005360:	643b      	str	r3, [r7, #64]	@ 0x40
 8005362:	4613      	mov	r3, r2
 8005364:	eb42 0303 	adc.w	r3, r2, r3
 8005368:	647b      	str	r3, [r7, #68]	@ 0x44
 800536a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800536e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005372:	f7fb fc81 	bl	8000c78 <__aeabi_uldivmod>
 8005376:	4602      	mov	r2, r0
 8005378:	460b      	mov	r3, r1
 800537a:	4611      	mov	r1, r2
 800537c:	4b3b      	ldr	r3, [pc, #236]	@ (800546c <UART_SetConfig+0x2d4>)
 800537e:	fba3 2301 	umull	r2, r3, r3, r1
 8005382:	095b      	lsrs	r3, r3, #5
 8005384:	2264      	movs	r2, #100	@ 0x64
 8005386:	fb02 f303 	mul.w	r3, r2, r3
 800538a:	1acb      	subs	r3, r1, r3
 800538c:	00db      	lsls	r3, r3, #3
 800538e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005392:	4b36      	ldr	r3, [pc, #216]	@ (800546c <UART_SetConfig+0x2d4>)
 8005394:	fba3 2302 	umull	r2, r3, r3, r2
 8005398:	095b      	lsrs	r3, r3, #5
 800539a:	005b      	lsls	r3, r3, #1
 800539c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80053a0:	441c      	add	r4, r3
 80053a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053a6:	2200      	movs	r2, #0
 80053a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80053ac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80053b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80053b4:	4642      	mov	r2, r8
 80053b6:	464b      	mov	r3, r9
 80053b8:	1891      	adds	r1, r2, r2
 80053ba:	63b9      	str	r1, [r7, #56]	@ 0x38
 80053bc:	415b      	adcs	r3, r3
 80053be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80053c4:	4641      	mov	r1, r8
 80053c6:	1851      	adds	r1, r2, r1
 80053c8:	6339      	str	r1, [r7, #48]	@ 0x30
 80053ca:	4649      	mov	r1, r9
 80053cc:	414b      	adcs	r3, r1
 80053ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80053d0:	f04f 0200 	mov.w	r2, #0
 80053d4:	f04f 0300 	mov.w	r3, #0
 80053d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80053dc:	4659      	mov	r1, fp
 80053de:	00cb      	lsls	r3, r1, #3
 80053e0:	4651      	mov	r1, sl
 80053e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053e6:	4651      	mov	r1, sl
 80053e8:	00ca      	lsls	r2, r1, #3
 80053ea:	4610      	mov	r0, r2
 80053ec:	4619      	mov	r1, r3
 80053ee:	4603      	mov	r3, r0
 80053f0:	4642      	mov	r2, r8
 80053f2:	189b      	adds	r3, r3, r2
 80053f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053f8:	464b      	mov	r3, r9
 80053fa:	460a      	mov	r2, r1
 80053fc:	eb42 0303 	adc.w	r3, r2, r3
 8005400:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005410:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005414:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005418:	460b      	mov	r3, r1
 800541a:	18db      	adds	r3, r3, r3
 800541c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800541e:	4613      	mov	r3, r2
 8005420:	eb42 0303 	adc.w	r3, r2, r3
 8005424:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005426:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800542a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800542e:	f7fb fc23 	bl	8000c78 <__aeabi_uldivmod>
 8005432:	4602      	mov	r2, r0
 8005434:	460b      	mov	r3, r1
 8005436:	4b0d      	ldr	r3, [pc, #52]	@ (800546c <UART_SetConfig+0x2d4>)
 8005438:	fba3 1302 	umull	r1, r3, r3, r2
 800543c:	095b      	lsrs	r3, r3, #5
 800543e:	2164      	movs	r1, #100	@ 0x64
 8005440:	fb01 f303 	mul.w	r3, r1, r3
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	00db      	lsls	r3, r3, #3
 8005448:	3332      	adds	r3, #50	@ 0x32
 800544a:	4a08      	ldr	r2, [pc, #32]	@ (800546c <UART_SetConfig+0x2d4>)
 800544c:	fba2 2303 	umull	r2, r3, r2, r3
 8005450:	095b      	lsrs	r3, r3, #5
 8005452:	f003 0207 	and.w	r2, r3, #7
 8005456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4422      	add	r2, r4
 800545e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005460:	e106      	b.n	8005670 <UART_SetConfig+0x4d8>
 8005462:	bf00      	nop
 8005464:	40011000 	.word	0x40011000
 8005468:	40011400 	.word	0x40011400
 800546c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005470:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005474:	2200      	movs	r2, #0
 8005476:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800547a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800547e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005482:	4642      	mov	r2, r8
 8005484:	464b      	mov	r3, r9
 8005486:	1891      	adds	r1, r2, r2
 8005488:	6239      	str	r1, [r7, #32]
 800548a:	415b      	adcs	r3, r3
 800548c:	627b      	str	r3, [r7, #36]	@ 0x24
 800548e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005492:	4641      	mov	r1, r8
 8005494:	1854      	adds	r4, r2, r1
 8005496:	4649      	mov	r1, r9
 8005498:	eb43 0501 	adc.w	r5, r3, r1
 800549c:	f04f 0200 	mov.w	r2, #0
 80054a0:	f04f 0300 	mov.w	r3, #0
 80054a4:	00eb      	lsls	r3, r5, #3
 80054a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80054aa:	00e2      	lsls	r2, r4, #3
 80054ac:	4614      	mov	r4, r2
 80054ae:	461d      	mov	r5, r3
 80054b0:	4643      	mov	r3, r8
 80054b2:	18e3      	adds	r3, r4, r3
 80054b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80054b8:	464b      	mov	r3, r9
 80054ba:	eb45 0303 	adc.w	r3, r5, r3
 80054be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80054c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	2200      	movs	r2, #0
 80054ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80054ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80054d2:	f04f 0200 	mov.w	r2, #0
 80054d6:	f04f 0300 	mov.w	r3, #0
 80054da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80054de:	4629      	mov	r1, r5
 80054e0:	008b      	lsls	r3, r1, #2
 80054e2:	4621      	mov	r1, r4
 80054e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054e8:	4621      	mov	r1, r4
 80054ea:	008a      	lsls	r2, r1, #2
 80054ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80054f0:	f7fb fbc2 	bl	8000c78 <__aeabi_uldivmod>
 80054f4:	4602      	mov	r2, r0
 80054f6:	460b      	mov	r3, r1
 80054f8:	4b60      	ldr	r3, [pc, #384]	@ (800567c <UART_SetConfig+0x4e4>)
 80054fa:	fba3 2302 	umull	r2, r3, r3, r2
 80054fe:	095b      	lsrs	r3, r3, #5
 8005500:	011c      	lsls	r4, r3, #4
 8005502:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005506:	2200      	movs	r2, #0
 8005508:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800550c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005510:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005514:	4642      	mov	r2, r8
 8005516:	464b      	mov	r3, r9
 8005518:	1891      	adds	r1, r2, r2
 800551a:	61b9      	str	r1, [r7, #24]
 800551c:	415b      	adcs	r3, r3
 800551e:	61fb      	str	r3, [r7, #28]
 8005520:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005524:	4641      	mov	r1, r8
 8005526:	1851      	adds	r1, r2, r1
 8005528:	6139      	str	r1, [r7, #16]
 800552a:	4649      	mov	r1, r9
 800552c:	414b      	adcs	r3, r1
 800552e:	617b      	str	r3, [r7, #20]
 8005530:	f04f 0200 	mov.w	r2, #0
 8005534:	f04f 0300 	mov.w	r3, #0
 8005538:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800553c:	4659      	mov	r1, fp
 800553e:	00cb      	lsls	r3, r1, #3
 8005540:	4651      	mov	r1, sl
 8005542:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005546:	4651      	mov	r1, sl
 8005548:	00ca      	lsls	r2, r1, #3
 800554a:	4610      	mov	r0, r2
 800554c:	4619      	mov	r1, r3
 800554e:	4603      	mov	r3, r0
 8005550:	4642      	mov	r2, r8
 8005552:	189b      	adds	r3, r3, r2
 8005554:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005558:	464b      	mov	r3, r9
 800555a:	460a      	mov	r2, r1
 800555c:	eb42 0303 	adc.w	r3, r2, r3
 8005560:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	2200      	movs	r2, #0
 800556c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800556e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005570:	f04f 0200 	mov.w	r2, #0
 8005574:	f04f 0300 	mov.w	r3, #0
 8005578:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800557c:	4649      	mov	r1, r9
 800557e:	008b      	lsls	r3, r1, #2
 8005580:	4641      	mov	r1, r8
 8005582:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005586:	4641      	mov	r1, r8
 8005588:	008a      	lsls	r2, r1, #2
 800558a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800558e:	f7fb fb73 	bl	8000c78 <__aeabi_uldivmod>
 8005592:	4602      	mov	r2, r0
 8005594:	460b      	mov	r3, r1
 8005596:	4611      	mov	r1, r2
 8005598:	4b38      	ldr	r3, [pc, #224]	@ (800567c <UART_SetConfig+0x4e4>)
 800559a:	fba3 2301 	umull	r2, r3, r3, r1
 800559e:	095b      	lsrs	r3, r3, #5
 80055a0:	2264      	movs	r2, #100	@ 0x64
 80055a2:	fb02 f303 	mul.w	r3, r2, r3
 80055a6:	1acb      	subs	r3, r1, r3
 80055a8:	011b      	lsls	r3, r3, #4
 80055aa:	3332      	adds	r3, #50	@ 0x32
 80055ac:	4a33      	ldr	r2, [pc, #204]	@ (800567c <UART_SetConfig+0x4e4>)
 80055ae:	fba2 2303 	umull	r2, r3, r2, r3
 80055b2:	095b      	lsrs	r3, r3, #5
 80055b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80055b8:	441c      	add	r4, r3
 80055ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055be:	2200      	movs	r2, #0
 80055c0:	673b      	str	r3, [r7, #112]	@ 0x70
 80055c2:	677a      	str	r2, [r7, #116]	@ 0x74
 80055c4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80055c8:	4642      	mov	r2, r8
 80055ca:	464b      	mov	r3, r9
 80055cc:	1891      	adds	r1, r2, r2
 80055ce:	60b9      	str	r1, [r7, #8]
 80055d0:	415b      	adcs	r3, r3
 80055d2:	60fb      	str	r3, [r7, #12]
 80055d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80055d8:	4641      	mov	r1, r8
 80055da:	1851      	adds	r1, r2, r1
 80055dc:	6039      	str	r1, [r7, #0]
 80055de:	4649      	mov	r1, r9
 80055e0:	414b      	adcs	r3, r1
 80055e2:	607b      	str	r3, [r7, #4]
 80055e4:	f04f 0200 	mov.w	r2, #0
 80055e8:	f04f 0300 	mov.w	r3, #0
 80055ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80055f0:	4659      	mov	r1, fp
 80055f2:	00cb      	lsls	r3, r1, #3
 80055f4:	4651      	mov	r1, sl
 80055f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055fa:	4651      	mov	r1, sl
 80055fc:	00ca      	lsls	r2, r1, #3
 80055fe:	4610      	mov	r0, r2
 8005600:	4619      	mov	r1, r3
 8005602:	4603      	mov	r3, r0
 8005604:	4642      	mov	r2, r8
 8005606:	189b      	adds	r3, r3, r2
 8005608:	66bb      	str	r3, [r7, #104]	@ 0x68
 800560a:	464b      	mov	r3, r9
 800560c:	460a      	mov	r2, r1
 800560e:	eb42 0303 	adc.w	r3, r2, r3
 8005612:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	663b      	str	r3, [r7, #96]	@ 0x60
 800561e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005620:	f04f 0200 	mov.w	r2, #0
 8005624:	f04f 0300 	mov.w	r3, #0
 8005628:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800562c:	4649      	mov	r1, r9
 800562e:	008b      	lsls	r3, r1, #2
 8005630:	4641      	mov	r1, r8
 8005632:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005636:	4641      	mov	r1, r8
 8005638:	008a      	lsls	r2, r1, #2
 800563a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800563e:	f7fb fb1b 	bl	8000c78 <__aeabi_uldivmod>
 8005642:	4602      	mov	r2, r0
 8005644:	460b      	mov	r3, r1
 8005646:	4b0d      	ldr	r3, [pc, #52]	@ (800567c <UART_SetConfig+0x4e4>)
 8005648:	fba3 1302 	umull	r1, r3, r3, r2
 800564c:	095b      	lsrs	r3, r3, #5
 800564e:	2164      	movs	r1, #100	@ 0x64
 8005650:	fb01 f303 	mul.w	r3, r1, r3
 8005654:	1ad3      	subs	r3, r2, r3
 8005656:	011b      	lsls	r3, r3, #4
 8005658:	3332      	adds	r3, #50	@ 0x32
 800565a:	4a08      	ldr	r2, [pc, #32]	@ (800567c <UART_SetConfig+0x4e4>)
 800565c:	fba2 2303 	umull	r2, r3, r2, r3
 8005660:	095b      	lsrs	r3, r3, #5
 8005662:	f003 020f 	and.w	r2, r3, #15
 8005666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4422      	add	r2, r4
 800566e:	609a      	str	r2, [r3, #8]
}
 8005670:	bf00      	nop
 8005672:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005676:	46bd      	mov	sp, r7
 8005678:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800567c:	51eb851f 	.word	0x51eb851f

08005680 <_scanf_float>:
 8005680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005684:	b087      	sub	sp, #28
 8005686:	4691      	mov	r9, r2
 8005688:	9303      	str	r3, [sp, #12]
 800568a:	688b      	ldr	r3, [r1, #8]
 800568c:	1e5a      	subs	r2, r3, #1
 800568e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005692:	bf81      	itttt	hi
 8005694:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005698:	eb03 0b05 	addhi.w	fp, r3, r5
 800569c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80056a0:	608b      	strhi	r3, [r1, #8]
 80056a2:	680b      	ldr	r3, [r1, #0]
 80056a4:	460a      	mov	r2, r1
 80056a6:	f04f 0500 	mov.w	r5, #0
 80056aa:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80056ae:	f842 3b1c 	str.w	r3, [r2], #28
 80056b2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80056b6:	4680      	mov	r8, r0
 80056b8:	460c      	mov	r4, r1
 80056ba:	bf98      	it	ls
 80056bc:	f04f 0b00 	movls.w	fp, #0
 80056c0:	9201      	str	r2, [sp, #4]
 80056c2:	4616      	mov	r6, r2
 80056c4:	46aa      	mov	sl, r5
 80056c6:	462f      	mov	r7, r5
 80056c8:	9502      	str	r5, [sp, #8]
 80056ca:	68a2      	ldr	r2, [r4, #8]
 80056cc:	b15a      	cbz	r2, 80056e6 <_scanf_float+0x66>
 80056ce:	f8d9 3000 	ldr.w	r3, [r9]
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	2b4e      	cmp	r3, #78	@ 0x4e
 80056d6:	d863      	bhi.n	80057a0 <_scanf_float+0x120>
 80056d8:	2b40      	cmp	r3, #64	@ 0x40
 80056da:	d83b      	bhi.n	8005754 <_scanf_float+0xd4>
 80056dc:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80056e0:	b2c8      	uxtb	r0, r1
 80056e2:	280e      	cmp	r0, #14
 80056e4:	d939      	bls.n	800575a <_scanf_float+0xda>
 80056e6:	b11f      	cbz	r7, 80056f0 <_scanf_float+0x70>
 80056e8:	6823      	ldr	r3, [r4, #0]
 80056ea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056ee:	6023      	str	r3, [r4, #0]
 80056f0:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80056f4:	f1ba 0f01 	cmp.w	sl, #1
 80056f8:	f200 8114 	bhi.w	8005924 <_scanf_float+0x2a4>
 80056fc:	9b01      	ldr	r3, [sp, #4]
 80056fe:	429e      	cmp	r6, r3
 8005700:	f200 8105 	bhi.w	800590e <_scanf_float+0x28e>
 8005704:	2001      	movs	r0, #1
 8005706:	b007      	add	sp, #28
 8005708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800570c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005710:	2a0d      	cmp	r2, #13
 8005712:	d8e8      	bhi.n	80056e6 <_scanf_float+0x66>
 8005714:	a101      	add	r1, pc, #4	@ (adr r1, 800571c <_scanf_float+0x9c>)
 8005716:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800571a:	bf00      	nop
 800571c:	08005865 	.word	0x08005865
 8005720:	080056e7 	.word	0x080056e7
 8005724:	080056e7 	.word	0x080056e7
 8005728:	080056e7 	.word	0x080056e7
 800572c:	080058c1 	.word	0x080058c1
 8005730:	0800589b 	.word	0x0800589b
 8005734:	080056e7 	.word	0x080056e7
 8005738:	080056e7 	.word	0x080056e7
 800573c:	08005873 	.word	0x08005873
 8005740:	080056e7 	.word	0x080056e7
 8005744:	080056e7 	.word	0x080056e7
 8005748:	080056e7 	.word	0x080056e7
 800574c:	080056e7 	.word	0x080056e7
 8005750:	0800582f 	.word	0x0800582f
 8005754:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005758:	e7da      	b.n	8005710 <_scanf_float+0x90>
 800575a:	290e      	cmp	r1, #14
 800575c:	d8c3      	bhi.n	80056e6 <_scanf_float+0x66>
 800575e:	a001      	add	r0, pc, #4	@ (adr r0, 8005764 <_scanf_float+0xe4>)
 8005760:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005764:	0800581f 	.word	0x0800581f
 8005768:	080056e7 	.word	0x080056e7
 800576c:	0800581f 	.word	0x0800581f
 8005770:	080058af 	.word	0x080058af
 8005774:	080056e7 	.word	0x080056e7
 8005778:	080057c1 	.word	0x080057c1
 800577c:	08005805 	.word	0x08005805
 8005780:	08005805 	.word	0x08005805
 8005784:	08005805 	.word	0x08005805
 8005788:	08005805 	.word	0x08005805
 800578c:	08005805 	.word	0x08005805
 8005790:	08005805 	.word	0x08005805
 8005794:	08005805 	.word	0x08005805
 8005798:	08005805 	.word	0x08005805
 800579c:	08005805 	.word	0x08005805
 80057a0:	2b6e      	cmp	r3, #110	@ 0x6e
 80057a2:	d809      	bhi.n	80057b8 <_scanf_float+0x138>
 80057a4:	2b60      	cmp	r3, #96	@ 0x60
 80057a6:	d8b1      	bhi.n	800570c <_scanf_float+0x8c>
 80057a8:	2b54      	cmp	r3, #84	@ 0x54
 80057aa:	d07b      	beq.n	80058a4 <_scanf_float+0x224>
 80057ac:	2b59      	cmp	r3, #89	@ 0x59
 80057ae:	d19a      	bne.n	80056e6 <_scanf_float+0x66>
 80057b0:	2d07      	cmp	r5, #7
 80057b2:	d198      	bne.n	80056e6 <_scanf_float+0x66>
 80057b4:	2508      	movs	r5, #8
 80057b6:	e02f      	b.n	8005818 <_scanf_float+0x198>
 80057b8:	2b74      	cmp	r3, #116	@ 0x74
 80057ba:	d073      	beq.n	80058a4 <_scanf_float+0x224>
 80057bc:	2b79      	cmp	r3, #121	@ 0x79
 80057be:	e7f6      	b.n	80057ae <_scanf_float+0x12e>
 80057c0:	6821      	ldr	r1, [r4, #0]
 80057c2:	05c8      	lsls	r0, r1, #23
 80057c4:	d51e      	bpl.n	8005804 <_scanf_float+0x184>
 80057c6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80057ca:	6021      	str	r1, [r4, #0]
 80057cc:	3701      	adds	r7, #1
 80057ce:	f1bb 0f00 	cmp.w	fp, #0
 80057d2:	d003      	beq.n	80057dc <_scanf_float+0x15c>
 80057d4:	3201      	adds	r2, #1
 80057d6:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 80057da:	60a2      	str	r2, [r4, #8]
 80057dc:	68a3      	ldr	r3, [r4, #8]
 80057de:	3b01      	subs	r3, #1
 80057e0:	60a3      	str	r3, [r4, #8]
 80057e2:	6923      	ldr	r3, [r4, #16]
 80057e4:	3301      	adds	r3, #1
 80057e6:	6123      	str	r3, [r4, #16]
 80057e8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80057ec:	3b01      	subs	r3, #1
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	f8c9 3004 	str.w	r3, [r9, #4]
 80057f4:	f340 8082 	ble.w	80058fc <_scanf_float+0x27c>
 80057f8:	f8d9 3000 	ldr.w	r3, [r9]
 80057fc:	3301      	adds	r3, #1
 80057fe:	f8c9 3000 	str.w	r3, [r9]
 8005802:	e762      	b.n	80056ca <_scanf_float+0x4a>
 8005804:	eb1a 0105 	adds.w	r1, sl, r5
 8005808:	f47f af6d 	bne.w	80056e6 <_scanf_float+0x66>
 800580c:	6822      	ldr	r2, [r4, #0]
 800580e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005812:	6022      	str	r2, [r4, #0]
 8005814:	460d      	mov	r5, r1
 8005816:	468a      	mov	sl, r1
 8005818:	f806 3b01 	strb.w	r3, [r6], #1
 800581c:	e7de      	b.n	80057dc <_scanf_float+0x15c>
 800581e:	6822      	ldr	r2, [r4, #0]
 8005820:	0610      	lsls	r0, r2, #24
 8005822:	f57f af60 	bpl.w	80056e6 <_scanf_float+0x66>
 8005826:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800582a:	6022      	str	r2, [r4, #0]
 800582c:	e7f4      	b.n	8005818 <_scanf_float+0x198>
 800582e:	f1ba 0f00 	cmp.w	sl, #0
 8005832:	d10c      	bne.n	800584e <_scanf_float+0x1ce>
 8005834:	b977      	cbnz	r7, 8005854 <_scanf_float+0x1d4>
 8005836:	6822      	ldr	r2, [r4, #0]
 8005838:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800583c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005840:	d108      	bne.n	8005854 <_scanf_float+0x1d4>
 8005842:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005846:	6022      	str	r2, [r4, #0]
 8005848:	f04f 0a01 	mov.w	sl, #1
 800584c:	e7e4      	b.n	8005818 <_scanf_float+0x198>
 800584e:	f1ba 0f02 	cmp.w	sl, #2
 8005852:	d050      	beq.n	80058f6 <_scanf_float+0x276>
 8005854:	2d01      	cmp	r5, #1
 8005856:	d002      	beq.n	800585e <_scanf_float+0x1de>
 8005858:	2d04      	cmp	r5, #4
 800585a:	f47f af44 	bne.w	80056e6 <_scanf_float+0x66>
 800585e:	3501      	adds	r5, #1
 8005860:	b2ed      	uxtb	r5, r5
 8005862:	e7d9      	b.n	8005818 <_scanf_float+0x198>
 8005864:	f1ba 0f01 	cmp.w	sl, #1
 8005868:	f47f af3d 	bne.w	80056e6 <_scanf_float+0x66>
 800586c:	f04f 0a02 	mov.w	sl, #2
 8005870:	e7d2      	b.n	8005818 <_scanf_float+0x198>
 8005872:	b975      	cbnz	r5, 8005892 <_scanf_float+0x212>
 8005874:	2f00      	cmp	r7, #0
 8005876:	f47f af37 	bne.w	80056e8 <_scanf_float+0x68>
 800587a:	6822      	ldr	r2, [r4, #0]
 800587c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005880:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005884:	f040 8103 	bne.w	8005a8e <_scanf_float+0x40e>
 8005888:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800588c:	6022      	str	r2, [r4, #0]
 800588e:	2501      	movs	r5, #1
 8005890:	e7c2      	b.n	8005818 <_scanf_float+0x198>
 8005892:	2d03      	cmp	r5, #3
 8005894:	d0e3      	beq.n	800585e <_scanf_float+0x1de>
 8005896:	2d05      	cmp	r5, #5
 8005898:	e7df      	b.n	800585a <_scanf_float+0x1da>
 800589a:	2d02      	cmp	r5, #2
 800589c:	f47f af23 	bne.w	80056e6 <_scanf_float+0x66>
 80058a0:	2503      	movs	r5, #3
 80058a2:	e7b9      	b.n	8005818 <_scanf_float+0x198>
 80058a4:	2d06      	cmp	r5, #6
 80058a6:	f47f af1e 	bne.w	80056e6 <_scanf_float+0x66>
 80058aa:	2507      	movs	r5, #7
 80058ac:	e7b4      	b.n	8005818 <_scanf_float+0x198>
 80058ae:	6822      	ldr	r2, [r4, #0]
 80058b0:	0591      	lsls	r1, r2, #22
 80058b2:	f57f af18 	bpl.w	80056e6 <_scanf_float+0x66>
 80058b6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80058ba:	6022      	str	r2, [r4, #0]
 80058bc:	9702      	str	r7, [sp, #8]
 80058be:	e7ab      	b.n	8005818 <_scanf_float+0x198>
 80058c0:	6822      	ldr	r2, [r4, #0]
 80058c2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80058c6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80058ca:	d005      	beq.n	80058d8 <_scanf_float+0x258>
 80058cc:	0550      	lsls	r0, r2, #21
 80058ce:	f57f af0a 	bpl.w	80056e6 <_scanf_float+0x66>
 80058d2:	2f00      	cmp	r7, #0
 80058d4:	f000 80db 	beq.w	8005a8e <_scanf_float+0x40e>
 80058d8:	0591      	lsls	r1, r2, #22
 80058da:	bf58      	it	pl
 80058dc:	9902      	ldrpl	r1, [sp, #8]
 80058de:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80058e2:	bf58      	it	pl
 80058e4:	1a79      	subpl	r1, r7, r1
 80058e6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80058ea:	bf58      	it	pl
 80058ec:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80058f0:	6022      	str	r2, [r4, #0]
 80058f2:	2700      	movs	r7, #0
 80058f4:	e790      	b.n	8005818 <_scanf_float+0x198>
 80058f6:	f04f 0a03 	mov.w	sl, #3
 80058fa:	e78d      	b.n	8005818 <_scanf_float+0x198>
 80058fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005900:	4649      	mov	r1, r9
 8005902:	4640      	mov	r0, r8
 8005904:	4798      	blx	r3
 8005906:	2800      	cmp	r0, #0
 8005908:	f43f aedf 	beq.w	80056ca <_scanf_float+0x4a>
 800590c:	e6eb      	b.n	80056e6 <_scanf_float+0x66>
 800590e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005912:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005916:	464a      	mov	r2, r9
 8005918:	4640      	mov	r0, r8
 800591a:	4798      	blx	r3
 800591c:	6923      	ldr	r3, [r4, #16]
 800591e:	3b01      	subs	r3, #1
 8005920:	6123      	str	r3, [r4, #16]
 8005922:	e6eb      	b.n	80056fc <_scanf_float+0x7c>
 8005924:	1e6b      	subs	r3, r5, #1
 8005926:	2b06      	cmp	r3, #6
 8005928:	d824      	bhi.n	8005974 <_scanf_float+0x2f4>
 800592a:	2d02      	cmp	r5, #2
 800592c:	d836      	bhi.n	800599c <_scanf_float+0x31c>
 800592e:	9b01      	ldr	r3, [sp, #4]
 8005930:	429e      	cmp	r6, r3
 8005932:	f67f aee7 	bls.w	8005704 <_scanf_float+0x84>
 8005936:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800593a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800593e:	464a      	mov	r2, r9
 8005940:	4640      	mov	r0, r8
 8005942:	4798      	blx	r3
 8005944:	6923      	ldr	r3, [r4, #16]
 8005946:	3b01      	subs	r3, #1
 8005948:	6123      	str	r3, [r4, #16]
 800594a:	e7f0      	b.n	800592e <_scanf_float+0x2ae>
 800594c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005950:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005954:	464a      	mov	r2, r9
 8005956:	4640      	mov	r0, r8
 8005958:	4798      	blx	r3
 800595a:	6923      	ldr	r3, [r4, #16]
 800595c:	3b01      	subs	r3, #1
 800595e:	6123      	str	r3, [r4, #16]
 8005960:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005964:	fa5f fa8a 	uxtb.w	sl, sl
 8005968:	f1ba 0f02 	cmp.w	sl, #2
 800596c:	d1ee      	bne.n	800594c <_scanf_float+0x2cc>
 800596e:	3d03      	subs	r5, #3
 8005970:	b2ed      	uxtb	r5, r5
 8005972:	1b76      	subs	r6, r6, r5
 8005974:	6823      	ldr	r3, [r4, #0]
 8005976:	05da      	lsls	r2, r3, #23
 8005978:	d530      	bpl.n	80059dc <_scanf_float+0x35c>
 800597a:	055b      	lsls	r3, r3, #21
 800597c:	d511      	bpl.n	80059a2 <_scanf_float+0x322>
 800597e:	9b01      	ldr	r3, [sp, #4]
 8005980:	429e      	cmp	r6, r3
 8005982:	f67f aebf 	bls.w	8005704 <_scanf_float+0x84>
 8005986:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800598a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800598e:	464a      	mov	r2, r9
 8005990:	4640      	mov	r0, r8
 8005992:	4798      	blx	r3
 8005994:	6923      	ldr	r3, [r4, #16]
 8005996:	3b01      	subs	r3, #1
 8005998:	6123      	str	r3, [r4, #16]
 800599a:	e7f0      	b.n	800597e <_scanf_float+0x2fe>
 800599c:	46aa      	mov	sl, r5
 800599e:	46b3      	mov	fp, r6
 80059a0:	e7de      	b.n	8005960 <_scanf_float+0x2e0>
 80059a2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80059a6:	6923      	ldr	r3, [r4, #16]
 80059a8:	2965      	cmp	r1, #101	@ 0x65
 80059aa:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80059ae:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 80059b2:	6123      	str	r3, [r4, #16]
 80059b4:	d00c      	beq.n	80059d0 <_scanf_float+0x350>
 80059b6:	2945      	cmp	r1, #69	@ 0x45
 80059b8:	d00a      	beq.n	80059d0 <_scanf_float+0x350>
 80059ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80059be:	464a      	mov	r2, r9
 80059c0:	4640      	mov	r0, r8
 80059c2:	4798      	blx	r3
 80059c4:	6923      	ldr	r3, [r4, #16]
 80059c6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80059ca:	3b01      	subs	r3, #1
 80059cc:	1eb5      	subs	r5, r6, #2
 80059ce:	6123      	str	r3, [r4, #16]
 80059d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80059d4:	464a      	mov	r2, r9
 80059d6:	4640      	mov	r0, r8
 80059d8:	4798      	blx	r3
 80059da:	462e      	mov	r6, r5
 80059dc:	6822      	ldr	r2, [r4, #0]
 80059de:	f012 0210 	ands.w	r2, r2, #16
 80059e2:	d001      	beq.n	80059e8 <_scanf_float+0x368>
 80059e4:	2000      	movs	r0, #0
 80059e6:	e68e      	b.n	8005706 <_scanf_float+0x86>
 80059e8:	7032      	strb	r2, [r6, #0]
 80059ea:	6823      	ldr	r3, [r4, #0]
 80059ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80059f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059f4:	d125      	bne.n	8005a42 <_scanf_float+0x3c2>
 80059f6:	9b02      	ldr	r3, [sp, #8]
 80059f8:	429f      	cmp	r7, r3
 80059fa:	d00a      	beq.n	8005a12 <_scanf_float+0x392>
 80059fc:	1bda      	subs	r2, r3, r7
 80059fe:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005a02:	429e      	cmp	r6, r3
 8005a04:	bf28      	it	cs
 8005a06:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005a0a:	4922      	ldr	r1, [pc, #136]	@ (8005a94 <_scanf_float+0x414>)
 8005a0c:	4630      	mov	r0, r6
 8005a0e:	f000 f907 	bl	8005c20 <siprintf>
 8005a12:	9901      	ldr	r1, [sp, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	4640      	mov	r0, r8
 8005a18:	f001 f9c2 	bl	8006da0 <_strtod_r>
 8005a1c:	9b03      	ldr	r3, [sp, #12]
 8005a1e:	6821      	ldr	r1, [r4, #0]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f011 0f02 	tst.w	r1, #2
 8005a26:	ec57 6b10 	vmov	r6, r7, d0
 8005a2a:	f103 0204 	add.w	r2, r3, #4
 8005a2e:	d015      	beq.n	8005a5c <_scanf_float+0x3dc>
 8005a30:	9903      	ldr	r1, [sp, #12]
 8005a32:	600a      	str	r2, [r1, #0]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	e9c3 6700 	strd	r6, r7, [r3]
 8005a3a:	68e3      	ldr	r3, [r4, #12]
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	60e3      	str	r3, [r4, #12]
 8005a40:	e7d0      	b.n	80059e4 <_scanf_float+0x364>
 8005a42:	9b04      	ldr	r3, [sp, #16]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d0e4      	beq.n	8005a12 <_scanf_float+0x392>
 8005a48:	9905      	ldr	r1, [sp, #20]
 8005a4a:	230a      	movs	r3, #10
 8005a4c:	3101      	adds	r1, #1
 8005a4e:	4640      	mov	r0, r8
 8005a50:	f001 fa26 	bl	8006ea0 <_strtol_r>
 8005a54:	9b04      	ldr	r3, [sp, #16]
 8005a56:	9e05      	ldr	r6, [sp, #20]
 8005a58:	1ac2      	subs	r2, r0, r3
 8005a5a:	e7d0      	b.n	80059fe <_scanf_float+0x37e>
 8005a5c:	f011 0f04 	tst.w	r1, #4
 8005a60:	9903      	ldr	r1, [sp, #12]
 8005a62:	600a      	str	r2, [r1, #0]
 8005a64:	d1e6      	bne.n	8005a34 <_scanf_float+0x3b4>
 8005a66:	681d      	ldr	r5, [r3, #0]
 8005a68:	4632      	mov	r2, r6
 8005a6a:	463b      	mov	r3, r7
 8005a6c:	4630      	mov	r0, r6
 8005a6e:	4639      	mov	r1, r7
 8005a70:	f7fb f87c 	bl	8000b6c <__aeabi_dcmpun>
 8005a74:	b128      	cbz	r0, 8005a82 <_scanf_float+0x402>
 8005a76:	4808      	ldr	r0, [pc, #32]	@ (8005a98 <_scanf_float+0x418>)
 8005a78:	f000 fa6a 	bl	8005f50 <nanf>
 8005a7c:	ed85 0a00 	vstr	s0, [r5]
 8005a80:	e7db      	b.n	8005a3a <_scanf_float+0x3ba>
 8005a82:	4630      	mov	r0, r6
 8005a84:	4639      	mov	r1, r7
 8005a86:	f7fb f8a7 	bl	8000bd8 <__aeabi_d2f>
 8005a8a:	6028      	str	r0, [r5, #0]
 8005a8c:	e7d5      	b.n	8005a3a <_scanf_float+0x3ba>
 8005a8e:	2700      	movs	r7, #0
 8005a90:	e62e      	b.n	80056f0 <_scanf_float+0x70>
 8005a92:	bf00      	nop
 8005a94:	080094a8 	.word	0x080094a8
 8005a98:	08009559 	.word	0x08009559

08005a9c <std>:
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	b510      	push	{r4, lr}
 8005aa0:	4604      	mov	r4, r0
 8005aa2:	e9c0 3300 	strd	r3, r3, [r0]
 8005aa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005aaa:	6083      	str	r3, [r0, #8]
 8005aac:	8181      	strh	r1, [r0, #12]
 8005aae:	6643      	str	r3, [r0, #100]	@ 0x64
 8005ab0:	81c2      	strh	r2, [r0, #14]
 8005ab2:	6183      	str	r3, [r0, #24]
 8005ab4:	4619      	mov	r1, r3
 8005ab6:	2208      	movs	r2, #8
 8005ab8:	305c      	adds	r0, #92	@ 0x5c
 8005aba:	f000 f944 	bl	8005d46 <memset>
 8005abe:	4b0d      	ldr	r3, [pc, #52]	@ (8005af4 <std+0x58>)
 8005ac0:	6263      	str	r3, [r4, #36]	@ 0x24
 8005ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8005af8 <std+0x5c>)
 8005ac4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8005afc <std+0x60>)
 8005ac8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005aca:	4b0d      	ldr	r3, [pc, #52]	@ (8005b00 <std+0x64>)
 8005acc:	6323      	str	r3, [r4, #48]	@ 0x30
 8005ace:	4b0d      	ldr	r3, [pc, #52]	@ (8005b04 <std+0x68>)
 8005ad0:	6224      	str	r4, [r4, #32]
 8005ad2:	429c      	cmp	r4, r3
 8005ad4:	d006      	beq.n	8005ae4 <std+0x48>
 8005ad6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005ada:	4294      	cmp	r4, r2
 8005adc:	d002      	beq.n	8005ae4 <std+0x48>
 8005ade:	33d0      	adds	r3, #208	@ 0xd0
 8005ae0:	429c      	cmp	r4, r3
 8005ae2:	d105      	bne.n	8005af0 <std+0x54>
 8005ae4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005aec:	f000 ba1e 	b.w	8005f2c <__retarget_lock_init_recursive>
 8005af0:	bd10      	pop	{r4, pc}
 8005af2:	bf00      	nop
 8005af4:	08005cbd 	.word	0x08005cbd
 8005af8:	08005ce3 	.word	0x08005ce3
 8005afc:	08005d1b 	.word	0x08005d1b
 8005b00:	08005d3f 	.word	0x08005d3f
 8005b04:	20000530 	.word	0x20000530

08005b08 <stdio_exit_handler>:
 8005b08:	4a02      	ldr	r2, [pc, #8]	@ (8005b14 <stdio_exit_handler+0xc>)
 8005b0a:	4903      	ldr	r1, [pc, #12]	@ (8005b18 <stdio_exit_handler+0x10>)
 8005b0c:	4803      	ldr	r0, [pc, #12]	@ (8005b1c <stdio_exit_handler+0x14>)
 8005b0e:	f000 b869 	b.w	8005be4 <_fwalk_sglue>
 8005b12:	bf00      	nop
 8005b14:	2000000c 	.word	0x2000000c
 8005b18:	08007bb1 	.word	0x08007bb1
 8005b1c:	2000001c 	.word	0x2000001c

08005b20 <cleanup_stdio>:
 8005b20:	6841      	ldr	r1, [r0, #4]
 8005b22:	4b0c      	ldr	r3, [pc, #48]	@ (8005b54 <cleanup_stdio+0x34>)
 8005b24:	4299      	cmp	r1, r3
 8005b26:	b510      	push	{r4, lr}
 8005b28:	4604      	mov	r4, r0
 8005b2a:	d001      	beq.n	8005b30 <cleanup_stdio+0x10>
 8005b2c:	f002 f840 	bl	8007bb0 <_fflush_r>
 8005b30:	68a1      	ldr	r1, [r4, #8]
 8005b32:	4b09      	ldr	r3, [pc, #36]	@ (8005b58 <cleanup_stdio+0x38>)
 8005b34:	4299      	cmp	r1, r3
 8005b36:	d002      	beq.n	8005b3e <cleanup_stdio+0x1e>
 8005b38:	4620      	mov	r0, r4
 8005b3a:	f002 f839 	bl	8007bb0 <_fflush_r>
 8005b3e:	68e1      	ldr	r1, [r4, #12]
 8005b40:	4b06      	ldr	r3, [pc, #24]	@ (8005b5c <cleanup_stdio+0x3c>)
 8005b42:	4299      	cmp	r1, r3
 8005b44:	d004      	beq.n	8005b50 <cleanup_stdio+0x30>
 8005b46:	4620      	mov	r0, r4
 8005b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b4c:	f002 b830 	b.w	8007bb0 <_fflush_r>
 8005b50:	bd10      	pop	{r4, pc}
 8005b52:	bf00      	nop
 8005b54:	20000530 	.word	0x20000530
 8005b58:	20000598 	.word	0x20000598
 8005b5c:	20000600 	.word	0x20000600

08005b60 <global_stdio_init.part.0>:
 8005b60:	b510      	push	{r4, lr}
 8005b62:	4b0b      	ldr	r3, [pc, #44]	@ (8005b90 <global_stdio_init.part.0+0x30>)
 8005b64:	4c0b      	ldr	r4, [pc, #44]	@ (8005b94 <global_stdio_init.part.0+0x34>)
 8005b66:	4a0c      	ldr	r2, [pc, #48]	@ (8005b98 <global_stdio_init.part.0+0x38>)
 8005b68:	601a      	str	r2, [r3, #0]
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	2104      	movs	r1, #4
 8005b70:	f7ff ff94 	bl	8005a9c <std>
 8005b74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005b78:	2201      	movs	r2, #1
 8005b7a:	2109      	movs	r1, #9
 8005b7c:	f7ff ff8e 	bl	8005a9c <std>
 8005b80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005b84:	2202      	movs	r2, #2
 8005b86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b8a:	2112      	movs	r1, #18
 8005b8c:	f7ff bf86 	b.w	8005a9c <std>
 8005b90:	20000668 	.word	0x20000668
 8005b94:	20000530 	.word	0x20000530
 8005b98:	08005b09 	.word	0x08005b09

08005b9c <__sfp_lock_acquire>:
 8005b9c:	4801      	ldr	r0, [pc, #4]	@ (8005ba4 <__sfp_lock_acquire+0x8>)
 8005b9e:	f000 b9c6 	b.w	8005f2e <__retarget_lock_acquire_recursive>
 8005ba2:	bf00      	nop
 8005ba4:	20000671 	.word	0x20000671

08005ba8 <__sfp_lock_release>:
 8005ba8:	4801      	ldr	r0, [pc, #4]	@ (8005bb0 <__sfp_lock_release+0x8>)
 8005baa:	f000 b9c1 	b.w	8005f30 <__retarget_lock_release_recursive>
 8005bae:	bf00      	nop
 8005bb0:	20000671 	.word	0x20000671

08005bb4 <__sinit>:
 8005bb4:	b510      	push	{r4, lr}
 8005bb6:	4604      	mov	r4, r0
 8005bb8:	f7ff fff0 	bl	8005b9c <__sfp_lock_acquire>
 8005bbc:	6a23      	ldr	r3, [r4, #32]
 8005bbe:	b11b      	cbz	r3, 8005bc8 <__sinit+0x14>
 8005bc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bc4:	f7ff bff0 	b.w	8005ba8 <__sfp_lock_release>
 8005bc8:	4b04      	ldr	r3, [pc, #16]	@ (8005bdc <__sinit+0x28>)
 8005bca:	6223      	str	r3, [r4, #32]
 8005bcc:	4b04      	ldr	r3, [pc, #16]	@ (8005be0 <__sinit+0x2c>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d1f5      	bne.n	8005bc0 <__sinit+0xc>
 8005bd4:	f7ff ffc4 	bl	8005b60 <global_stdio_init.part.0>
 8005bd8:	e7f2      	b.n	8005bc0 <__sinit+0xc>
 8005bda:	bf00      	nop
 8005bdc:	08005b21 	.word	0x08005b21
 8005be0:	20000668 	.word	0x20000668

08005be4 <_fwalk_sglue>:
 8005be4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005be8:	4607      	mov	r7, r0
 8005bea:	4688      	mov	r8, r1
 8005bec:	4614      	mov	r4, r2
 8005bee:	2600      	movs	r6, #0
 8005bf0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005bf4:	f1b9 0901 	subs.w	r9, r9, #1
 8005bf8:	d505      	bpl.n	8005c06 <_fwalk_sglue+0x22>
 8005bfa:	6824      	ldr	r4, [r4, #0]
 8005bfc:	2c00      	cmp	r4, #0
 8005bfe:	d1f7      	bne.n	8005bf0 <_fwalk_sglue+0xc>
 8005c00:	4630      	mov	r0, r6
 8005c02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c06:	89ab      	ldrh	r3, [r5, #12]
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	d907      	bls.n	8005c1c <_fwalk_sglue+0x38>
 8005c0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c10:	3301      	adds	r3, #1
 8005c12:	d003      	beq.n	8005c1c <_fwalk_sglue+0x38>
 8005c14:	4629      	mov	r1, r5
 8005c16:	4638      	mov	r0, r7
 8005c18:	47c0      	blx	r8
 8005c1a:	4306      	orrs	r6, r0
 8005c1c:	3568      	adds	r5, #104	@ 0x68
 8005c1e:	e7e9      	b.n	8005bf4 <_fwalk_sglue+0x10>

08005c20 <siprintf>:
 8005c20:	b40e      	push	{r1, r2, r3}
 8005c22:	b510      	push	{r4, lr}
 8005c24:	b09d      	sub	sp, #116	@ 0x74
 8005c26:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005c28:	9002      	str	r0, [sp, #8]
 8005c2a:	9006      	str	r0, [sp, #24]
 8005c2c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005c30:	480a      	ldr	r0, [pc, #40]	@ (8005c5c <siprintf+0x3c>)
 8005c32:	9107      	str	r1, [sp, #28]
 8005c34:	9104      	str	r1, [sp, #16]
 8005c36:	490a      	ldr	r1, [pc, #40]	@ (8005c60 <siprintf+0x40>)
 8005c38:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c3c:	9105      	str	r1, [sp, #20]
 8005c3e:	2400      	movs	r4, #0
 8005c40:	a902      	add	r1, sp, #8
 8005c42:	6800      	ldr	r0, [r0, #0]
 8005c44:	9301      	str	r3, [sp, #4]
 8005c46:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005c48:	f001 f988 	bl	8006f5c <_svfiprintf_r>
 8005c4c:	9b02      	ldr	r3, [sp, #8]
 8005c4e:	701c      	strb	r4, [r3, #0]
 8005c50:	b01d      	add	sp, #116	@ 0x74
 8005c52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c56:	b003      	add	sp, #12
 8005c58:	4770      	bx	lr
 8005c5a:	bf00      	nop
 8005c5c:	20000018 	.word	0x20000018
 8005c60:	ffff0208 	.word	0xffff0208

08005c64 <siscanf>:
 8005c64:	b40e      	push	{r1, r2, r3}
 8005c66:	b570      	push	{r4, r5, r6, lr}
 8005c68:	b09d      	sub	sp, #116	@ 0x74
 8005c6a:	ac21      	add	r4, sp, #132	@ 0x84
 8005c6c:	2500      	movs	r5, #0
 8005c6e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8005c72:	f854 6b04 	ldr.w	r6, [r4], #4
 8005c76:	f8ad 2014 	strh.w	r2, [sp, #20]
 8005c7a:	951b      	str	r5, [sp, #108]	@ 0x6c
 8005c7c:	9002      	str	r0, [sp, #8]
 8005c7e:	9006      	str	r0, [sp, #24]
 8005c80:	f7fa fac6 	bl	8000210 <strlen>
 8005c84:	4b0b      	ldr	r3, [pc, #44]	@ (8005cb4 <siscanf+0x50>)
 8005c86:	9003      	str	r0, [sp, #12]
 8005c88:	9007      	str	r0, [sp, #28]
 8005c8a:	480b      	ldr	r0, [pc, #44]	@ (8005cb8 <siscanf+0x54>)
 8005c8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c8e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005c92:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005c96:	4632      	mov	r2, r6
 8005c98:	4623      	mov	r3, r4
 8005c9a:	a902      	add	r1, sp, #8
 8005c9c:	6800      	ldr	r0, [r0, #0]
 8005c9e:	950f      	str	r5, [sp, #60]	@ 0x3c
 8005ca0:	9514      	str	r5, [sp, #80]	@ 0x50
 8005ca2:	9401      	str	r4, [sp, #4]
 8005ca4:	f001 fab0 	bl	8007208 <__ssvfiscanf_r>
 8005ca8:	b01d      	add	sp, #116	@ 0x74
 8005caa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005cae:	b003      	add	sp, #12
 8005cb0:	4770      	bx	lr
 8005cb2:	bf00      	nop
 8005cb4:	08005cdf 	.word	0x08005cdf
 8005cb8:	20000018 	.word	0x20000018

08005cbc <__sread>:
 8005cbc:	b510      	push	{r4, lr}
 8005cbe:	460c      	mov	r4, r1
 8005cc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cc4:	f000 f8e4 	bl	8005e90 <_read_r>
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	bfab      	itete	ge
 8005ccc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005cce:	89a3      	ldrhlt	r3, [r4, #12]
 8005cd0:	181b      	addge	r3, r3, r0
 8005cd2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005cd6:	bfac      	ite	ge
 8005cd8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005cda:	81a3      	strhlt	r3, [r4, #12]
 8005cdc:	bd10      	pop	{r4, pc}

08005cde <__seofread>:
 8005cde:	2000      	movs	r0, #0
 8005ce0:	4770      	bx	lr

08005ce2 <__swrite>:
 8005ce2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ce6:	461f      	mov	r7, r3
 8005ce8:	898b      	ldrh	r3, [r1, #12]
 8005cea:	05db      	lsls	r3, r3, #23
 8005cec:	4605      	mov	r5, r0
 8005cee:	460c      	mov	r4, r1
 8005cf0:	4616      	mov	r6, r2
 8005cf2:	d505      	bpl.n	8005d00 <__swrite+0x1e>
 8005cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cf8:	2302      	movs	r3, #2
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f000 f8b6 	bl	8005e6c <_lseek_r>
 8005d00:	89a3      	ldrh	r3, [r4, #12]
 8005d02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d0a:	81a3      	strh	r3, [r4, #12]
 8005d0c:	4632      	mov	r2, r6
 8005d0e:	463b      	mov	r3, r7
 8005d10:	4628      	mov	r0, r5
 8005d12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d16:	f000 b8cd 	b.w	8005eb4 <_write_r>

08005d1a <__sseek>:
 8005d1a:	b510      	push	{r4, lr}
 8005d1c:	460c      	mov	r4, r1
 8005d1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d22:	f000 f8a3 	bl	8005e6c <_lseek_r>
 8005d26:	1c43      	adds	r3, r0, #1
 8005d28:	89a3      	ldrh	r3, [r4, #12]
 8005d2a:	bf15      	itete	ne
 8005d2c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005d2e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005d32:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005d36:	81a3      	strheq	r3, [r4, #12]
 8005d38:	bf18      	it	ne
 8005d3a:	81a3      	strhne	r3, [r4, #12]
 8005d3c:	bd10      	pop	{r4, pc}

08005d3e <__sclose>:
 8005d3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d42:	f000 b883 	b.w	8005e4c <_close_r>

08005d46 <memset>:
 8005d46:	4402      	add	r2, r0
 8005d48:	4603      	mov	r3, r0
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d100      	bne.n	8005d50 <memset+0xa>
 8005d4e:	4770      	bx	lr
 8005d50:	f803 1b01 	strb.w	r1, [r3], #1
 8005d54:	e7f9      	b.n	8005d4a <memset+0x4>

08005d56 <strchr>:
 8005d56:	b2c9      	uxtb	r1, r1
 8005d58:	4603      	mov	r3, r0
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d60:	b112      	cbz	r2, 8005d68 <strchr+0x12>
 8005d62:	428a      	cmp	r2, r1
 8005d64:	d1f9      	bne.n	8005d5a <strchr+0x4>
 8005d66:	4770      	bx	lr
 8005d68:	2900      	cmp	r1, #0
 8005d6a:	bf18      	it	ne
 8005d6c:	2000      	movne	r0, #0
 8005d6e:	4770      	bx	lr

08005d70 <strncmp>:
 8005d70:	b510      	push	{r4, lr}
 8005d72:	b16a      	cbz	r2, 8005d90 <strncmp+0x20>
 8005d74:	3901      	subs	r1, #1
 8005d76:	1884      	adds	r4, r0, r2
 8005d78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d7c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d103      	bne.n	8005d8c <strncmp+0x1c>
 8005d84:	42a0      	cmp	r0, r4
 8005d86:	d001      	beq.n	8005d8c <strncmp+0x1c>
 8005d88:	2a00      	cmp	r2, #0
 8005d8a:	d1f5      	bne.n	8005d78 <strncmp+0x8>
 8005d8c:	1ad0      	subs	r0, r2, r3
 8005d8e:	bd10      	pop	{r4, pc}
 8005d90:	4610      	mov	r0, r2
 8005d92:	e7fc      	b.n	8005d8e <strncmp+0x1e>

08005d94 <strtok>:
 8005d94:	4b16      	ldr	r3, [pc, #88]	@ (8005df0 <strtok+0x5c>)
 8005d96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d9a:	681f      	ldr	r7, [r3, #0]
 8005d9c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8005d9e:	4605      	mov	r5, r0
 8005da0:	460e      	mov	r6, r1
 8005da2:	b9ec      	cbnz	r4, 8005de0 <strtok+0x4c>
 8005da4:	2050      	movs	r0, #80	@ 0x50
 8005da6:	f000 f941 	bl	800602c <malloc>
 8005daa:	4602      	mov	r2, r0
 8005dac:	6478      	str	r0, [r7, #68]	@ 0x44
 8005dae:	b920      	cbnz	r0, 8005dba <strtok+0x26>
 8005db0:	4b10      	ldr	r3, [pc, #64]	@ (8005df4 <strtok+0x60>)
 8005db2:	4811      	ldr	r0, [pc, #68]	@ (8005df8 <strtok+0x64>)
 8005db4:	215b      	movs	r1, #91	@ 0x5b
 8005db6:	f000 f8d1 	bl	8005f5c <__assert_func>
 8005dba:	e9c0 4400 	strd	r4, r4, [r0]
 8005dbe:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8005dc2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8005dc6:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8005dca:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8005dce:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8005dd2:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8005dd6:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8005dda:	6184      	str	r4, [r0, #24]
 8005ddc:	7704      	strb	r4, [r0, #28]
 8005dde:	6244      	str	r4, [r0, #36]	@ 0x24
 8005de0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005de2:	4631      	mov	r1, r6
 8005de4:	4628      	mov	r0, r5
 8005de6:	2301      	movs	r3, #1
 8005de8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dec:	f000 b806 	b.w	8005dfc <__strtok_r>
 8005df0:	20000018 	.word	0x20000018
 8005df4:	080094ad 	.word	0x080094ad
 8005df8:	080094c4 	.word	0x080094c4

08005dfc <__strtok_r>:
 8005dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dfe:	4604      	mov	r4, r0
 8005e00:	b908      	cbnz	r0, 8005e06 <__strtok_r+0xa>
 8005e02:	6814      	ldr	r4, [r2, #0]
 8005e04:	b144      	cbz	r4, 8005e18 <__strtok_r+0x1c>
 8005e06:	4620      	mov	r0, r4
 8005e08:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005e0c:	460f      	mov	r7, r1
 8005e0e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005e12:	b91e      	cbnz	r6, 8005e1c <__strtok_r+0x20>
 8005e14:	b965      	cbnz	r5, 8005e30 <__strtok_r+0x34>
 8005e16:	6015      	str	r5, [r2, #0]
 8005e18:	2000      	movs	r0, #0
 8005e1a:	e005      	b.n	8005e28 <__strtok_r+0x2c>
 8005e1c:	42b5      	cmp	r5, r6
 8005e1e:	d1f6      	bne.n	8005e0e <__strtok_r+0x12>
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d1f0      	bne.n	8005e06 <__strtok_r+0xa>
 8005e24:	6014      	str	r4, [r2, #0]
 8005e26:	7003      	strb	r3, [r0, #0]
 8005e28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e2a:	461c      	mov	r4, r3
 8005e2c:	e00c      	b.n	8005e48 <__strtok_r+0x4c>
 8005e2e:	b91d      	cbnz	r5, 8005e38 <__strtok_r+0x3c>
 8005e30:	4627      	mov	r7, r4
 8005e32:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005e36:	460e      	mov	r6, r1
 8005e38:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005e3c:	42ab      	cmp	r3, r5
 8005e3e:	d1f6      	bne.n	8005e2e <__strtok_r+0x32>
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d0f2      	beq.n	8005e2a <__strtok_r+0x2e>
 8005e44:	2300      	movs	r3, #0
 8005e46:	703b      	strb	r3, [r7, #0]
 8005e48:	6014      	str	r4, [r2, #0]
 8005e4a:	e7ed      	b.n	8005e28 <__strtok_r+0x2c>

08005e4c <_close_r>:
 8005e4c:	b538      	push	{r3, r4, r5, lr}
 8005e4e:	4d06      	ldr	r5, [pc, #24]	@ (8005e68 <_close_r+0x1c>)
 8005e50:	2300      	movs	r3, #0
 8005e52:	4604      	mov	r4, r0
 8005e54:	4608      	mov	r0, r1
 8005e56:	602b      	str	r3, [r5, #0]
 8005e58:	f7fb fea0 	bl	8001b9c <_close>
 8005e5c:	1c43      	adds	r3, r0, #1
 8005e5e:	d102      	bne.n	8005e66 <_close_r+0x1a>
 8005e60:	682b      	ldr	r3, [r5, #0]
 8005e62:	b103      	cbz	r3, 8005e66 <_close_r+0x1a>
 8005e64:	6023      	str	r3, [r4, #0]
 8005e66:	bd38      	pop	{r3, r4, r5, pc}
 8005e68:	2000066c 	.word	0x2000066c

08005e6c <_lseek_r>:
 8005e6c:	b538      	push	{r3, r4, r5, lr}
 8005e6e:	4d07      	ldr	r5, [pc, #28]	@ (8005e8c <_lseek_r+0x20>)
 8005e70:	4604      	mov	r4, r0
 8005e72:	4608      	mov	r0, r1
 8005e74:	4611      	mov	r1, r2
 8005e76:	2200      	movs	r2, #0
 8005e78:	602a      	str	r2, [r5, #0]
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	f7fb feb5 	bl	8001bea <_lseek>
 8005e80:	1c43      	adds	r3, r0, #1
 8005e82:	d102      	bne.n	8005e8a <_lseek_r+0x1e>
 8005e84:	682b      	ldr	r3, [r5, #0]
 8005e86:	b103      	cbz	r3, 8005e8a <_lseek_r+0x1e>
 8005e88:	6023      	str	r3, [r4, #0]
 8005e8a:	bd38      	pop	{r3, r4, r5, pc}
 8005e8c:	2000066c 	.word	0x2000066c

08005e90 <_read_r>:
 8005e90:	b538      	push	{r3, r4, r5, lr}
 8005e92:	4d07      	ldr	r5, [pc, #28]	@ (8005eb0 <_read_r+0x20>)
 8005e94:	4604      	mov	r4, r0
 8005e96:	4608      	mov	r0, r1
 8005e98:	4611      	mov	r1, r2
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	602a      	str	r2, [r5, #0]
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	f7fb fe43 	bl	8001b2a <_read>
 8005ea4:	1c43      	adds	r3, r0, #1
 8005ea6:	d102      	bne.n	8005eae <_read_r+0x1e>
 8005ea8:	682b      	ldr	r3, [r5, #0]
 8005eaa:	b103      	cbz	r3, 8005eae <_read_r+0x1e>
 8005eac:	6023      	str	r3, [r4, #0]
 8005eae:	bd38      	pop	{r3, r4, r5, pc}
 8005eb0:	2000066c 	.word	0x2000066c

08005eb4 <_write_r>:
 8005eb4:	b538      	push	{r3, r4, r5, lr}
 8005eb6:	4d07      	ldr	r5, [pc, #28]	@ (8005ed4 <_write_r+0x20>)
 8005eb8:	4604      	mov	r4, r0
 8005eba:	4608      	mov	r0, r1
 8005ebc:	4611      	mov	r1, r2
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	602a      	str	r2, [r5, #0]
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	f7fb fe4e 	bl	8001b64 <_write>
 8005ec8:	1c43      	adds	r3, r0, #1
 8005eca:	d102      	bne.n	8005ed2 <_write_r+0x1e>
 8005ecc:	682b      	ldr	r3, [r5, #0]
 8005ece:	b103      	cbz	r3, 8005ed2 <_write_r+0x1e>
 8005ed0:	6023      	str	r3, [r4, #0]
 8005ed2:	bd38      	pop	{r3, r4, r5, pc}
 8005ed4:	2000066c 	.word	0x2000066c

08005ed8 <__errno>:
 8005ed8:	4b01      	ldr	r3, [pc, #4]	@ (8005ee0 <__errno+0x8>)
 8005eda:	6818      	ldr	r0, [r3, #0]
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	20000018 	.word	0x20000018

08005ee4 <__libc_init_array>:
 8005ee4:	b570      	push	{r4, r5, r6, lr}
 8005ee6:	4d0d      	ldr	r5, [pc, #52]	@ (8005f1c <__libc_init_array+0x38>)
 8005ee8:	4c0d      	ldr	r4, [pc, #52]	@ (8005f20 <__libc_init_array+0x3c>)
 8005eea:	1b64      	subs	r4, r4, r5
 8005eec:	10a4      	asrs	r4, r4, #2
 8005eee:	2600      	movs	r6, #0
 8005ef0:	42a6      	cmp	r6, r4
 8005ef2:	d109      	bne.n	8005f08 <__libc_init_array+0x24>
 8005ef4:	4d0b      	ldr	r5, [pc, #44]	@ (8005f24 <__libc_init_array+0x40>)
 8005ef6:	4c0c      	ldr	r4, [pc, #48]	@ (8005f28 <__libc_init_array+0x44>)
 8005ef8:	f003 fa9a 	bl	8009430 <_init>
 8005efc:	1b64      	subs	r4, r4, r5
 8005efe:	10a4      	asrs	r4, r4, #2
 8005f00:	2600      	movs	r6, #0
 8005f02:	42a6      	cmp	r6, r4
 8005f04:	d105      	bne.n	8005f12 <__libc_init_array+0x2e>
 8005f06:	bd70      	pop	{r4, r5, r6, pc}
 8005f08:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f0c:	4798      	blx	r3
 8005f0e:	3601      	adds	r6, #1
 8005f10:	e7ee      	b.n	8005ef0 <__libc_init_array+0xc>
 8005f12:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f16:	4798      	blx	r3
 8005f18:	3601      	adds	r6, #1
 8005f1a:	e7f2      	b.n	8005f02 <__libc_init_array+0x1e>
 8005f1c:	080098e0 	.word	0x080098e0
 8005f20:	080098e0 	.word	0x080098e0
 8005f24:	080098e0 	.word	0x080098e0
 8005f28:	080098e4 	.word	0x080098e4

08005f2c <__retarget_lock_init_recursive>:
 8005f2c:	4770      	bx	lr

08005f2e <__retarget_lock_acquire_recursive>:
 8005f2e:	4770      	bx	lr

08005f30 <__retarget_lock_release_recursive>:
 8005f30:	4770      	bx	lr

08005f32 <memcpy>:
 8005f32:	440a      	add	r2, r1
 8005f34:	4291      	cmp	r1, r2
 8005f36:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005f3a:	d100      	bne.n	8005f3e <memcpy+0xc>
 8005f3c:	4770      	bx	lr
 8005f3e:	b510      	push	{r4, lr}
 8005f40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f48:	4291      	cmp	r1, r2
 8005f4a:	d1f9      	bne.n	8005f40 <memcpy+0xe>
 8005f4c:	bd10      	pop	{r4, pc}
	...

08005f50 <nanf>:
 8005f50:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005f58 <nanf+0x8>
 8005f54:	4770      	bx	lr
 8005f56:	bf00      	nop
 8005f58:	7fc00000 	.word	0x7fc00000

08005f5c <__assert_func>:
 8005f5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005f5e:	4614      	mov	r4, r2
 8005f60:	461a      	mov	r2, r3
 8005f62:	4b09      	ldr	r3, [pc, #36]	@ (8005f88 <__assert_func+0x2c>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4605      	mov	r5, r0
 8005f68:	68d8      	ldr	r0, [r3, #12]
 8005f6a:	b14c      	cbz	r4, 8005f80 <__assert_func+0x24>
 8005f6c:	4b07      	ldr	r3, [pc, #28]	@ (8005f8c <__assert_func+0x30>)
 8005f6e:	9100      	str	r1, [sp, #0]
 8005f70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005f74:	4906      	ldr	r1, [pc, #24]	@ (8005f90 <__assert_func+0x34>)
 8005f76:	462b      	mov	r3, r5
 8005f78:	f001 fe42 	bl	8007c00 <fiprintf>
 8005f7c:	f001 fef8 	bl	8007d70 <abort>
 8005f80:	4b04      	ldr	r3, [pc, #16]	@ (8005f94 <__assert_func+0x38>)
 8005f82:	461c      	mov	r4, r3
 8005f84:	e7f3      	b.n	8005f6e <__assert_func+0x12>
 8005f86:	bf00      	nop
 8005f88:	20000018 	.word	0x20000018
 8005f8c:	0800951e 	.word	0x0800951e
 8005f90:	0800952b 	.word	0x0800952b
 8005f94:	08009559 	.word	0x08009559

08005f98 <_free_r>:
 8005f98:	b538      	push	{r3, r4, r5, lr}
 8005f9a:	4605      	mov	r5, r0
 8005f9c:	2900      	cmp	r1, #0
 8005f9e:	d041      	beq.n	8006024 <_free_r+0x8c>
 8005fa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fa4:	1f0c      	subs	r4, r1, #4
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	bfb8      	it	lt
 8005faa:	18e4      	addlt	r4, r4, r3
 8005fac:	f000 f8e8 	bl	8006180 <__malloc_lock>
 8005fb0:	4a1d      	ldr	r2, [pc, #116]	@ (8006028 <_free_r+0x90>)
 8005fb2:	6813      	ldr	r3, [r2, #0]
 8005fb4:	b933      	cbnz	r3, 8005fc4 <_free_r+0x2c>
 8005fb6:	6063      	str	r3, [r4, #4]
 8005fb8:	6014      	str	r4, [r2, #0]
 8005fba:	4628      	mov	r0, r5
 8005fbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005fc0:	f000 b8e4 	b.w	800618c <__malloc_unlock>
 8005fc4:	42a3      	cmp	r3, r4
 8005fc6:	d908      	bls.n	8005fda <_free_r+0x42>
 8005fc8:	6820      	ldr	r0, [r4, #0]
 8005fca:	1821      	adds	r1, r4, r0
 8005fcc:	428b      	cmp	r3, r1
 8005fce:	bf01      	itttt	eq
 8005fd0:	6819      	ldreq	r1, [r3, #0]
 8005fd2:	685b      	ldreq	r3, [r3, #4]
 8005fd4:	1809      	addeq	r1, r1, r0
 8005fd6:	6021      	streq	r1, [r4, #0]
 8005fd8:	e7ed      	b.n	8005fb6 <_free_r+0x1e>
 8005fda:	461a      	mov	r2, r3
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	b10b      	cbz	r3, 8005fe4 <_free_r+0x4c>
 8005fe0:	42a3      	cmp	r3, r4
 8005fe2:	d9fa      	bls.n	8005fda <_free_r+0x42>
 8005fe4:	6811      	ldr	r1, [r2, #0]
 8005fe6:	1850      	adds	r0, r2, r1
 8005fe8:	42a0      	cmp	r0, r4
 8005fea:	d10b      	bne.n	8006004 <_free_r+0x6c>
 8005fec:	6820      	ldr	r0, [r4, #0]
 8005fee:	4401      	add	r1, r0
 8005ff0:	1850      	adds	r0, r2, r1
 8005ff2:	4283      	cmp	r3, r0
 8005ff4:	6011      	str	r1, [r2, #0]
 8005ff6:	d1e0      	bne.n	8005fba <_free_r+0x22>
 8005ff8:	6818      	ldr	r0, [r3, #0]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	6053      	str	r3, [r2, #4]
 8005ffe:	4408      	add	r0, r1
 8006000:	6010      	str	r0, [r2, #0]
 8006002:	e7da      	b.n	8005fba <_free_r+0x22>
 8006004:	d902      	bls.n	800600c <_free_r+0x74>
 8006006:	230c      	movs	r3, #12
 8006008:	602b      	str	r3, [r5, #0]
 800600a:	e7d6      	b.n	8005fba <_free_r+0x22>
 800600c:	6820      	ldr	r0, [r4, #0]
 800600e:	1821      	adds	r1, r4, r0
 8006010:	428b      	cmp	r3, r1
 8006012:	bf04      	itt	eq
 8006014:	6819      	ldreq	r1, [r3, #0]
 8006016:	685b      	ldreq	r3, [r3, #4]
 8006018:	6063      	str	r3, [r4, #4]
 800601a:	bf04      	itt	eq
 800601c:	1809      	addeq	r1, r1, r0
 800601e:	6021      	streq	r1, [r4, #0]
 8006020:	6054      	str	r4, [r2, #4]
 8006022:	e7ca      	b.n	8005fba <_free_r+0x22>
 8006024:	bd38      	pop	{r3, r4, r5, pc}
 8006026:	bf00      	nop
 8006028:	20000678 	.word	0x20000678

0800602c <malloc>:
 800602c:	4b02      	ldr	r3, [pc, #8]	@ (8006038 <malloc+0xc>)
 800602e:	4601      	mov	r1, r0
 8006030:	6818      	ldr	r0, [r3, #0]
 8006032:	f000 b825 	b.w	8006080 <_malloc_r>
 8006036:	bf00      	nop
 8006038:	20000018 	.word	0x20000018

0800603c <sbrk_aligned>:
 800603c:	b570      	push	{r4, r5, r6, lr}
 800603e:	4e0f      	ldr	r6, [pc, #60]	@ (800607c <sbrk_aligned+0x40>)
 8006040:	460c      	mov	r4, r1
 8006042:	6831      	ldr	r1, [r6, #0]
 8006044:	4605      	mov	r5, r0
 8006046:	b911      	cbnz	r1, 800604e <sbrk_aligned+0x12>
 8006048:	f001 fe7a 	bl	8007d40 <_sbrk_r>
 800604c:	6030      	str	r0, [r6, #0]
 800604e:	4621      	mov	r1, r4
 8006050:	4628      	mov	r0, r5
 8006052:	f001 fe75 	bl	8007d40 <_sbrk_r>
 8006056:	1c43      	adds	r3, r0, #1
 8006058:	d103      	bne.n	8006062 <sbrk_aligned+0x26>
 800605a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800605e:	4620      	mov	r0, r4
 8006060:	bd70      	pop	{r4, r5, r6, pc}
 8006062:	1cc4      	adds	r4, r0, #3
 8006064:	f024 0403 	bic.w	r4, r4, #3
 8006068:	42a0      	cmp	r0, r4
 800606a:	d0f8      	beq.n	800605e <sbrk_aligned+0x22>
 800606c:	1a21      	subs	r1, r4, r0
 800606e:	4628      	mov	r0, r5
 8006070:	f001 fe66 	bl	8007d40 <_sbrk_r>
 8006074:	3001      	adds	r0, #1
 8006076:	d1f2      	bne.n	800605e <sbrk_aligned+0x22>
 8006078:	e7ef      	b.n	800605a <sbrk_aligned+0x1e>
 800607a:	bf00      	nop
 800607c:	20000674 	.word	0x20000674

08006080 <_malloc_r>:
 8006080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006084:	1ccd      	adds	r5, r1, #3
 8006086:	f025 0503 	bic.w	r5, r5, #3
 800608a:	3508      	adds	r5, #8
 800608c:	2d0c      	cmp	r5, #12
 800608e:	bf38      	it	cc
 8006090:	250c      	movcc	r5, #12
 8006092:	2d00      	cmp	r5, #0
 8006094:	4606      	mov	r6, r0
 8006096:	db01      	blt.n	800609c <_malloc_r+0x1c>
 8006098:	42a9      	cmp	r1, r5
 800609a:	d904      	bls.n	80060a6 <_malloc_r+0x26>
 800609c:	230c      	movs	r3, #12
 800609e:	6033      	str	r3, [r6, #0]
 80060a0:	2000      	movs	r0, #0
 80060a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800617c <_malloc_r+0xfc>
 80060aa:	f000 f869 	bl	8006180 <__malloc_lock>
 80060ae:	f8d8 3000 	ldr.w	r3, [r8]
 80060b2:	461c      	mov	r4, r3
 80060b4:	bb44      	cbnz	r4, 8006108 <_malloc_r+0x88>
 80060b6:	4629      	mov	r1, r5
 80060b8:	4630      	mov	r0, r6
 80060ba:	f7ff ffbf 	bl	800603c <sbrk_aligned>
 80060be:	1c43      	adds	r3, r0, #1
 80060c0:	4604      	mov	r4, r0
 80060c2:	d158      	bne.n	8006176 <_malloc_r+0xf6>
 80060c4:	f8d8 4000 	ldr.w	r4, [r8]
 80060c8:	4627      	mov	r7, r4
 80060ca:	2f00      	cmp	r7, #0
 80060cc:	d143      	bne.n	8006156 <_malloc_r+0xd6>
 80060ce:	2c00      	cmp	r4, #0
 80060d0:	d04b      	beq.n	800616a <_malloc_r+0xea>
 80060d2:	6823      	ldr	r3, [r4, #0]
 80060d4:	4639      	mov	r1, r7
 80060d6:	4630      	mov	r0, r6
 80060d8:	eb04 0903 	add.w	r9, r4, r3
 80060dc:	f001 fe30 	bl	8007d40 <_sbrk_r>
 80060e0:	4581      	cmp	r9, r0
 80060e2:	d142      	bne.n	800616a <_malloc_r+0xea>
 80060e4:	6821      	ldr	r1, [r4, #0]
 80060e6:	1a6d      	subs	r5, r5, r1
 80060e8:	4629      	mov	r1, r5
 80060ea:	4630      	mov	r0, r6
 80060ec:	f7ff ffa6 	bl	800603c <sbrk_aligned>
 80060f0:	3001      	adds	r0, #1
 80060f2:	d03a      	beq.n	800616a <_malloc_r+0xea>
 80060f4:	6823      	ldr	r3, [r4, #0]
 80060f6:	442b      	add	r3, r5
 80060f8:	6023      	str	r3, [r4, #0]
 80060fa:	f8d8 3000 	ldr.w	r3, [r8]
 80060fe:	685a      	ldr	r2, [r3, #4]
 8006100:	bb62      	cbnz	r2, 800615c <_malloc_r+0xdc>
 8006102:	f8c8 7000 	str.w	r7, [r8]
 8006106:	e00f      	b.n	8006128 <_malloc_r+0xa8>
 8006108:	6822      	ldr	r2, [r4, #0]
 800610a:	1b52      	subs	r2, r2, r5
 800610c:	d420      	bmi.n	8006150 <_malloc_r+0xd0>
 800610e:	2a0b      	cmp	r2, #11
 8006110:	d917      	bls.n	8006142 <_malloc_r+0xc2>
 8006112:	1961      	adds	r1, r4, r5
 8006114:	42a3      	cmp	r3, r4
 8006116:	6025      	str	r5, [r4, #0]
 8006118:	bf18      	it	ne
 800611a:	6059      	strne	r1, [r3, #4]
 800611c:	6863      	ldr	r3, [r4, #4]
 800611e:	bf08      	it	eq
 8006120:	f8c8 1000 	streq.w	r1, [r8]
 8006124:	5162      	str	r2, [r4, r5]
 8006126:	604b      	str	r3, [r1, #4]
 8006128:	4630      	mov	r0, r6
 800612a:	f000 f82f 	bl	800618c <__malloc_unlock>
 800612e:	f104 000b 	add.w	r0, r4, #11
 8006132:	1d23      	adds	r3, r4, #4
 8006134:	f020 0007 	bic.w	r0, r0, #7
 8006138:	1ac2      	subs	r2, r0, r3
 800613a:	bf1c      	itt	ne
 800613c:	1a1b      	subne	r3, r3, r0
 800613e:	50a3      	strne	r3, [r4, r2]
 8006140:	e7af      	b.n	80060a2 <_malloc_r+0x22>
 8006142:	6862      	ldr	r2, [r4, #4]
 8006144:	42a3      	cmp	r3, r4
 8006146:	bf0c      	ite	eq
 8006148:	f8c8 2000 	streq.w	r2, [r8]
 800614c:	605a      	strne	r2, [r3, #4]
 800614e:	e7eb      	b.n	8006128 <_malloc_r+0xa8>
 8006150:	4623      	mov	r3, r4
 8006152:	6864      	ldr	r4, [r4, #4]
 8006154:	e7ae      	b.n	80060b4 <_malloc_r+0x34>
 8006156:	463c      	mov	r4, r7
 8006158:	687f      	ldr	r7, [r7, #4]
 800615a:	e7b6      	b.n	80060ca <_malloc_r+0x4a>
 800615c:	461a      	mov	r2, r3
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	42a3      	cmp	r3, r4
 8006162:	d1fb      	bne.n	800615c <_malloc_r+0xdc>
 8006164:	2300      	movs	r3, #0
 8006166:	6053      	str	r3, [r2, #4]
 8006168:	e7de      	b.n	8006128 <_malloc_r+0xa8>
 800616a:	230c      	movs	r3, #12
 800616c:	6033      	str	r3, [r6, #0]
 800616e:	4630      	mov	r0, r6
 8006170:	f000 f80c 	bl	800618c <__malloc_unlock>
 8006174:	e794      	b.n	80060a0 <_malloc_r+0x20>
 8006176:	6005      	str	r5, [r0, #0]
 8006178:	e7d6      	b.n	8006128 <_malloc_r+0xa8>
 800617a:	bf00      	nop
 800617c:	20000678 	.word	0x20000678

08006180 <__malloc_lock>:
 8006180:	4801      	ldr	r0, [pc, #4]	@ (8006188 <__malloc_lock+0x8>)
 8006182:	f7ff bed4 	b.w	8005f2e <__retarget_lock_acquire_recursive>
 8006186:	bf00      	nop
 8006188:	20000670 	.word	0x20000670

0800618c <__malloc_unlock>:
 800618c:	4801      	ldr	r0, [pc, #4]	@ (8006194 <__malloc_unlock+0x8>)
 800618e:	f7ff becf 	b.w	8005f30 <__retarget_lock_release_recursive>
 8006192:	bf00      	nop
 8006194:	20000670 	.word	0x20000670

08006198 <sulp>:
 8006198:	b570      	push	{r4, r5, r6, lr}
 800619a:	4604      	mov	r4, r0
 800619c:	460d      	mov	r5, r1
 800619e:	ec45 4b10 	vmov	d0, r4, r5
 80061a2:	4616      	mov	r6, r2
 80061a4:	f002 fca2 	bl	8008aec <__ulp>
 80061a8:	ec51 0b10 	vmov	r0, r1, d0
 80061ac:	b17e      	cbz	r6, 80061ce <sulp+0x36>
 80061ae:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80061b2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	dd09      	ble.n	80061ce <sulp+0x36>
 80061ba:	051b      	lsls	r3, r3, #20
 80061bc:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80061c0:	2400      	movs	r4, #0
 80061c2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80061c6:	4622      	mov	r2, r4
 80061c8:	462b      	mov	r3, r5
 80061ca:	f7fa fa35 	bl	8000638 <__aeabi_dmul>
 80061ce:	ec41 0b10 	vmov	d0, r0, r1
 80061d2:	bd70      	pop	{r4, r5, r6, pc}
 80061d4:	0000      	movs	r0, r0
	...

080061d8 <_strtod_l>:
 80061d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061dc:	b09f      	sub	sp, #124	@ 0x7c
 80061de:	460c      	mov	r4, r1
 80061e0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80061e2:	2200      	movs	r2, #0
 80061e4:	921a      	str	r2, [sp, #104]	@ 0x68
 80061e6:	9005      	str	r0, [sp, #20]
 80061e8:	f04f 0a00 	mov.w	sl, #0
 80061ec:	f04f 0b00 	mov.w	fp, #0
 80061f0:	460a      	mov	r2, r1
 80061f2:	9219      	str	r2, [sp, #100]	@ 0x64
 80061f4:	7811      	ldrb	r1, [r2, #0]
 80061f6:	292b      	cmp	r1, #43	@ 0x2b
 80061f8:	d04a      	beq.n	8006290 <_strtod_l+0xb8>
 80061fa:	d838      	bhi.n	800626e <_strtod_l+0x96>
 80061fc:	290d      	cmp	r1, #13
 80061fe:	d832      	bhi.n	8006266 <_strtod_l+0x8e>
 8006200:	2908      	cmp	r1, #8
 8006202:	d832      	bhi.n	800626a <_strtod_l+0x92>
 8006204:	2900      	cmp	r1, #0
 8006206:	d03b      	beq.n	8006280 <_strtod_l+0xa8>
 8006208:	2200      	movs	r2, #0
 800620a:	920e      	str	r2, [sp, #56]	@ 0x38
 800620c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800620e:	782a      	ldrb	r2, [r5, #0]
 8006210:	2a30      	cmp	r2, #48	@ 0x30
 8006212:	f040 80b2 	bne.w	800637a <_strtod_l+0x1a2>
 8006216:	786a      	ldrb	r2, [r5, #1]
 8006218:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800621c:	2a58      	cmp	r2, #88	@ 0x58
 800621e:	d16e      	bne.n	80062fe <_strtod_l+0x126>
 8006220:	9302      	str	r3, [sp, #8]
 8006222:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006224:	9301      	str	r3, [sp, #4]
 8006226:	ab1a      	add	r3, sp, #104	@ 0x68
 8006228:	9300      	str	r3, [sp, #0]
 800622a:	4a8f      	ldr	r2, [pc, #572]	@ (8006468 <_strtod_l+0x290>)
 800622c:	9805      	ldr	r0, [sp, #20]
 800622e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006230:	a919      	add	r1, sp, #100	@ 0x64
 8006232:	f001 fe0b 	bl	8007e4c <__gethex>
 8006236:	f010 060f 	ands.w	r6, r0, #15
 800623a:	4604      	mov	r4, r0
 800623c:	d005      	beq.n	800624a <_strtod_l+0x72>
 800623e:	2e06      	cmp	r6, #6
 8006240:	d128      	bne.n	8006294 <_strtod_l+0xbc>
 8006242:	3501      	adds	r5, #1
 8006244:	2300      	movs	r3, #0
 8006246:	9519      	str	r5, [sp, #100]	@ 0x64
 8006248:	930e      	str	r3, [sp, #56]	@ 0x38
 800624a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800624c:	2b00      	cmp	r3, #0
 800624e:	f040 858e 	bne.w	8006d6e <_strtod_l+0xb96>
 8006252:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006254:	b1cb      	cbz	r3, 800628a <_strtod_l+0xb2>
 8006256:	4652      	mov	r2, sl
 8006258:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800625c:	ec43 2b10 	vmov	d0, r2, r3
 8006260:	b01f      	add	sp, #124	@ 0x7c
 8006262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006266:	2920      	cmp	r1, #32
 8006268:	d1ce      	bne.n	8006208 <_strtod_l+0x30>
 800626a:	3201      	adds	r2, #1
 800626c:	e7c1      	b.n	80061f2 <_strtod_l+0x1a>
 800626e:	292d      	cmp	r1, #45	@ 0x2d
 8006270:	d1ca      	bne.n	8006208 <_strtod_l+0x30>
 8006272:	2101      	movs	r1, #1
 8006274:	910e      	str	r1, [sp, #56]	@ 0x38
 8006276:	1c51      	adds	r1, r2, #1
 8006278:	9119      	str	r1, [sp, #100]	@ 0x64
 800627a:	7852      	ldrb	r2, [r2, #1]
 800627c:	2a00      	cmp	r2, #0
 800627e:	d1c5      	bne.n	800620c <_strtod_l+0x34>
 8006280:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006282:	9419      	str	r4, [sp, #100]	@ 0x64
 8006284:	2b00      	cmp	r3, #0
 8006286:	f040 8570 	bne.w	8006d6a <_strtod_l+0xb92>
 800628a:	4652      	mov	r2, sl
 800628c:	465b      	mov	r3, fp
 800628e:	e7e5      	b.n	800625c <_strtod_l+0x84>
 8006290:	2100      	movs	r1, #0
 8006292:	e7ef      	b.n	8006274 <_strtod_l+0x9c>
 8006294:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006296:	b13a      	cbz	r2, 80062a8 <_strtod_l+0xd0>
 8006298:	2135      	movs	r1, #53	@ 0x35
 800629a:	a81c      	add	r0, sp, #112	@ 0x70
 800629c:	f002 fd20 	bl	8008ce0 <__copybits>
 80062a0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80062a2:	9805      	ldr	r0, [sp, #20]
 80062a4:	f002 f8f6 	bl	8008494 <_Bfree>
 80062a8:	3e01      	subs	r6, #1
 80062aa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80062ac:	2e04      	cmp	r6, #4
 80062ae:	d806      	bhi.n	80062be <_strtod_l+0xe6>
 80062b0:	e8df f006 	tbb	[pc, r6]
 80062b4:	201d0314 	.word	0x201d0314
 80062b8:	14          	.byte	0x14
 80062b9:	00          	.byte	0x00
 80062ba:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80062be:	05e1      	lsls	r1, r4, #23
 80062c0:	bf48      	it	mi
 80062c2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80062c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80062ca:	0d1b      	lsrs	r3, r3, #20
 80062cc:	051b      	lsls	r3, r3, #20
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d1bb      	bne.n	800624a <_strtod_l+0x72>
 80062d2:	f7ff fe01 	bl	8005ed8 <__errno>
 80062d6:	2322      	movs	r3, #34	@ 0x22
 80062d8:	6003      	str	r3, [r0, #0]
 80062da:	e7b6      	b.n	800624a <_strtod_l+0x72>
 80062dc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80062e0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80062e4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80062e8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80062ec:	e7e7      	b.n	80062be <_strtod_l+0xe6>
 80062ee:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8006470 <_strtod_l+0x298>
 80062f2:	e7e4      	b.n	80062be <_strtod_l+0xe6>
 80062f4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80062f8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80062fc:	e7df      	b.n	80062be <_strtod_l+0xe6>
 80062fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006300:	1c5a      	adds	r2, r3, #1
 8006302:	9219      	str	r2, [sp, #100]	@ 0x64
 8006304:	785b      	ldrb	r3, [r3, #1]
 8006306:	2b30      	cmp	r3, #48	@ 0x30
 8006308:	d0f9      	beq.n	80062fe <_strtod_l+0x126>
 800630a:	2b00      	cmp	r3, #0
 800630c:	d09d      	beq.n	800624a <_strtod_l+0x72>
 800630e:	2301      	movs	r3, #1
 8006310:	2700      	movs	r7, #0
 8006312:	9308      	str	r3, [sp, #32]
 8006314:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006316:	930c      	str	r3, [sp, #48]	@ 0x30
 8006318:	970b      	str	r7, [sp, #44]	@ 0x2c
 800631a:	46b9      	mov	r9, r7
 800631c:	220a      	movs	r2, #10
 800631e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006320:	7805      	ldrb	r5, [r0, #0]
 8006322:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006326:	b2d9      	uxtb	r1, r3
 8006328:	2909      	cmp	r1, #9
 800632a:	d928      	bls.n	800637e <_strtod_l+0x1a6>
 800632c:	494f      	ldr	r1, [pc, #316]	@ (800646c <_strtod_l+0x294>)
 800632e:	2201      	movs	r2, #1
 8006330:	f7ff fd1e 	bl	8005d70 <strncmp>
 8006334:	2800      	cmp	r0, #0
 8006336:	d032      	beq.n	800639e <_strtod_l+0x1c6>
 8006338:	2000      	movs	r0, #0
 800633a:	462a      	mov	r2, r5
 800633c:	900a      	str	r0, [sp, #40]	@ 0x28
 800633e:	464d      	mov	r5, r9
 8006340:	4603      	mov	r3, r0
 8006342:	2a65      	cmp	r2, #101	@ 0x65
 8006344:	d001      	beq.n	800634a <_strtod_l+0x172>
 8006346:	2a45      	cmp	r2, #69	@ 0x45
 8006348:	d114      	bne.n	8006374 <_strtod_l+0x19c>
 800634a:	b91d      	cbnz	r5, 8006354 <_strtod_l+0x17c>
 800634c:	9a08      	ldr	r2, [sp, #32]
 800634e:	4302      	orrs	r2, r0
 8006350:	d096      	beq.n	8006280 <_strtod_l+0xa8>
 8006352:	2500      	movs	r5, #0
 8006354:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006356:	1c62      	adds	r2, r4, #1
 8006358:	9219      	str	r2, [sp, #100]	@ 0x64
 800635a:	7862      	ldrb	r2, [r4, #1]
 800635c:	2a2b      	cmp	r2, #43	@ 0x2b
 800635e:	d07a      	beq.n	8006456 <_strtod_l+0x27e>
 8006360:	2a2d      	cmp	r2, #45	@ 0x2d
 8006362:	d07e      	beq.n	8006462 <_strtod_l+0x28a>
 8006364:	f04f 0c00 	mov.w	ip, #0
 8006368:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800636c:	2909      	cmp	r1, #9
 800636e:	f240 8085 	bls.w	800647c <_strtod_l+0x2a4>
 8006372:	9419      	str	r4, [sp, #100]	@ 0x64
 8006374:	f04f 0800 	mov.w	r8, #0
 8006378:	e0a5      	b.n	80064c6 <_strtod_l+0x2ee>
 800637a:	2300      	movs	r3, #0
 800637c:	e7c8      	b.n	8006310 <_strtod_l+0x138>
 800637e:	f1b9 0f08 	cmp.w	r9, #8
 8006382:	bfd8      	it	le
 8006384:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006386:	f100 0001 	add.w	r0, r0, #1
 800638a:	bfda      	itte	le
 800638c:	fb02 3301 	mlale	r3, r2, r1, r3
 8006390:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8006392:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006396:	f109 0901 	add.w	r9, r9, #1
 800639a:	9019      	str	r0, [sp, #100]	@ 0x64
 800639c:	e7bf      	b.n	800631e <_strtod_l+0x146>
 800639e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80063a0:	1c5a      	adds	r2, r3, #1
 80063a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80063a4:	785a      	ldrb	r2, [r3, #1]
 80063a6:	f1b9 0f00 	cmp.w	r9, #0
 80063aa:	d03b      	beq.n	8006424 <_strtod_l+0x24c>
 80063ac:	900a      	str	r0, [sp, #40]	@ 0x28
 80063ae:	464d      	mov	r5, r9
 80063b0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80063b4:	2b09      	cmp	r3, #9
 80063b6:	d912      	bls.n	80063de <_strtod_l+0x206>
 80063b8:	2301      	movs	r3, #1
 80063ba:	e7c2      	b.n	8006342 <_strtod_l+0x16a>
 80063bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80063be:	1c5a      	adds	r2, r3, #1
 80063c0:	9219      	str	r2, [sp, #100]	@ 0x64
 80063c2:	785a      	ldrb	r2, [r3, #1]
 80063c4:	3001      	adds	r0, #1
 80063c6:	2a30      	cmp	r2, #48	@ 0x30
 80063c8:	d0f8      	beq.n	80063bc <_strtod_l+0x1e4>
 80063ca:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80063ce:	2b08      	cmp	r3, #8
 80063d0:	f200 84d2 	bhi.w	8006d78 <_strtod_l+0xba0>
 80063d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80063d6:	900a      	str	r0, [sp, #40]	@ 0x28
 80063d8:	2000      	movs	r0, #0
 80063da:	930c      	str	r3, [sp, #48]	@ 0x30
 80063dc:	4605      	mov	r5, r0
 80063de:	3a30      	subs	r2, #48	@ 0x30
 80063e0:	f100 0301 	add.w	r3, r0, #1
 80063e4:	d018      	beq.n	8006418 <_strtod_l+0x240>
 80063e6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80063e8:	4419      	add	r1, r3
 80063ea:	910a      	str	r1, [sp, #40]	@ 0x28
 80063ec:	462e      	mov	r6, r5
 80063ee:	f04f 0e0a 	mov.w	lr, #10
 80063f2:	1c71      	adds	r1, r6, #1
 80063f4:	eba1 0c05 	sub.w	ip, r1, r5
 80063f8:	4563      	cmp	r3, ip
 80063fa:	dc15      	bgt.n	8006428 <_strtod_l+0x250>
 80063fc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006400:	182b      	adds	r3, r5, r0
 8006402:	2b08      	cmp	r3, #8
 8006404:	f105 0501 	add.w	r5, r5, #1
 8006408:	4405      	add	r5, r0
 800640a:	dc1a      	bgt.n	8006442 <_strtod_l+0x26a>
 800640c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800640e:	230a      	movs	r3, #10
 8006410:	fb03 2301 	mla	r3, r3, r1, r2
 8006414:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006416:	2300      	movs	r3, #0
 8006418:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800641a:	1c51      	adds	r1, r2, #1
 800641c:	9119      	str	r1, [sp, #100]	@ 0x64
 800641e:	7852      	ldrb	r2, [r2, #1]
 8006420:	4618      	mov	r0, r3
 8006422:	e7c5      	b.n	80063b0 <_strtod_l+0x1d8>
 8006424:	4648      	mov	r0, r9
 8006426:	e7ce      	b.n	80063c6 <_strtod_l+0x1ee>
 8006428:	2e08      	cmp	r6, #8
 800642a:	dc05      	bgt.n	8006438 <_strtod_l+0x260>
 800642c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800642e:	fb0e f606 	mul.w	r6, lr, r6
 8006432:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006434:	460e      	mov	r6, r1
 8006436:	e7dc      	b.n	80063f2 <_strtod_l+0x21a>
 8006438:	2910      	cmp	r1, #16
 800643a:	bfd8      	it	le
 800643c:	fb0e f707 	mulle.w	r7, lr, r7
 8006440:	e7f8      	b.n	8006434 <_strtod_l+0x25c>
 8006442:	2b0f      	cmp	r3, #15
 8006444:	bfdc      	itt	le
 8006446:	230a      	movle	r3, #10
 8006448:	fb03 2707 	mlale	r7, r3, r7, r2
 800644c:	e7e3      	b.n	8006416 <_strtod_l+0x23e>
 800644e:	2300      	movs	r3, #0
 8006450:	930a      	str	r3, [sp, #40]	@ 0x28
 8006452:	2301      	movs	r3, #1
 8006454:	e77a      	b.n	800634c <_strtod_l+0x174>
 8006456:	f04f 0c00 	mov.w	ip, #0
 800645a:	1ca2      	adds	r2, r4, #2
 800645c:	9219      	str	r2, [sp, #100]	@ 0x64
 800645e:	78a2      	ldrb	r2, [r4, #2]
 8006460:	e782      	b.n	8006368 <_strtod_l+0x190>
 8006462:	f04f 0c01 	mov.w	ip, #1
 8006466:	e7f8      	b.n	800645a <_strtod_l+0x282>
 8006468:	0800969c 	.word	0x0800969c
 800646c:	0800955a 	.word	0x0800955a
 8006470:	7ff00000 	.word	0x7ff00000
 8006474:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006476:	1c51      	adds	r1, r2, #1
 8006478:	9119      	str	r1, [sp, #100]	@ 0x64
 800647a:	7852      	ldrb	r2, [r2, #1]
 800647c:	2a30      	cmp	r2, #48	@ 0x30
 800647e:	d0f9      	beq.n	8006474 <_strtod_l+0x29c>
 8006480:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006484:	2908      	cmp	r1, #8
 8006486:	f63f af75 	bhi.w	8006374 <_strtod_l+0x19c>
 800648a:	3a30      	subs	r2, #48	@ 0x30
 800648c:	9209      	str	r2, [sp, #36]	@ 0x24
 800648e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006490:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006492:	f04f 080a 	mov.w	r8, #10
 8006496:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006498:	1c56      	adds	r6, r2, #1
 800649a:	9619      	str	r6, [sp, #100]	@ 0x64
 800649c:	7852      	ldrb	r2, [r2, #1]
 800649e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80064a2:	f1be 0f09 	cmp.w	lr, #9
 80064a6:	d939      	bls.n	800651c <_strtod_l+0x344>
 80064a8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80064aa:	1a76      	subs	r6, r6, r1
 80064ac:	2e08      	cmp	r6, #8
 80064ae:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80064b2:	dc03      	bgt.n	80064bc <_strtod_l+0x2e4>
 80064b4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80064b6:	4588      	cmp	r8, r1
 80064b8:	bfa8      	it	ge
 80064ba:	4688      	movge	r8, r1
 80064bc:	f1bc 0f00 	cmp.w	ip, #0
 80064c0:	d001      	beq.n	80064c6 <_strtod_l+0x2ee>
 80064c2:	f1c8 0800 	rsb	r8, r8, #0
 80064c6:	2d00      	cmp	r5, #0
 80064c8:	d14e      	bne.n	8006568 <_strtod_l+0x390>
 80064ca:	9908      	ldr	r1, [sp, #32]
 80064cc:	4308      	orrs	r0, r1
 80064ce:	f47f aebc 	bne.w	800624a <_strtod_l+0x72>
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	f47f aed4 	bne.w	8006280 <_strtod_l+0xa8>
 80064d8:	2a69      	cmp	r2, #105	@ 0x69
 80064da:	d028      	beq.n	800652e <_strtod_l+0x356>
 80064dc:	dc25      	bgt.n	800652a <_strtod_l+0x352>
 80064de:	2a49      	cmp	r2, #73	@ 0x49
 80064e0:	d025      	beq.n	800652e <_strtod_l+0x356>
 80064e2:	2a4e      	cmp	r2, #78	@ 0x4e
 80064e4:	f47f aecc 	bne.w	8006280 <_strtod_l+0xa8>
 80064e8:	499a      	ldr	r1, [pc, #616]	@ (8006754 <_strtod_l+0x57c>)
 80064ea:	a819      	add	r0, sp, #100	@ 0x64
 80064ec:	f001 fed0 	bl	8008290 <__match>
 80064f0:	2800      	cmp	r0, #0
 80064f2:	f43f aec5 	beq.w	8006280 <_strtod_l+0xa8>
 80064f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80064f8:	781b      	ldrb	r3, [r3, #0]
 80064fa:	2b28      	cmp	r3, #40	@ 0x28
 80064fc:	d12e      	bne.n	800655c <_strtod_l+0x384>
 80064fe:	4996      	ldr	r1, [pc, #600]	@ (8006758 <_strtod_l+0x580>)
 8006500:	aa1c      	add	r2, sp, #112	@ 0x70
 8006502:	a819      	add	r0, sp, #100	@ 0x64
 8006504:	f001 fed8 	bl	80082b8 <__hexnan>
 8006508:	2805      	cmp	r0, #5
 800650a:	d127      	bne.n	800655c <_strtod_l+0x384>
 800650c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800650e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006512:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006516:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800651a:	e696      	b.n	800624a <_strtod_l+0x72>
 800651c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800651e:	fb08 2101 	mla	r1, r8, r1, r2
 8006522:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006526:	9209      	str	r2, [sp, #36]	@ 0x24
 8006528:	e7b5      	b.n	8006496 <_strtod_l+0x2be>
 800652a:	2a6e      	cmp	r2, #110	@ 0x6e
 800652c:	e7da      	b.n	80064e4 <_strtod_l+0x30c>
 800652e:	498b      	ldr	r1, [pc, #556]	@ (800675c <_strtod_l+0x584>)
 8006530:	a819      	add	r0, sp, #100	@ 0x64
 8006532:	f001 fead 	bl	8008290 <__match>
 8006536:	2800      	cmp	r0, #0
 8006538:	f43f aea2 	beq.w	8006280 <_strtod_l+0xa8>
 800653c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800653e:	4988      	ldr	r1, [pc, #544]	@ (8006760 <_strtod_l+0x588>)
 8006540:	3b01      	subs	r3, #1
 8006542:	a819      	add	r0, sp, #100	@ 0x64
 8006544:	9319      	str	r3, [sp, #100]	@ 0x64
 8006546:	f001 fea3 	bl	8008290 <__match>
 800654a:	b910      	cbnz	r0, 8006552 <_strtod_l+0x37a>
 800654c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800654e:	3301      	adds	r3, #1
 8006550:	9319      	str	r3, [sp, #100]	@ 0x64
 8006552:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8006770 <_strtod_l+0x598>
 8006556:	f04f 0a00 	mov.w	sl, #0
 800655a:	e676      	b.n	800624a <_strtod_l+0x72>
 800655c:	4881      	ldr	r0, [pc, #516]	@ (8006764 <_strtod_l+0x58c>)
 800655e:	f001 fbff 	bl	8007d60 <nan>
 8006562:	ec5b ab10 	vmov	sl, fp, d0
 8006566:	e670      	b.n	800624a <_strtod_l+0x72>
 8006568:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800656a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800656c:	eba8 0303 	sub.w	r3, r8, r3
 8006570:	f1b9 0f00 	cmp.w	r9, #0
 8006574:	bf08      	it	eq
 8006576:	46a9      	moveq	r9, r5
 8006578:	2d10      	cmp	r5, #16
 800657a:	9309      	str	r3, [sp, #36]	@ 0x24
 800657c:	462c      	mov	r4, r5
 800657e:	bfa8      	it	ge
 8006580:	2410      	movge	r4, #16
 8006582:	f7f9 ffdf 	bl	8000544 <__aeabi_ui2d>
 8006586:	2d09      	cmp	r5, #9
 8006588:	4682      	mov	sl, r0
 800658a:	468b      	mov	fp, r1
 800658c:	dc13      	bgt.n	80065b6 <_strtod_l+0x3de>
 800658e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006590:	2b00      	cmp	r3, #0
 8006592:	f43f ae5a 	beq.w	800624a <_strtod_l+0x72>
 8006596:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006598:	dd78      	ble.n	800668c <_strtod_l+0x4b4>
 800659a:	2b16      	cmp	r3, #22
 800659c:	dc5f      	bgt.n	800665e <_strtod_l+0x486>
 800659e:	4972      	ldr	r1, [pc, #456]	@ (8006768 <_strtod_l+0x590>)
 80065a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80065a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80065a8:	4652      	mov	r2, sl
 80065aa:	465b      	mov	r3, fp
 80065ac:	f7fa f844 	bl	8000638 <__aeabi_dmul>
 80065b0:	4682      	mov	sl, r0
 80065b2:	468b      	mov	fp, r1
 80065b4:	e649      	b.n	800624a <_strtod_l+0x72>
 80065b6:	4b6c      	ldr	r3, [pc, #432]	@ (8006768 <_strtod_l+0x590>)
 80065b8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80065bc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80065c0:	f7fa f83a 	bl	8000638 <__aeabi_dmul>
 80065c4:	4682      	mov	sl, r0
 80065c6:	4638      	mov	r0, r7
 80065c8:	468b      	mov	fp, r1
 80065ca:	f7f9 ffbb 	bl	8000544 <__aeabi_ui2d>
 80065ce:	4602      	mov	r2, r0
 80065d0:	460b      	mov	r3, r1
 80065d2:	4650      	mov	r0, sl
 80065d4:	4659      	mov	r1, fp
 80065d6:	f7f9 fe79 	bl	80002cc <__adddf3>
 80065da:	2d0f      	cmp	r5, #15
 80065dc:	4682      	mov	sl, r0
 80065de:	468b      	mov	fp, r1
 80065e0:	ddd5      	ble.n	800658e <_strtod_l+0x3b6>
 80065e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065e4:	1b2c      	subs	r4, r5, r4
 80065e6:	441c      	add	r4, r3
 80065e8:	2c00      	cmp	r4, #0
 80065ea:	f340 8093 	ble.w	8006714 <_strtod_l+0x53c>
 80065ee:	f014 030f 	ands.w	r3, r4, #15
 80065f2:	d00a      	beq.n	800660a <_strtod_l+0x432>
 80065f4:	495c      	ldr	r1, [pc, #368]	@ (8006768 <_strtod_l+0x590>)
 80065f6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80065fa:	4652      	mov	r2, sl
 80065fc:	465b      	mov	r3, fp
 80065fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006602:	f7fa f819 	bl	8000638 <__aeabi_dmul>
 8006606:	4682      	mov	sl, r0
 8006608:	468b      	mov	fp, r1
 800660a:	f034 040f 	bics.w	r4, r4, #15
 800660e:	d073      	beq.n	80066f8 <_strtod_l+0x520>
 8006610:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006614:	dd49      	ble.n	80066aa <_strtod_l+0x4d2>
 8006616:	2400      	movs	r4, #0
 8006618:	46a0      	mov	r8, r4
 800661a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800661c:	46a1      	mov	r9, r4
 800661e:	9a05      	ldr	r2, [sp, #20]
 8006620:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8006770 <_strtod_l+0x598>
 8006624:	2322      	movs	r3, #34	@ 0x22
 8006626:	6013      	str	r3, [r2, #0]
 8006628:	f04f 0a00 	mov.w	sl, #0
 800662c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800662e:	2b00      	cmp	r3, #0
 8006630:	f43f ae0b 	beq.w	800624a <_strtod_l+0x72>
 8006634:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006636:	9805      	ldr	r0, [sp, #20]
 8006638:	f001 ff2c 	bl	8008494 <_Bfree>
 800663c:	9805      	ldr	r0, [sp, #20]
 800663e:	4649      	mov	r1, r9
 8006640:	f001 ff28 	bl	8008494 <_Bfree>
 8006644:	9805      	ldr	r0, [sp, #20]
 8006646:	4641      	mov	r1, r8
 8006648:	f001 ff24 	bl	8008494 <_Bfree>
 800664c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800664e:	9805      	ldr	r0, [sp, #20]
 8006650:	f001 ff20 	bl	8008494 <_Bfree>
 8006654:	9805      	ldr	r0, [sp, #20]
 8006656:	4621      	mov	r1, r4
 8006658:	f001 ff1c 	bl	8008494 <_Bfree>
 800665c:	e5f5      	b.n	800624a <_strtod_l+0x72>
 800665e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006660:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006664:	4293      	cmp	r3, r2
 8006666:	dbbc      	blt.n	80065e2 <_strtod_l+0x40a>
 8006668:	4c3f      	ldr	r4, [pc, #252]	@ (8006768 <_strtod_l+0x590>)
 800666a:	f1c5 050f 	rsb	r5, r5, #15
 800666e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006672:	4652      	mov	r2, sl
 8006674:	465b      	mov	r3, fp
 8006676:	e9d1 0100 	ldrd	r0, r1, [r1]
 800667a:	f7f9 ffdd 	bl	8000638 <__aeabi_dmul>
 800667e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006680:	1b5d      	subs	r5, r3, r5
 8006682:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006686:	e9d4 2300 	ldrd	r2, r3, [r4]
 800668a:	e78f      	b.n	80065ac <_strtod_l+0x3d4>
 800668c:	3316      	adds	r3, #22
 800668e:	dba8      	blt.n	80065e2 <_strtod_l+0x40a>
 8006690:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006692:	eba3 0808 	sub.w	r8, r3, r8
 8006696:	4b34      	ldr	r3, [pc, #208]	@ (8006768 <_strtod_l+0x590>)
 8006698:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800669c:	e9d8 2300 	ldrd	r2, r3, [r8]
 80066a0:	4650      	mov	r0, sl
 80066a2:	4659      	mov	r1, fp
 80066a4:	f7fa f8f2 	bl	800088c <__aeabi_ddiv>
 80066a8:	e782      	b.n	80065b0 <_strtod_l+0x3d8>
 80066aa:	2300      	movs	r3, #0
 80066ac:	4f2f      	ldr	r7, [pc, #188]	@ (800676c <_strtod_l+0x594>)
 80066ae:	1124      	asrs	r4, r4, #4
 80066b0:	4650      	mov	r0, sl
 80066b2:	4659      	mov	r1, fp
 80066b4:	461e      	mov	r6, r3
 80066b6:	2c01      	cmp	r4, #1
 80066b8:	dc21      	bgt.n	80066fe <_strtod_l+0x526>
 80066ba:	b10b      	cbz	r3, 80066c0 <_strtod_l+0x4e8>
 80066bc:	4682      	mov	sl, r0
 80066be:	468b      	mov	fp, r1
 80066c0:	492a      	ldr	r1, [pc, #168]	@ (800676c <_strtod_l+0x594>)
 80066c2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80066c6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80066ca:	4652      	mov	r2, sl
 80066cc:	465b      	mov	r3, fp
 80066ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066d2:	f7f9 ffb1 	bl	8000638 <__aeabi_dmul>
 80066d6:	4b26      	ldr	r3, [pc, #152]	@ (8006770 <_strtod_l+0x598>)
 80066d8:	460a      	mov	r2, r1
 80066da:	400b      	ands	r3, r1
 80066dc:	4925      	ldr	r1, [pc, #148]	@ (8006774 <_strtod_l+0x59c>)
 80066de:	428b      	cmp	r3, r1
 80066e0:	4682      	mov	sl, r0
 80066e2:	d898      	bhi.n	8006616 <_strtod_l+0x43e>
 80066e4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80066e8:	428b      	cmp	r3, r1
 80066ea:	bf86      	itte	hi
 80066ec:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8006778 <_strtod_l+0x5a0>
 80066f0:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 80066f4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80066f8:	2300      	movs	r3, #0
 80066fa:	9308      	str	r3, [sp, #32]
 80066fc:	e076      	b.n	80067ec <_strtod_l+0x614>
 80066fe:	07e2      	lsls	r2, r4, #31
 8006700:	d504      	bpl.n	800670c <_strtod_l+0x534>
 8006702:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006706:	f7f9 ff97 	bl	8000638 <__aeabi_dmul>
 800670a:	2301      	movs	r3, #1
 800670c:	3601      	adds	r6, #1
 800670e:	1064      	asrs	r4, r4, #1
 8006710:	3708      	adds	r7, #8
 8006712:	e7d0      	b.n	80066b6 <_strtod_l+0x4de>
 8006714:	d0f0      	beq.n	80066f8 <_strtod_l+0x520>
 8006716:	4264      	negs	r4, r4
 8006718:	f014 020f 	ands.w	r2, r4, #15
 800671c:	d00a      	beq.n	8006734 <_strtod_l+0x55c>
 800671e:	4b12      	ldr	r3, [pc, #72]	@ (8006768 <_strtod_l+0x590>)
 8006720:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006724:	4650      	mov	r0, sl
 8006726:	4659      	mov	r1, fp
 8006728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800672c:	f7fa f8ae 	bl	800088c <__aeabi_ddiv>
 8006730:	4682      	mov	sl, r0
 8006732:	468b      	mov	fp, r1
 8006734:	1124      	asrs	r4, r4, #4
 8006736:	d0df      	beq.n	80066f8 <_strtod_l+0x520>
 8006738:	2c1f      	cmp	r4, #31
 800673a:	dd1f      	ble.n	800677c <_strtod_l+0x5a4>
 800673c:	2400      	movs	r4, #0
 800673e:	46a0      	mov	r8, r4
 8006740:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006742:	46a1      	mov	r9, r4
 8006744:	9a05      	ldr	r2, [sp, #20]
 8006746:	2322      	movs	r3, #34	@ 0x22
 8006748:	f04f 0a00 	mov.w	sl, #0
 800674c:	f04f 0b00 	mov.w	fp, #0
 8006750:	6013      	str	r3, [r2, #0]
 8006752:	e76b      	b.n	800662c <_strtod_l+0x454>
 8006754:	08009565 	.word	0x08009565
 8006758:	08009688 	.word	0x08009688
 800675c:	0800955c 	.word	0x0800955c
 8006760:	0800955f 	.word	0x0800955f
 8006764:	08009559 	.word	0x08009559
 8006768:	08009810 	.word	0x08009810
 800676c:	080097e8 	.word	0x080097e8
 8006770:	7ff00000 	.word	0x7ff00000
 8006774:	7ca00000 	.word	0x7ca00000
 8006778:	7fefffff 	.word	0x7fefffff
 800677c:	f014 0310 	ands.w	r3, r4, #16
 8006780:	bf18      	it	ne
 8006782:	236a      	movne	r3, #106	@ 0x6a
 8006784:	4ea9      	ldr	r6, [pc, #676]	@ (8006a2c <_strtod_l+0x854>)
 8006786:	9308      	str	r3, [sp, #32]
 8006788:	4650      	mov	r0, sl
 800678a:	4659      	mov	r1, fp
 800678c:	2300      	movs	r3, #0
 800678e:	07e7      	lsls	r7, r4, #31
 8006790:	d504      	bpl.n	800679c <_strtod_l+0x5c4>
 8006792:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006796:	f7f9 ff4f 	bl	8000638 <__aeabi_dmul>
 800679a:	2301      	movs	r3, #1
 800679c:	1064      	asrs	r4, r4, #1
 800679e:	f106 0608 	add.w	r6, r6, #8
 80067a2:	d1f4      	bne.n	800678e <_strtod_l+0x5b6>
 80067a4:	b10b      	cbz	r3, 80067aa <_strtod_l+0x5d2>
 80067a6:	4682      	mov	sl, r0
 80067a8:	468b      	mov	fp, r1
 80067aa:	9b08      	ldr	r3, [sp, #32]
 80067ac:	b1b3      	cbz	r3, 80067dc <_strtod_l+0x604>
 80067ae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80067b2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	4659      	mov	r1, fp
 80067ba:	dd0f      	ble.n	80067dc <_strtod_l+0x604>
 80067bc:	2b1f      	cmp	r3, #31
 80067be:	dd56      	ble.n	800686e <_strtod_l+0x696>
 80067c0:	2b34      	cmp	r3, #52	@ 0x34
 80067c2:	bfde      	ittt	le
 80067c4:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 80067c8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80067cc:	4093      	lslle	r3, r2
 80067ce:	f04f 0a00 	mov.w	sl, #0
 80067d2:	bfcc      	ite	gt
 80067d4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80067d8:	ea03 0b01 	andle.w	fp, r3, r1
 80067dc:	2200      	movs	r2, #0
 80067de:	2300      	movs	r3, #0
 80067e0:	4650      	mov	r0, sl
 80067e2:	4659      	mov	r1, fp
 80067e4:	f7fa f990 	bl	8000b08 <__aeabi_dcmpeq>
 80067e8:	2800      	cmp	r0, #0
 80067ea:	d1a7      	bne.n	800673c <_strtod_l+0x564>
 80067ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067ee:	9300      	str	r3, [sp, #0]
 80067f0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80067f2:	9805      	ldr	r0, [sp, #20]
 80067f4:	462b      	mov	r3, r5
 80067f6:	464a      	mov	r2, r9
 80067f8:	f001 feb4 	bl	8008564 <__s2b>
 80067fc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80067fe:	2800      	cmp	r0, #0
 8006800:	f43f af09 	beq.w	8006616 <_strtod_l+0x43e>
 8006804:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006806:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006808:	2a00      	cmp	r2, #0
 800680a:	eba3 0308 	sub.w	r3, r3, r8
 800680e:	bfa8      	it	ge
 8006810:	2300      	movge	r3, #0
 8006812:	9312      	str	r3, [sp, #72]	@ 0x48
 8006814:	2400      	movs	r4, #0
 8006816:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800681a:	9316      	str	r3, [sp, #88]	@ 0x58
 800681c:	46a0      	mov	r8, r4
 800681e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006820:	9805      	ldr	r0, [sp, #20]
 8006822:	6859      	ldr	r1, [r3, #4]
 8006824:	f001 fdf6 	bl	8008414 <_Balloc>
 8006828:	4681      	mov	r9, r0
 800682a:	2800      	cmp	r0, #0
 800682c:	f43f aef7 	beq.w	800661e <_strtod_l+0x446>
 8006830:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006832:	691a      	ldr	r2, [r3, #16]
 8006834:	3202      	adds	r2, #2
 8006836:	f103 010c 	add.w	r1, r3, #12
 800683a:	0092      	lsls	r2, r2, #2
 800683c:	300c      	adds	r0, #12
 800683e:	f7ff fb78 	bl	8005f32 <memcpy>
 8006842:	ec4b ab10 	vmov	d0, sl, fp
 8006846:	9805      	ldr	r0, [sp, #20]
 8006848:	aa1c      	add	r2, sp, #112	@ 0x70
 800684a:	a91b      	add	r1, sp, #108	@ 0x6c
 800684c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006850:	f002 f9bc 	bl	8008bcc <__d2b>
 8006854:	901a      	str	r0, [sp, #104]	@ 0x68
 8006856:	2800      	cmp	r0, #0
 8006858:	f43f aee1 	beq.w	800661e <_strtod_l+0x446>
 800685c:	9805      	ldr	r0, [sp, #20]
 800685e:	2101      	movs	r1, #1
 8006860:	f001 ff16 	bl	8008690 <__i2b>
 8006864:	4680      	mov	r8, r0
 8006866:	b948      	cbnz	r0, 800687c <_strtod_l+0x6a4>
 8006868:	f04f 0800 	mov.w	r8, #0
 800686c:	e6d7      	b.n	800661e <_strtod_l+0x446>
 800686e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006872:	fa02 f303 	lsl.w	r3, r2, r3
 8006876:	ea03 0a0a 	and.w	sl, r3, sl
 800687a:	e7af      	b.n	80067dc <_strtod_l+0x604>
 800687c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800687e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006880:	2d00      	cmp	r5, #0
 8006882:	bfab      	itete	ge
 8006884:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006886:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006888:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800688a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800688c:	bfac      	ite	ge
 800688e:	18ef      	addge	r7, r5, r3
 8006890:	1b5e      	sublt	r6, r3, r5
 8006892:	9b08      	ldr	r3, [sp, #32]
 8006894:	1aed      	subs	r5, r5, r3
 8006896:	4415      	add	r5, r2
 8006898:	4b65      	ldr	r3, [pc, #404]	@ (8006a30 <_strtod_l+0x858>)
 800689a:	3d01      	subs	r5, #1
 800689c:	429d      	cmp	r5, r3
 800689e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80068a2:	da50      	bge.n	8006946 <_strtod_l+0x76e>
 80068a4:	1b5b      	subs	r3, r3, r5
 80068a6:	2b1f      	cmp	r3, #31
 80068a8:	eba2 0203 	sub.w	r2, r2, r3
 80068ac:	f04f 0101 	mov.w	r1, #1
 80068b0:	dc3d      	bgt.n	800692e <_strtod_l+0x756>
 80068b2:	fa01 f303 	lsl.w	r3, r1, r3
 80068b6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80068b8:	2300      	movs	r3, #0
 80068ba:	9310      	str	r3, [sp, #64]	@ 0x40
 80068bc:	18bd      	adds	r5, r7, r2
 80068be:	9b08      	ldr	r3, [sp, #32]
 80068c0:	42af      	cmp	r7, r5
 80068c2:	4416      	add	r6, r2
 80068c4:	441e      	add	r6, r3
 80068c6:	463b      	mov	r3, r7
 80068c8:	bfa8      	it	ge
 80068ca:	462b      	movge	r3, r5
 80068cc:	42b3      	cmp	r3, r6
 80068ce:	bfa8      	it	ge
 80068d0:	4633      	movge	r3, r6
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	bfc2      	ittt	gt
 80068d6:	1aed      	subgt	r5, r5, r3
 80068d8:	1af6      	subgt	r6, r6, r3
 80068da:	1aff      	subgt	r7, r7, r3
 80068dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80068de:	2b00      	cmp	r3, #0
 80068e0:	dd16      	ble.n	8006910 <_strtod_l+0x738>
 80068e2:	4641      	mov	r1, r8
 80068e4:	9805      	ldr	r0, [sp, #20]
 80068e6:	461a      	mov	r2, r3
 80068e8:	f001 ff8a 	bl	8008800 <__pow5mult>
 80068ec:	4680      	mov	r8, r0
 80068ee:	2800      	cmp	r0, #0
 80068f0:	d0ba      	beq.n	8006868 <_strtod_l+0x690>
 80068f2:	4601      	mov	r1, r0
 80068f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80068f6:	9805      	ldr	r0, [sp, #20]
 80068f8:	f001 fee0 	bl	80086bc <__multiply>
 80068fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80068fe:	2800      	cmp	r0, #0
 8006900:	f43f ae8d 	beq.w	800661e <_strtod_l+0x446>
 8006904:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006906:	9805      	ldr	r0, [sp, #20]
 8006908:	f001 fdc4 	bl	8008494 <_Bfree>
 800690c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800690e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006910:	2d00      	cmp	r5, #0
 8006912:	dc1d      	bgt.n	8006950 <_strtod_l+0x778>
 8006914:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006916:	2b00      	cmp	r3, #0
 8006918:	dd23      	ble.n	8006962 <_strtod_l+0x78a>
 800691a:	4649      	mov	r1, r9
 800691c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800691e:	9805      	ldr	r0, [sp, #20]
 8006920:	f001 ff6e 	bl	8008800 <__pow5mult>
 8006924:	4681      	mov	r9, r0
 8006926:	b9e0      	cbnz	r0, 8006962 <_strtod_l+0x78a>
 8006928:	f04f 0900 	mov.w	r9, #0
 800692c:	e677      	b.n	800661e <_strtod_l+0x446>
 800692e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006932:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006936:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800693a:	35e2      	adds	r5, #226	@ 0xe2
 800693c:	fa01 f305 	lsl.w	r3, r1, r5
 8006940:	9310      	str	r3, [sp, #64]	@ 0x40
 8006942:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006944:	e7ba      	b.n	80068bc <_strtod_l+0x6e4>
 8006946:	2300      	movs	r3, #0
 8006948:	9310      	str	r3, [sp, #64]	@ 0x40
 800694a:	2301      	movs	r3, #1
 800694c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800694e:	e7b5      	b.n	80068bc <_strtod_l+0x6e4>
 8006950:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006952:	9805      	ldr	r0, [sp, #20]
 8006954:	462a      	mov	r2, r5
 8006956:	f001 ffad 	bl	80088b4 <__lshift>
 800695a:	901a      	str	r0, [sp, #104]	@ 0x68
 800695c:	2800      	cmp	r0, #0
 800695e:	d1d9      	bne.n	8006914 <_strtod_l+0x73c>
 8006960:	e65d      	b.n	800661e <_strtod_l+0x446>
 8006962:	2e00      	cmp	r6, #0
 8006964:	dd07      	ble.n	8006976 <_strtod_l+0x79e>
 8006966:	4649      	mov	r1, r9
 8006968:	9805      	ldr	r0, [sp, #20]
 800696a:	4632      	mov	r2, r6
 800696c:	f001 ffa2 	bl	80088b4 <__lshift>
 8006970:	4681      	mov	r9, r0
 8006972:	2800      	cmp	r0, #0
 8006974:	d0d8      	beq.n	8006928 <_strtod_l+0x750>
 8006976:	2f00      	cmp	r7, #0
 8006978:	dd08      	ble.n	800698c <_strtod_l+0x7b4>
 800697a:	4641      	mov	r1, r8
 800697c:	9805      	ldr	r0, [sp, #20]
 800697e:	463a      	mov	r2, r7
 8006980:	f001 ff98 	bl	80088b4 <__lshift>
 8006984:	4680      	mov	r8, r0
 8006986:	2800      	cmp	r0, #0
 8006988:	f43f ae49 	beq.w	800661e <_strtod_l+0x446>
 800698c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800698e:	9805      	ldr	r0, [sp, #20]
 8006990:	464a      	mov	r2, r9
 8006992:	f002 f817 	bl	80089c4 <__mdiff>
 8006996:	4604      	mov	r4, r0
 8006998:	2800      	cmp	r0, #0
 800699a:	f43f ae40 	beq.w	800661e <_strtod_l+0x446>
 800699e:	68c3      	ldr	r3, [r0, #12]
 80069a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80069a2:	2300      	movs	r3, #0
 80069a4:	60c3      	str	r3, [r0, #12]
 80069a6:	4641      	mov	r1, r8
 80069a8:	f001 fff0 	bl	800898c <__mcmp>
 80069ac:	2800      	cmp	r0, #0
 80069ae:	da45      	bge.n	8006a3c <_strtod_l+0x864>
 80069b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80069b2:	ea53 030a 	orrs.w	r3, r3, sl
 80069b6:	d16b      	bne.n	8006a90 <_strtod_l+0x8b8>
 80069b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d167      	bne.n	8006a90 <_strtod_l+0x8b8>
 80069c0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80069c4:	0d1b      	lsrs	r3, r3, #20
 80069c6:	051b      	lsls	r3, r3, #20
 80069c8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80069cc:	d960      	bls.n	8006a90 <_strtod_l+0x8b8>
 80069ce:	6963      	ldr	r3, [r4, #20]
 80069d0:	b913      	cbnz	r3, 80069d8 <_strtod_l+0x800>
 80069d2:	6923      	ldr	r3, [r4, #16]
 80069d4:	2b01      	cmp	r3, #1
 80069d6:	dd5b      	ble.n	8006a90 <_strtod_l+0x8b8>
 80069d8:	4621      	mov	r1, r4
 80069da:	2201      	movs	r2, #1
 80069dc:	9805      	ldr	r0, [sp, #20]
 80069de:	f001 ff69 	bl	80088b4 <__lshift>
 80069e2:	4641      	mov	r1, r8
 80069e4:	4604      	mov	r4, r0
 80069e6:	f001 ffd1 	bl	800898c <__mcmp>
 80069ea:	2800      	cmp	r0, #0
 80069ec:	dd50      	ble.n	8006a90 <_strtod_l+0x8b8>
 80069ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80069f2:	9a08      	ldr	r2, [sp, #32]
 80069f4:	0d1b      	lsrs	r3, r3, #20
 80069f6:	051b      	lsls	r3, r3, #20
 80069f8:	2a00      	cmp	r2, #0
 80069fa:	d06a      	beq.n	8006ad2 <_strtod_l+0x8fa>
 80069fc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006a00:	d867      	bhi.n	8006ad2 <_strtod_l+0x8fa>
 8006a02:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006a06:	f67f ae9d 	bls.w	8006744 <_strtod_l+0x56c>
 8006a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8006a34 <_strtod_l+0x85c>)
 8006a0c:	4650      	mov	r0, sl
 8006a0e:	4659      	mov	r1, fp
 8006a10:	2200      	movs	r2, #0
 8006a12:	f7f9 fe11 	bl	8000638 <__aeabi_dmul>
 8006a16:	4b08      	ldr	r3, [pc, #32]	@ (8006a38 <_strtod_l+0x860>)
 8006a18:	400b      	ands	r3, r1
 8006a1a:	4682      	mov	sl, r0
 8006a1c:	468b      	mov	fp, r1
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	f47f ae08 	bne.w	8006634 <_strtod_l+0x45c>
 8006a24:	9a05      	ldr	r2, [sp, #20]
 8006a26:	2322      	movs	r3, #34	@ 0x22
 8006a28:	6013      	str	r3, [r2, #0]
 8006a2a:	e603      	b.n	8006634 <_strtod_l+0x45c>
 8006a2c:	080096b0 	.word	0x080096b0
 8006a30:	fffffc02 	.word	0xfffffc02
 8006a34:	39500000 	.word	0x39500000
 8006a38:	7ff00000 	.word	0x7ff00000
 8006a3c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006a40:	d165      	bne.n	8006b0e <_strtod_l+0x936>
 8006a42:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006a44:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006a48:	b35a      	cbz	r2, 8006aa2 <_strtod_l+0x8ca>
 8006a4a:	4a9f      	ldr	r2, [pc, #636]	@ (8006cc8 <_strtod_l+0xaf0>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d12b      	bne.n	8006aa8 <_strtod_l+0x8d0>
 8006a50:	9b08      	ldr	r3, [sp, #32]
 8006a52:	4651      	mov	r1, sl
 8006a54:	b303      	cbz	r3, 8006a98 <_strtod_l+0x8c0>
 8006a56:	4b9d      	ldr	r3, [pc, #628]	@ (8006ccc <_strtod_l+0xaf4>)
 8006a58:	465a      	mov	r2, fp
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006a60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006a64:	d81b      	bhi.n	8006a9e <_strtod_l+0x8c6>
 8006a66:	0d1b      	lsrs	r3, r3, #20
 8006a68:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a70:	4299      	cmp	r1, r3
 8006a72:	d119      	bne.n	8006aa8 <_strtod_l+0x8d0>
 8006a74:	4b96      	ldr	r3, [pc, #600]	@ (8006cd0 <_strtod_l+0xaf8>)
 8006a76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	d102      	bne.n	8006a82 <_strtod_l+0x8aa>
 8006a7c:	3101      	adds	r1, #1
 8006a7e:	f43f adce 	beq.w	800661e <_strtod_l+0x446>
 8006a82:	4b92      	ldr	r3, [pc, #584]	@ (8006ccc <_strtod_l+0xaf4>)
 8006a84:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006a86:	401a      	ands	r2, r3
 8006a88:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006a8c:	f04f 0a00 	mov.w	sl, #0
 8006a90:	9b08      	ldr	r3, [sp, #32]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d1b9      	bne.n	8006a0a <_strtod_l+0x832>
 8006a96:	e5cd      	b.n	8006634 <_strtod_l+0x45c>
 8006a98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006a9c:	e7e8      	b.n	8006a70 <_strtod_l+0x898>
 8006a9e:	4613      	mov	r3, r2
 8006aa0:	e7e6      	b.n	8006a70 <_strtod_l+0x898>
 8006aa2:	ea53 030a 	orrs.w	r3, r3, sl
 8006aa6:	d0a2      	beq.n	80069ee <_strtod_l+0x816>
 8006aa8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006aaa:	b1db      	cbz	r3, 8006ae4 <_strtod_l+0x90c>
 8006aac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006aae:	4213      	tst	r3, r2
 8006ab0:	d0ee      	beq.n	8006a90 <_strtod_l+0x8b8>
 8006ab2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ab4:	9a08      	ldr	r2, [sp, #32]
 8006ab6:	4650      	mov	r0, sl
 8006ab8:	4659      	mov	r1, fp
 8006aba:	b1bb      	cbz	r3, 8006aec <_strtod_l+0x914>
 8006abc:	f7ff fb6c 	bl	8006198 <sulp>
 8006ac0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ac4:	ec53 2b10 	vmov	r2, r3, d0
 8006ac8:	f7f9 fc00 	bl	80002cc <__adddf3>
 8006acc:	4682      	mov	sl, r0
 8006ace:	468b      	mov	fp, r1
 8006ad0:	e7de      	b.n	8006a90 <_strtod_l+0x8b8>
 8006ad2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006ad6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006ada:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006ade:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006ae2:	e7d5      	b.n	8006a90 <_strtod_l+0x8b8>
 8006ae4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006ae6:	ea13 0f0a 	tst.w	r3, sl
 8006aea:	e7e1      	b.n	8006ab0 <_strtod_l+0x8d8>
 8006aec:	f7ff fb54 	bl	8006198 <sulp>
 8006af0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006af4:	ec53 2b10 	vmov	r2, r3, d0
 8006af8:	f7f9 fbe6 	bl	80002c8 <__aeabi_dsub>
 8006afc:	2200      	movs	r2, #0
 8006afe:	2300      	movs	r3, #0
 8006b00:	4682      	mov	sl, r0
 8006b02:	468b      	mov	fp, r1
 8006b04:	f7fa f800 	bl	8000b08 <__aeabi_dcmpeq>
 8006b08:	2800      	cmp	r0, #0
 8006b0a:	d0c1      	beq.n	8006a90 <_strtod_l+0x8b8>
 8006b0c:	e61a      	b.n	8006744 <_strtod_l+0x56c>
 8006b0e:	4641      	mov	r1, r8
 8006b10:	4620      	mov	r0, r4
 8006b12:	f002 f8b3 	bl	8008c7c <__ratio>
 8006b16:	ec57 6b10 	vmov	r6, r7, d0
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006b20:	4630      	mov	r0, r6
 8006b22:	4639      	mov	r1, r7
 8006b24:	f7fa f804 	bl	8000b30 <__aeabi_dcmple>
 8006b28:	2800      	cmp	r0, #0
 8006b2a:	d06f      	beq.n	8006c0c <_strtod_l+0xa34>
 8006b2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d17a      	bne.n	8006c28 <_strtod_l+0xa50>
 8006b32:	f1ba 0f00 	cmp.w	sl, #0
 8006b36:	d158      	bne.n	8006bea <_strtod_l+0xa12>
 8006b38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b3a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d15a      	bne.n	8006bf8 <_strtod_l+0xa20>
 8006b42:	4b64      	ldr	r3, [pc, #400]	@ (8006cd4 <_strtod_l+0xafc>)
 8006b44:	2200      	movs	r2, #0
 8006b46:	4630      	mov	r0, r6
 8006b48:	4639      	mov	r1, r7
 8006b4a:	f7f9 ffe7 	bl	8000b1c <__aeabi_dcmplt>
 8006b4e:	2800      	cmp	r0, #0
 8006b50:	d159      	bne.n	8006c06 <_strtod_l+0xa2e>
 8006b52:	4630      	mov	r0, r6
 8006b54:	4639      	mov	r1, r7
 8006b56:	4b60      	ldr	r3, [pc, #384]	@ (8006cd8 <_strtod_l+0xb00>)
 8006b58:	2200      	movs	r2, #0
 8006b5a:	f7f9 fd6d 	bl	8000638 <__aeabi_dmul>
 8006b5e:	4606      	mov	r6, r0
 8006b60:	460f      	mov	r7, r1
 8006b62:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8006b66:	9606      	str	r6, [sp, #24]
 8006b68:	9307      	str	r3, [sp, #28]
 8006b6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b6e:	4d57      	ldr	r5, [pc, #348]	@ (8006ccc <_strtod_l+0xaf4>)
 8006b70:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006b74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b76:	401d      	ands	r5, r3
 8006b78:	4b58      	ldr	r3, [pc, #352]	@ (8006cdc <_strtod_l+0xb04>)
 8006b7a:	429d      	cmp	r5, r3
 8006b7c:	f040 80b2 	bne.w	8006ce4 <_strtod_l+0xb0c>
 8006b80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b82:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006b86:	ec4b ab10 	vmov	d0, sl, fp
 8006b8a:	f001 ffaf 	bl	8008aec <__ulp>
 8006b8e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b92:	ec51 0b10 	vmov	r0, r1, d0
 8006b96:	f7f9 fd4f 	bl	8000638 <__aeabi_dmul>
 8006b9a:	4652      	mov	r2, sl
 8006b9c:	465b      	mov	r3, fp
 8006b9e:	f7f9 fb95 	bl	80002cc <__adddf3>
 8006ba2:	460b      	mov	r3, r1
 8006ba4:	4949      	ldr	r1, [pc, #292]	@ (8006ccc <_strtod_l+0xaf4>)
 8006ba6:	4a4e      	ldr	r2, [pc, #312]	@ (8006ce0 <_strtod_l+0xb08>)
 8006ba8:	4019      	ands	r1, r3
 8006baa:	4291      	cmp	r1, r2
 8006bac:	4682      	mov	sl, r0
 8006bae:	d942      	bls.n	8006c36 <_strtod_l+0xa5e>
 8006bb0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006bb2:	4b47      	ldr	r3, [pc, #284]	@ (8006cd0 <_strtod_l+0xaf8>)
 8006bb4:	429a      	cmp	r2, r3
 8006bb6:	d103      	bne.n	8006bc0 <_strtod_l+0x9e8>
 8006bb8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bba:	3301      	adds	r3, #1
 8006bbc:	f43f ad2f 	beq.w	800661e <_strtod_l+0x446>
 8006bc0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8006cd0 <_strtod_l+0xaf8>
 8006bc4:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006bc8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006bca:	9805      	ldr	r0, [sp, #20]
 8006bcc:	f001 fc62 	bl	8008494 <_Bfree>
 8006bd0:	9805      	ldr	r0, [sp, #20]
 8006bd2:	4649      	mov	r1, r9
 8006bd4:	f001 fc5e 	bl	8008494 <_Bfree>
 8006bd8:	9805      	ldr	r0, [sp, #20]
 8006bda:	4641      	mov	r1, r8
 8006bdc:	f001 fc5a 	bl	8008494 <_Bfree>
 8006be0:	9805      	ldr	r0, [sp, #20]
 8006be2:	4621      	mov	r1, r4
 8006be4:	f001 fc56 	bl	8008494 <_Bfree>
 8006be8:	e619      	b.n	800681e <_strtod_l+0x646>
 8006bea:	f1ba 0f01 	cmp.w	sl, #1
 8006bee:	d103      	bne.n	8006bf8 <_strtod_l+0xa20>
 8006bf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	f43f ada6 	beq.w	8006744 <_strtod_l+0x56c>
 8006bf8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8006ca8 <_strtod_l+0xad0>
 8006bfc:	4f35      	ldr	r7, [pc, #212]	@ (8006cd4 <_strtod_l+0xafc>)
 8006bfe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006c02:	2600      	movs	r6, #0
 8006c04:	e7b1      	b.n	8006b6a <_strtod_l+0x992>
 8006c06:	4f34      	ldr	r7, [pc, #208]	@ (8006cd8 <_strtod_l+0xb00>)
 8006c08:	2600      	movs	r6, #0
 8006c0a:	e7aa      	b.n	8006b62 <_strtod_l+0x98a>
 8006c0c:	4b32      	ldr	r3, [pc, #200]	@ (8006cd8 <_strtod_l+0xb00>)
 8006c0e:	4630      	mov	r0, r6
 8006c10:	4639      	mov	r1, r7
 8006c12:	2200      	movs	r2, #0
 8006c14:	f7f9 fd10 	bl	8000638 <__aeabi_dmul>
 8006c18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c1a:	4606      	mov	r6, r0
 8006c1c:	460f      	mov	r7, r1
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d09f      	beq.n	8006b62 <_strtod_l+0x98a>
 8006c22:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006c26:	e7a0      	b.n	8006b6a <_strtod_l+0x992>
 8006c28:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8006cb0 <_strtod_l+0xad8>
 8006c2c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006c30:	ec57 6b17 	vmov	r6, r7, d7
 8006c34:	e799      	b.n	8006b6a <_strtod_l+0x992>
 8006c36:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8006c3a:	9b08      	ldr	r3, [sp, #32]
 8006c3c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d1c1      	bne.n	8006bc8 <_strtod_l+0x9f0>
 8006c44:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006c48:	0d1b      	lsrs	r3, r3, #20
 8006c4a:	051b      	lsls	r3, r3, #20
 8006c4c:	429d      	cmp	r5, r3
 8006c4e:	d1bb      	bne.n	8006bc8 <_strtod_l+0x9f0>
 8006c50:	4630      	mov	r0, r6
 8006c52:	4639      	mov	r1, r7
 8006c54:	f7fa f828 	bl	8000ca8 <__aeabi_d2lz>
 8006c58:	f7f9 fcc0 	bl	80005dc <__aeabi_l2d>
 8006c5c:	4602      	mov	r2, r0
 8006c5e:	460b      	mov	r3, r1
 8006c60:	4630      	mov	r0, r6
 8006c62:	4639      	mov	r1, r7
 8006c64:	f7f9 fb30 	bl	80002c8 <__aeabi_dsub>
 8006c68:	460b      	mov	r3, r1
 8006c6a:	4602      	mov	r2, r0
 8006c6c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006c70:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8006c74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c76:	ea46 060a 	orr.w	r6, r6, sl
 8006c7a:	431e      	orrs	r6, r3
 8006c7c:	d06f      	beq.n	8006d5e <_strtod_l+0xb86>
 8006c7e:	a30e      	add	r3, pc, #56	@ (adr r3, 8006cb8 <_strtod_l+0xae0>)
 8006c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c84:	f7f9 ff4a 	bl	8000b1c <__aeabi_dcmplt>
 8006c88:	2800      	cmp	r0, #0
 8006c8a:	f47f acd3 	bne.w	8006634 <_strtod_l+0x45c>
 8006c8e:	a30c      	add	r3, pc, #48	@ (adr r3, 8006cc0 <_strtod_l+0xae8>)
 8006c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c98:	f7f9 ff5e 	bl	8000b58 <__aeabi_dcmpgt>
 8006c9c:	2800      	cmp	r0, #0
 8006c9e:	d093      	beq.n	8006bc8 <_strtod_l+0x9f0>
 8006ca0:	e4c8      	b.n	8006634 <_strtod_l+0x45c>
 8006ca2:	bf00      	nop
 8006ca4:	f3af 8000 	nop.w
 8006ca8:	00000000 	.word	0x00000000
 8006cac:	bff00000 	.word	0xbff00000
 8006cb0:	00000000 	.word	0x00000000
 8006cb4:	3ff00000 	.word	0x3ff00000
 8006cb8:	94a03595 	.word	0x94a03595
 8006cbc:	3fdfffff 	.word	0x3fdfffff
 8006cc0:	35afe535 	.word	0x35afe535
 8006cc4:	3fe00000 	.word	0x3fe00000
 8006cc8:	000fffff 	.word	0x000fffff
 8006ccc:	7ff00000 	.word	0x7ff00000
 8006cd0:	7fefffff 	.word	0x7fefffff
 8006cd4:	3ff00000 	.word	0x3ff00000
 8006cd8:	3fe00000 	.word	0x3fe00000
 8006cdc:	7fe00000 	.word	0x7fe00000
 8006ce0:	7c9fffff 	.word	0x7c9fffff
 8006ce4:	9b08      	ldr	r3, [sp, #32]
 8006ce6:	b323      	cbz	r3, 8006d32 <_strtod_l+0xb5a>
 8006ce8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006cec:	d821      	bhi.n	8006d32 <_strtod_l+0xb5a>
 8006cee:	a328      	add	r3, pc, #160	@ (adr r3, 8006d90 <_strtod_l+0xbb8>)
 8006cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf4:	4630      	mov	r0, r6
 8006cf6:	4639      	mov	r1, r7
 8006cf8:	f7f9 ff1a 	bl	8000b30 <__aeabi_dcmple>
 8006cfc:	b1a0      	cbz	r0, 8006d28 <_strtod_l+0xb50>
 8006cfe:	4639      	mov	r1, r7
 8006d00:	4630      	mov	r0, r6
 8006d02:	f7f9 ff49 	bl	8000b98 <__aeabi_d2uiz>
 8006d06:	2801      	cmp	r0, #1
 8006d08:	bf38      	it	cc
 8006d0a:	2001      	movcc	r0, #1
 8006d0c:	f7f9 fc1a 	bl	8000544 <__aeabi_ui2d>
 8006d10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d12:	4606      	mov	r6, r0
 8006d14:	460f      	mov	r7, r1
 8006d16:	b9fb      	cbnz	r3, 8006d58 <_strtod_l+0xb80>
 8006d18:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006d1c:	9014      	str	r0, [sp, #80]	@ 0x50
 8006d1e:	9315      	str	r3, [sp, #84]	@ 0x54
 8006d20:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006d24:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006d28:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006d2a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8006d2e:	1b5b      	subs	r3, r3, r5
 8006d30:	9311      	str	r3, [sp, #68]	@ 0x44
 8006d32:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006d36:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8006d3a:	f001 fed7 	bl	8008aec <__ulp>
 8006d3e:	4650      	mov	r0, sl
 8006d40:	ec53 2b10 	vmov	r2, r3, d0
 8006d44:	4659      	mov	r1, fp
 8006d46:	f7f9 fc77 	bl	8000638 <__aeabi_dmul>
 8006d4a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006d4e:	f7f9 fabd 	bl	80002cc <__adddf3>
 8006d52:	4682      	mov	sl, r0
 8006d54:	468b      	mov	fp, r1
 8006d56:	e770      	b.n	8006c3a <_strtod_l+0xa62>
 8006d58:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8006d5c:	e7e0      	b.n	8006d20 <_strtod_l+0xb48>
 8006d5e:	a30e      	add	r3, pc, #56	@ (adr r3, 8006d98 <_strtod_l+0xbc0>)
 8006d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d64:	f7f9 feda 	bl	8000b1c <__aeabi_dcmplt>
 8006d68:	e798      	b.n	8006c9c <_strtod_l+0xac4>
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	930e      	str	r3, [sp, #56]	@ 0x38
 8006d6e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8006d70:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d72:	6013      	str	r3, [r2, #0]
 8006d74:	f7ff ba6d 	b.w	8006252 <_strtod_l+0x7a>
 8006d78:	2a65      	cmp	r2, #101	@ 0x65
 8006d7a:	f43f ab68 	beq.w	800644e <_strtod_l+0x276>
 8006d7e:	2a45      	cmp	r2, #69	@ 0x45
 8006d80:	f43f ab65 	beq.w	800644e <_strtod_l+0x276>
 8006d84:	2301      	movs	r3, #1
 8006d86:	f7ff bba0 	b.w	80064ca <_strtod_l+0x2f2>
 8006d8a:	bf00      	nop
 8006d8c:	f3af 8000 	nop.w
 8006d90:	ffc00000 	.word	0xffc00000
 8006d94:	41dfffff 	.word	0x41dfffff
 8006d98:	94a03595 	.word	0x94a03595
 8006d9c:	3fcfffff 	.word	0x3fcfffff

08006da0 <_strtod_r>:
 8006da0:	4b01      	ldr	r3, [pc, #4]	@ (8006da8 <_strtod_r+0x8>)
 8006da2:	f7ff ba19 	b.w	80061d8 <_strtod_l>
 8006da6:	bf00      	nop
 8006da8:	20000068 	.word	0x20000068

08006dac <_strtol_l.isra.0>:
 8006dac:	2b24      	cmp	r3, #36	@ 0x24
 8006dae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006db2:	4686      	mov	lr, r0
 8006db4:	4690      	mov	r8, r2
 8006db6:	d801      	bhi.n	8006dbc <_strtol_l.isra.0+0x10>
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d106      	bne.n	8006dca <_strtol_l.isra.0+0x1e>
 8006dbc:	f7ff f88c 	bl	8005ed8 <__errno>
 8006dc0:	2316      	movs	r3, #22
 8006dc2:	6003      	str	r3, [r0, #0]
 8006dc4:	2000      	movs	r0, #0
 8006dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dca:	4834      	ldr	r0, [pc, #208]	@ (8006e9c <_strtol_l.isra.0+0xf0>)
 8006dcc:	460d      	mov	r5, r1
 8006dce:	462a      	mov	r2, r5
 8006dd0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006dd4:	5d06      	ldrb	r6, [r0, r4]
 8006dd6:	f016 0608 	ands.w	r6, r6, #8
 8006dda:	d1f8      	bne.n	8006dce <_strtol_l.isra.0+0x22>
 8006ddc:	2c2d      	cmp	r4, #45	@ 0x2d
 8006dde:	d110      	bne.n	8006e02 <_strtol_l.isra.0+0x56>
 8006de0:	782c      	ldrb	r4, [r5, #0]
 8006de2:	2601      	movs	r6, #1
 8006de4:	1c95      	adds	r5, r2, #2
 8006de6:	f033 0210 	bics.w	r2, r3, #16
 8006dea:	d115      	bne.n	8006e18 <_strtol_l.isra.0+0x6c>
 8006dec:	2c30      	cmp	r4, #48	@ 0x30
 8006dee:	d10d      	bne.n	8006e0c <_strtol_l.isra.0+0x60>
 8006df0:	782a      	ldrb	r2, [r5, #0]
 8006df2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006df6:	2a58      	cmp	r2, #88	@ 0x58
 8006df8:	d108      	bne.n	8006e0c <_strtol_l.isra.0+0x60>
 8006dfa:	786c      	ldrb	r4, [r5, #1]
 8006dfc:	3502      	adds	r5, #2
 8006dfe:	2310      	movs	r3, #16
 8006e00:	e00a      	b.n	8006e18 <_strtol_l.isra.0+0x6c>
 8006e02:	2c2b      	cmp	r4, #43	@ 0x2b
 8006e04:	bf04      	itt	eq
 8006e06:	782c      	ldrbeq	r4, [r5, #0]
 8006e08:	1c95      	addeq	r5, r2, #2
 8006e0a:	e7ec      	b.n	8006de6 <_strtol_l.isra.0+0x3a>
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d1f6      	bne.n	8006dfe <_strtol_l.isra.0+0x52>
 8006e10:	2c30      	cmp	r4, #48	@ 0x30
 8006e12:	bf14      	ite	ne
 8006e14:	230a      	movne	r3, #10
 8006e16:	2308      	moveq	r3, #8
 8006e18:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006e1c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8006e20:	2200      	movs	r2, #0
 8006e22:	fbbc f9f3 	udiv	r9, ip, r3
 8006e26:	4610      	mov	r0, r2
 8006e28:	fb03 ca19 	mls	sl, r3, r9, ip
 8006e2c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006e30:	2f09      	cmp	r7, #9
 8006e32:	d80f      	bhi.n	8006e54 <_strtol_l.isra.0+0xa8>
 8006e34:	463c      	mov	r4, r7
 8006e36:	42a3      	cmp	r3, r4
 8006e38:	dd1b      	ble.n	8006e72 <_strtol_l.isra.0+0xc6>
 8006e3a:	1c57      	adds	r7, r2, #1
 8006e3c:	d007      	beq.n	8006e4e <_strtol_l.isra.0+0xa2>
 8006e3e:	4581      	cmp	r9, r0
 8006e40:	d314      	bcc.n	8006e6c <_strtol_l.isra.0+0xc0>
 8006e42:	d101      	bne.n	8006e48 <_strtol_l.isra.0+0x9c>
 8006e44:	45a2      	cmp	sl, r4
 8006e46:	db11      	blt.n	8006e6c <_strtol_l.isra.0+0xc0>
 8006e48:	fb00 4003 	mla	r0, r0, r3, r4
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006e52:	e7eb      	b.n	8006e2c <_strtol_l.isra.0+0x80>
 8006e54:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006e58:	2f19      	cmp	r7, #25
 8006e5a:	d801      	bhi.n	8006e60 <_strtol_l.isra.0+0xb4>
 8006e5c:	3c37      	subs	r4, #55	@ 0x37
 8006e5e:	e7ea      	b.n	8006e36 <_strtol_l.isra.0+0x8a>
 8006e60:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006e64:	2f19      	cmp	r7, #25
 8006e66:	d804      	bhi.n	8006e72 <_strtol_l.isra.0+0xc6>
 8006e68:	3c57      	subs	r4, #87	@ 0x57
 8006e6a:	e7e4      	b.n	8006e36 <_strtol_l.isra.0+0x8a>
 8006e6c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006e70:	e7ed      	b.n	8006e4e <_strtol_l.isra.0+0xa2>
 8006e72:	1c53      	adds	r3, r2, #1
 8006e74:	d108      	bne.n	8006e88 <_strtol_l.isra.0+0xdc>
 8006e76:	2322      	movs	r3, #34	@ 0x22
 8006e78:	f8ce 3000 	str.w	r3, [lr]
 8006e7c:	4660      	mov	r0, ip
 8006e7e:	f1b8 0f00 	cmp.w	r8, #0
 8006e82:	d0a0      	beq.n	8006dc6 <_strtol_l.isra.0+0x1a>
 8006e84:	1e69      	subs	r1, r5, #1
 8006e86:	e006      	b.n	8006e96 <_strtol_l.isra.0+0xea>
 8006e88:	b106      	cbz	r6, 8006e8c <_strtol_l.isra.0+0xe0>
 8006e8a:	4240      	negs	r0, r0
 8006e8c:	f1b8 0f00 	cmp.w	r8, #0
 8006e90:	d099      	beq.n	8006dc6 <_strtol_l.isra.0+0x1a>
 8006e92:	2a00      	cmp	r2, #0
 8006e94:	d1f6      	bne.n	8006e84 <_strtol_l.isra.0+0xd8>
 8006e96:	f8c8 1000 	str.w	r1, [r8]
 8006e9a:	e794      	b.n	8006dc6 <_strtol_l.isra.0+0x1a>
 8006e9c:	080096d9 	.word	0x080096d9

08006ea0 <_strtol_r>:
 8006ea0:	f7ff bf84 	b.w	8006dac <_strtol_l.isra.0>

08006ea4 <__ssputs_r>:
 8006ea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ea8:	688e      	ldr	r6, [r1, #8]
 8006eaa:	461f      	mov	r7, r3
 8006eac:	42be      	cmp	r6, r7
 8006eae:	680b      	ldr	r3, [r1, #0]
 8006eb0:	4682      	mov	sl, r0
 8006eb2:	460c      	mov	r4, r1
 8006eb4:	4690      	mov	r8, r2
 8006eb6:	d82d      	bhi.n	8006f14 <__ssputs_r+0x70>
 8006eb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006ebc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006ec0:	d026      	beq.n	8006f10 <__ssputs_r+0x6c>
 8006ec2:	6965      	ldr	r5, [r4, #20]
 8006ec4:	6909      	ldr	r1, [r1, #16]
 8006ec6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006eca:	eba3 0901 	sub.w	r9, r3, r1
 8006ece:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ed2:	1c7b      	adds	r3, r7, #1
 8006ed4:	444b      	add	r3, r9
 8006ed6:	106d      	asrs	r5, r5, #1
 8006ed8:	429d      	cmp	r5, r3
 8006eda:	bf38      	it	cc
 8006edc:	461d      	movcc	r5, r3
 8006ede:	0553      	lsls	r3, r2, #21
 8006ee0:	d527      	bpl.n	8006f32 <__ssputs_r+0x8e>
 8006ee2:	4629      	mov	r1, r5
 8006ee4:	f7ff f8cc 	bl	8006080 <_malloc_r>
 8006ee8:	4606      	mov	r6, r0
 8006eea:	b360      	cbz	r0, 8006f46 <__ssputs_r+0xa2>
 8006eec:	6921      	ldr	r1, [r4, #16]
 8006eee:	464a      	mov	r2, r9
 8006ef0:	f7ff f81f 	bl	8005f32 <memcpy>
 8006ef4:	89a3      	ldrh	r3, [r4, #12]
 8006ef6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006efa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006efe:	81a3      	strh	r3, [r4, #12]
 8006f00:	6126      	str	r6, [r4, #16]
 8006f02:	6165      	str	r5, [r4, #20]
 8006f04:	444e      	add	r6, r9
 8006f06:	eba5 0509 	sub.w	r5, r5, r9
 8006f0a:	6026      	str	r6, [r4, #0]
 8006f0c:	60a5      	str	r5, [r4, #8]
 8006f0e:	463e      	mov	r6, r7
 8006f10:	42be      	cmp	r6, r7
 8006f12:	d900      	bls.n	8006f16 <__ssputs_r+0x72>
 8006f14:	463e      	mov	r6, r7
 8006f16:	6820      	ldr	r0, [r4, #0]
 8006f18:	4632      	mov	r2, r6
 8006f1a:	4641      	mov	r1, r8
 8006f1c:	f000 fef5 	bl	8007d0a <memmove>
 8006f20:	68a3      	ldr	r3, [r4, #8]
 8006f22:	1b9b      	subs	r3, r3, r6
 8006f24:	60a3      	str	r3, [r4, #8]
 8006f26:	6823      	ldr	r3, [r4, #0]
 8006f28:	4433      	add	r3, r6
 8006f2a:	6023      	str	r3, [r4, #0]
 8006f2c:	2000      	movs	r0, #0
 8006f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f32:	462a      	mov	r2, r5
 8006f34:	f001 ff18 	bl	8008d68 <_realloc_r>
 8006f38:	4606      	mov	r6, r0
 8006f3a:	2800      	cmp	r0, #0
 8006f3c:	d1e0      	bne.n	8006f00 <__ssputs_r+0x5c>
 8006f3e:	6921      	ldr	r1, [r4, #16]
 8006f40:	4650      	mov	r0, sl
 8006f42:	f7ff f829 	bl	8005f98 <_free_r>
 8006f46:	230c      	movs	r3, #12
 8006f48:	f8ca 3000 	str.w	r3, [sl]
 8006f4c:	89a3      	ldrh	r3, [r4, #12]
 8006f4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f52:	81a3      	strh	r3, [r4, #12]
 8006f54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f58:	e7e9      	b.n	8006f2e <__ssputs_r+0x8a>
	...

08006f5c <_svfiprintf_r>:
 8006f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f60:	4698      	mov	r8, r3
 8006f62:	898b      	ldrh	r3, [r1, #12]
 8006f64:	061b      	lsls	r3, r3, #24
 8006f66:	b09d      	sub	sp, #116	@ 0x74
 8006f68:	4607      	mov	r7, r0
 8006f6a:	460d      	mov	r5, r1
 8006f6c:	4614      	mov	r4, r2
 8006f6e:	d510      	bpl.n	8006f92 <_svfiprintf_r+0x36>
 8006f70:	690b      	ldr	r3, [r1, #16]
 8006f72:	b973      	cbnz	r3, 8006f92 <_svfiprintf_r+0x36>
 8006f74:	2140      	movs	r1, #64	@ 0x40
 8006f76:	f7ff f883 	bl	8006080 <_malloc_r>
 8006f7a:	6028      	str	r0, [r5, #0]
 8006f7c:	6128      	str	r0, [r5, #16]
 8006f7e:	b930      	cbnz	r0, 8006f8e <_svfiprintf_r+0x32>
 8006f80:	230c      	movs	r3, #12
 8006f82:	603b      	str	r3, [r7, #0]
 8006f84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f88:	b01d      	add	sp, #116	@ 0x74
 8006f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f8e:	2340      	movs	r3, #64	@ 0x40
 8006f90:	616b      	str	r3, [r5, #20]
 8006f92:	2300      	movs	r3, #0
 8006f94:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f96:	2320      	movs	r3, #32
 8006f98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006f9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006fa0:	2330      	movs	r3, #48	@ 0x30
 8006fa2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007140 <_svfiprintf_r+0x1e4>
 8006fa6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006faa:	f04f 0901 	mov.w	r9, #1
 8006fae:	4623      	mov	r3, r4
 8006fb0:	469a      	mov	sl, r3
 8006fb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fb6:	b10a      	cbz	r2, 8006fbc <_svfiprintf_r+0x60>
 8006fb8:	2a25      	cmp	r2, #37	@ 0x25
 8006fba:	d1f9      	bne.n	8006fb0 <_svfiprintf_r+0x54>
 8006fbc:	ebba 0b04 	subs.w	fp, sl, r4
 8006fc0:	d00b      	beq.n	8006fda <_svfiprintf_r+0x7e>
 8006fc2:	465b      	mov	r3, fp
 8006fc4:	4622      	mov	r2, r4
 8006fc6:	4629      	mov	r1, r5
 8006fc8:	4638      	mov	r0, r7
 8006fca:	f7ff ff6b 	bl	8006ea4 <__ssputs_r>
 8006fce:	3001      	adds	r0, #1
 8006fd0:	f000 80a7 	beq.w	8007122 <_svfiprintf_r+0x1c6>
 8006fd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fd6:	445a      	add	r2, fp
 8006fd8:	9209      	str	r2, [sp, #36]	@ 0x24
 8006fda:	f89a 3000 	ldrb.w	r3, [sl]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	f000 809f 	beq.w	8007122 <_svfiprintf_r+0x1c6>
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006fea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006fee:	f10a 0a01 	add.w	sl, sl, #1
 8006ff2:	9304      	str	r3, [sp, #16]
 8006ff4:	9307      	str	r3, [sp, #28]
 8006ff6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006ffa:	931a      	str	r3, [sp, #104]	@ 0x68
 8006ffc:	4654      	mov	r4, sl
 8006ffe:	2205      	movs	r2, #5
 8007000:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007004:	484e      	ldr	r0, [pc, #312]	@ (8007140 <_svfiprintf_r+0x1e4>)
 8007006:	f7f9 f90b 	bl	8000220 <memchr>
 800700a:	9a04      	ldr	r2, [sp, #16]
 800700c:	b9d8      	cbnz	r0, 8007046 <_svfiprintf_r+0xea>
 800700e:	06d0      	lsls	r0, r2, #27
 8007010:	bf44      	itt	mi
 8007012:	2320      	movmi	r3, #32
 8007014:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007018:	0711      	lsls	r1, r2, #28
 800701a:	bf44      	itt	mi
 800701c:	232b      	movmi	r3, #43	@ 0x2b
 800701e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007022:	f89a 3000 	ldrb.w	r3, [sl]
 8007026:	2b2a      	cmp	r3, #42	@ 0x2a
 8007028:	d015      	beq.n	8007056 <_svfiprintf_r+0xfa>
 800702a:	9a07      	ldr	r2, [sp, #28]
 800702c:	4654      	mov	r4, sl
 800702e:	2000      	movs	r0, #0
 8007030:	f04f 0c0a 	mov.w	ip, #10
 8007034:	4621      	mov	r1, r4
 8007036:	f811 3b01 	ldrb.w	r3, [r1], #1
 800703a:	3b30      	subs	r3, #48	@ 0x30
 800703c:	2b09      	cmp	r3, #9
 800703e:	d94b      	bls.n	80070d8 <_svfiprintf_r+0x17c>
 8007040:	b1b0      	cbz	r0, 8007070 <_svfiprintf_r+0x114>
 8007042:	9207      	str	r2, [sp, #28]
 8007044:	e014      	b.n	8007070 <_svfiprintf_r+0x114>
 8007046:	eba0 0308 	sub.w	r3, r0, r8
 800704a:	fa09 f303 	lsl.w	r3, r9, r3
 800704e:	4313      	orrs	r3, r2
 8007050:	9304      	str	r3, [sp, #16]
 8007052:	46a2      	mov	sl, r4
 8007054:	e7d2      	b.n	8006ffc <_svfiprintf_r+0xa0>
 8007056:	9b03      	ldr	r3, [sp, #12]
 8007058:	1d19      	adds	r1, r3, #4
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	9103      	str	r1, [sp, #12]
 800705e:	2b00      	cmp	r3, #0
 8007060:	bfbb      	ittet	lt
 8007062:	425b      	neglt	r3, r3
 8007064:	f042 0202 	orrlt.w	r2, r2, #2
 8007068:	9307      	strge	r3, [sp, #28]
 800706a:	9307      	strlt	r3, [sp, #28]
 800706c:	bfb8      	it	lt
 800706e:	9204      	strlt	r2, [sp, #16]
 8007070:	7823      	ldrb	r3, [r4, #0]
 8007072:	2b2e      	cmp	r3, #46	@ 0x2e
 8007074:	d10a      	bne.n	800708c <_svfiprintf_r+0x130>
 8007076:	7863      	ldrb	r3, [r4, #1]
 8007078:	2b2a      	cmp	r3, #42	@ 0x2a
 800707a:	d132      	bne.n	80070e2 <_svfiprintf_r+0x186>
 800707c:	9b03      	ldr	r3, [sp, #12]
 800707e:	1d1a      	adds	r2, r3, #4
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	9203      	str	r2, [sp, #12]
 8007084:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007088:	3402      	adds	r4, #2
 800708a:	9305      	str	r3, [sp, #20]
 800708c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007150 <_svfiprintf_r+0x1f4>
 8007090:	7821      	ldrb	r1, [r4, #0]
 8007092:	2203      	movs	r2, #3
 8007094:	4650      	mov	r0, sl
 8007096:	f7f9 f8c3 	bl	8000220 <memchr>
 800709a:	b138      	cbz	r0, 80070ac <_svfiprintf_r+0x150>
 800709c:	9b04      	ldr	r3, [sp, #16]
 800709e:	eba0 000a 	sub.w	r0, r0, sl
 80070a2:	2240      	movs	r2, #64	@ 0x40
 80070a4:	4082      	lsls	r2, r0
 80070a6:	4313      	orrs	r3, r2
 80070a8:	3401      	adds	r4, #1
 80070aa:	9304      	str	r3, [sp, #16]
 80070ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070b0:	4824      	ldr	r0, [pc, #144]	@ (8007144 <_svfiprintf_r+0x1e8>)
 80070b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80070b6:	2206      	movs	r2, #6
 80070b8:	f7f9 f8b2 	bl	8000220 <memchr>
 80070bc:	2800      	cmp	r0, #0
 80070be:	d036      	beq.n	800712e <_svfiprintf_r+0x1d2>
 80070c0:	4b21      	ldr	r3, [pc, #132]	@ (8007148 <_svfiprintf_r+0x1ec>)
 80070c2:	bb1b      	cbnz	r3, 800710c <_svfiprintf_r+0x1b0>
 80070c4:	9b03      	ldr	r3, [sp, #12]
 80070c6:	3307      	adds	r3, #7
 80070c8:	f023 0307 	bic.w	r3, r3, #7
 80070cc:	3308      	adds	r3, #8
 80070ce:	9303      	str	r3, [sp, #12]
 80070d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070d2:	4433      	add	r3, r6
 80070d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80070d6:	e76a      	b.n	8006fae <_svfiprintf_r+0x52>
 80070d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80070dc:	460c      	mov	r4, r1
 80070de:	2001      	movs	r0, #1
 80070e0:	e7a8      	b.n	8007034 <_svfiprintf_r+0xd8>
 80070e2:	2300      	movs	r3, #0
 80070e4:	3401      	adds	r4, #1
 80070e6:	9305      	str	r3, [sp, #20]
 80070e8:	4619      	mov	r1, r3
 80070ea:	f04f 0c0a 	mov.w	ip, #10
 80070ee:	4620      	mov	r0, r4
 80070f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070f4:	3a30      	subs	r2, #48	@ 0x30
 80070f6:	2a09      	cmp	r2, #9
 80070f8:	d903      	bls.n	8007102 <_svfiprintf_r+0x1a6>
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d0c6      	beq.n	800708c <_svfiprintf_r+0x130>
 80070fe:	9105      	str	r1, [sp, #20]
 8007100:	e7c4      	b.n	800708c <_svfiprintf_r+0x130>
 8007102:	fb0c 2101 	mla	r1, ip, r1, r2
 8007106:	4604      	mov	r4, r0
 8007108:	2301      	movs	r3, #1
 800710a:	e7f0      	b.n	80070ee <_svfiprintf_r+0x192>
 800710c:	ab03      	add	r3, sp, #12
 800710e:	9300      	str	r3, [sp, #0]
 8007110:	462a      	mov	r2, r5
 8007112:	4b0e      	ldr	r3, [pc, #56]	@ (800714c <_svfiprintf_r+0x1f0>)
 8007114:	a904      	add	r1, sp, #16
 8007116:	4638      	mov	r0, r7
 8007118:	f3af 8000 	nop.w
 800711c:	1c42      	adds	r2, r0, #1
 800711e:	4606      	mov	r6, r0
 8007120:	d1d6      	bne.n	80070d0 <_svfiprintf_r+0x174>
 8007122:	89ab      	ldrh	r3, [r5, #12]
 8007124:	065b      	lsls	r3, r3, #25
 8007126:	f53f af2d 	bmi.w	8006f84 <_svfiprintf_r+0x28>
 800712a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800712c:	e72c      	b.n	8006f88 <_svfiprintf_r+0x2c>
 800712e:	ab03      	add	r3, sp, #12
 8007130:	9300      	str	r3, [sp, #0]
 8007132:	462a      	mov	r2, r5
 8007134:	4b05      	ldr	r3, [pc, #20]	@ (800714c <_svfiprintf_r+0x1f0>)
 8007136:	a904      	add	r1, sp, #16
 8007138:	4638      	mov	r0, r7
 800713a:	f000 fa49 	bl	80075d0 <_printf_i>
 800713e:	e7ed      	b.n	800711c <_svfiprintf_r+0x1c0>
 8007140:	08009568 	.word	0x08009568
 8007144:	08009572 	.word	0x08009572
 8007148:	00000000 	.word	0x00000000
 800714c:	08006ea5 	.word	0x08006ea5
 8007150:	0800956e 	.word	0x0800956e

08007154 <_sungetc_r>:
 8007154:	b538      	push	{r3, r4, r5, lr}
 8007156:	1c4b      	adds	r3, r1, #1
 8007158:	4614      	mov	r4, r2
 800715a:	d103      	bne.n	8007164 <_sungetc_r+0x10>
 800715c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007160:	4628      	mov	r0, r5
 8007162:	bd38      	pop	{r3, r4, r5, pc}
 8007164:	8993      	ldrh	r3, [r2, #12]
 8007166:	f023 0320 	bic.w	r3, r3, #32
 800716a:	8193      	strh	r3, [r2, #12]
 800716c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800716e:	6852      	ldr	r2, [r2, #4]
 8007170:	b2cd      	uxtb	r5, r1
 8007172:	b18b      	cbz	r3, 8007198 <_sungetc_r+0x44>
 8007174:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007176:	4293      	cmp	r3, r2
 8007178:	dd08      	ble.n	800718c <_sungetc_r+0x38>
 800717a:	6823      	ldr	r3, [r4, #0]
 800717c:	1e5a      	subs	r2, r3, #1
 800717e:	6022      	str	r2, [r4, #0]
 8007180:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007184:	6863      	ldr	r3, [r4, #4]
 8007186:	3301      	adds	r3, #1
 8007188:	6063      	str	r3, [r4, #4]
 800718a:	e7e9      	b.n	8007160 <_sungetc_r+0xc>
 800718c:	4621      	mov	r1, r4
 800718e:	f000 fd82 	bl	8007c96 <__submore>
 8007192:	2800      	cmp	r0, #0
 8007194:	d0f1      	beq.n	800717a <_sungetc_r+0x26>
 8007196:	e7e1      	b.n	800715c <_sungetc_r+0x8>
 8007198:	6921      	ldr	r1, [r4, #16]
 800719a:	6823      	ldr	r3, [r4, #0]
 800719c:	b151      	cbz	r1, 80071b4 <_sungetc_r+0x60>
 800719e:	4299      	cmp	r1, r3
 80071a0:	d208      	bcs.n	80071b4 <_sungetc_r+0x60>
 80071a2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80071a6:	42a9      	cmp	r1, r5
 80071a8:	d104      	bne.n	80071b4 <_sungetc_r+0x60>
 80071aa:	3b01      	subs	r3, #1
 80071ac:	3201      	adds	r2, #1
 80071ae:	6023      	str	r3, [r4, #0]
 80071b0:	6062      	str	r2, [r4, #4]
 80071b2:	e7d5      	b.n	8007160 <_sungetc_r+0xc>
 80071b4:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80071b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80071bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80071be:	2303      	movs	r3, #3
 80071c0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80071c2:	4623      	mov	r3, r4
 80071c4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80071c8:	6023      	str	r3, [r4, #0]
 80071ca:	2301      	movs	r3, #1
 80071cc:	e7dc      	b.n	8007188 <_sungetc_r+0x34>

080071ce <__ssrefill_r>:
 80071ce:	b510      	push	{r4, lr}
 80071d0:	460c      	mov	r4, r1
 80071d2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80071d4:	b169      	cbz	r1, 80071f2 <__ssrefill_r+0x24>
 80071d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80071da:	4299      	cmp	r1, r3
 80071dc:	d001      	beq.n	80071e2 <__ssrefill_r+0x14>
 80071de:	f7fe fedb 	bl	8005f98 <_free_r>
 80071e2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80071e4:	6063      	str	r3, [r4, #4]
 80071e6:	2000      	movs	r0, #0
 80071e8:	6360      	str	r0, [r4, #52]	@ 0x34
 80071ea:	b113      	cbz	r3, 80071f2 <__ssrefill_r+0x24>
 80071ec:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80071ee:	6023      	str	r3, [r4, #0]
 80071f0:	bd10      	pop	{r4, pc}
 80071f2:	6923      	ldr	r3, [r4, #16]
 80071f4:	6023      	str	r3, [r4, #0]
 80071f6:	2300      	movs	r3, #0
 80071f8:	6063      	str	r3, [r4, #4]
 80071fa:	89a3      	ldrh	r3, [r4, #12]
 80071fc:	f043 0320 	orr.w	r3, r3, #32
 8007200:	81a3      	strh	r3, [r4, #12]
 8007202:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007206:	e7f3      	b.n	80071f0 <__ssrefill_r+0x22>

08007208 <__ssvfiscanf_r>:
 8007208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800720c:	460c      	mov	r4, r1
 800720e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8007212:	2100      	movs	r1, #0
 8007214:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8007218:	49a6      	ldr	r1, [pc, #664]	@ (80074b4 <__ssvfiscanf_r+0x2ac>)
 800721a:	91a0      	str	r1, [sp, #640]	@ 0x280
 800721c:	f10d 0804 	add.w	r8, sp, #4
 8007220:	49a5      	ldr	r1, [pc, #660]	@ (80074b8 <__ssvfiscanf_r+0x2b0>)
 8007222:	4fa6      	ldr	r7, [pc, #664]	@ (80074bc <__ssvfiscanf_r+0x2b4>)
 8007224:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8007228:	4606      	mov	r6, r0
 800722a:	91a1      	str	r1, [sp, #644]	@ 0x284
 800722c:	9300      	str	r3, [sp, #0]
 800722e:	f892 9000 	ldrb.w	r9, [r2]
 8007232:	f1b9 0f00 	cmp.w	r9, #0
 8007236:	f000 8158 	beq.w	80074ea <__ssvfiscanf_r+0x2e2>
 800723a:	f817 3009 	ldrb.w	r3, [r7, r9]
 800723e:	f013 0308 	ands.w	r3, r3, #8
 8007242:	f102 0501 	add.w	r5, r2, #1
 8007246:	d019      	beq.n	800727c <__ssvfiscanf_r+0x74>
 8007248:	6863      	ldr	r3, [r4, #4]
 800724a:	2b00      	cmp	r3, #0
 800724c:	dd0f      	ble.n	800726e <__ssvfiscanf_r+0x66>
 800724e:	6823      	ldr	r3, [r4, #0]
 8007250:	781a      	ldrb	r2, [r3, #0]
 8007252:	5cba      	ldrb	r2, [r7, r2]
 8007254:	0712      	lsls	r2, r2, #28
 8007256:	d401      	bmi.n	800725c <__ssvfiscanf_r+0x54>
 8007258:	462a      	mov	r2, r5
 800725a:	e7e8      	b.n	800722e <__ssvfiscanf_r+0x26>
 800725c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800725e:	3201      	adds	r2, #1
 8007260:	9245      	str	r2, [sp, #276]	@ 0x114
 8007262:	6862      	ldr	r2, [r4, #4]
 8007264:	3301      	adds	r3, #1
 8007266:	3a01      	subs	r2, #1
 8007268:	6062      	str	r2, [r4, #4]
 800726a:	6023      	str	r3, [r4, #0]
 800726c:	e7ec      	b.n	8007248 <__ssvfiscanf_r+0x40>
 800726e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007270:	4621      	mov	r1, r4
 8007272:	4630      	mov	r0, r6
 8007274:	4798      	blx	r3
 8007276:	2800      	cmp	r0, #0
 8007278:	d0e9      	beq.n	800724e <__ssvfiscanf_r+0x46>
 800727a:	e7ed      	b.n	8007258 <__ssvfiscanf_r+0x50>
 800727c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8007280:	f040 8085 	bne.w	800738e <__ssvfiscanf_r+0x186>
 8007284:	9341      	str	r3, [sp, #260]	@ 0x104
 8007286:	9343      	str	r3, [sp, #268]	@ 0x10c
 8007288:	7853      	ldrb	r3, [r2, #1]
 800728a:	2b2a      	cmp	r3, #42	@ 0x2a
 800728c:	bf02      	ittt	eq
 800728e:	2310      	moveq	r3, #16
 8007290:	1c95      	addeq	r5, r2, #2
 8007292:	9341      	streq	r3, [sp, #260]	@ 0x104
 8007294:	220a      	movs	r2, #10
 8007296:	46aa      	mov	sl, r5
 8007298:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800729c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80072a0:	2b09      	cmp	r3, #9
 80072a2:	d91e      	bls.n	80072e2 <__ssvfiscanf_r+0xda>
 80072a4:	f8df b218 	ldr.w	fp, [pc, #536]	@ 80074c0 <__ssvfiscanf_r+0x2b8>
 80072a8:	2203      	movs	r2, #3
 80072aa:	4658      	mov	r0, fp
 80072ac:	f7f8 ffb8 	bl	8000220 <memchr>
 80072b0:	b138      	cbz	r0, 80072c2 <__ssvfiscanf_r+0xba>
 80072b2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80072b4:	eba0 000b 	sub.w	r0, r0, fp
 80072b8:	2301      	movs	r3, #1
 80072ba:	4083      	lsls	r3, r0
 80072bc:	4313      	orrs	r3, r2
 80072be:	9341      	str	r3, [sp, #260]	@ 0x104
 80072c0:	4655      	mov	r5, sl
 80072c2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80072c6:	2b78      	cmp	r3, #120	@ 0x78
 80072c8:	d806      	bhi.n	80072d8 <__ssvfiscanf_r+0xd0>
 80072ca:	2b57      	cmp	r3, #87	@ 0x57
 80072cc:	d810      	bhi.n	80072f0 <__ssvfiscanf_r+0xe8>
 80072ce:	2b25      	cmp	r3, #37	@ 0x25
 80072d0:	d05d      	beq.n	800738e <__ssvfiscanf_r+0x186>
 80072d2:	d857      	bhi.n	8007384 <__ssvfiscanf_r+0x17c>
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d075      	beq.n	80073c4 <__ssvfiscanf_r+0x1bc>
 80072d8:	2303      	movs	r3, #3
 80072da:	9347      	str	r3, [sp, #284]	@ 0x11c
 80072dc:	230a      	movs	r3, #10
 80072de:	9342      	str	r3, [sp, #264]	@ 0x108
 80072e0:	e088      	b.n	80073f4 <__ssvfiscanf_r+0x1ec>
 80072e2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80072e4:	fb02 1103 	mla	r1, r2, r3, r1
 80072e8:	3930      	subs	r1, #48	@ 0x30
 80072ea:	9143      	str	r1, [sp, #268]	@ 0x10c
 80072ec:	4655      	mov	r5, sl
 80072ee:	e7d2      	b.n	8007296 <__ssvfiscanf_r+0x8e>
 80072f0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80072f4:	2a20      	cmp	r2, #32
 80072f6:	d8ef      	bhi.n	80072d8 <__ssvfiscanf_r+0xd0>
 80072f8:	a101      	add	r1, pc, #4	@ (adr r1, 8007300 <__ssvfiscanf_r+0xf8>)
 80072fa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80072fe:	bf00      	nop
 8007300:	080073d3 	.word	0x080073d3
 8007304:	080072d9 	.word	0x080072d9
 8007308:	080072d9 	.word	0x080072d9
 800730c:	0800742d 	.word	0x0800742d
 8007310:	080072d9 	.word	0x080072d9
 8007314:	080072d9 	.word	0x080072d9
 8007318:	080072d9 	.word	0x080072d9
 800731c:	080072d9 	.word	0x080072d9
 8007320:	080072d9 	.word	0x080072d9
 8007324:	080072d9 	.word	0x080072d9
 8007328:	080072d9 	.word	0x080072d9
 800732c:	08007443 	.word	0x08007443
 8007330:	08007429 	.word	0x08007429
 8007334:	0800738b 	.word	0x0800738b
 8007338:	0800738b 	.word	0x0800738b
 800733c:	0800738b 	.word	0x0800738b
 8007340:	080072d9 	.word	0x080072d9
 8007344:	080073e5 	.word	0x080073e5
 8007348:	080072d9 	.word	0x080072d9
 800734c:	080072d9 	.word	0x080072d9
 8007350:	080072d9 	.word	0x080072d9
 8007354:	080072d9 	.word	0x080072d9
 8007358:	08007453 	.word	0x08007453
 800735c:	080073ed 	.word	0x080073ed
 8007360:	080073cb 	.word	0x080073cb
 8007364:	080072d9 	.word	0x080072d9
 8007368:	080072d9 	.word	0x080072d9
 800736c:	0800744f 	.word	0x0800744f
 8007370:	080072d9 	.word	0x080072d9
 8007374:	08007429 	.word	0x08007429
 8007378:	080072d9 	.word	0x080072d9
 800737c:	080072d9 	.word	0x080072d9
 8007380:	080073d3 	.word	0x080073d3
 8007384:	3b45      	subs	r3, #69	@ 0x45
 8007386:	2b02      	cmp	r3, #2
 8007388:	d8a6      	bhi.n	80072d8 <__ssvfiscanf_r+0xd0>
 800738a:	2305      	movs	r3, #5
 800738c:	e031      	b.n	80073f2 <__ssvfiscanf_r+0x1ea>
 800738e:	6863      	ldr	r3, [r4, #4]
 8007390:	2b00      	cmp	r3, #0
 8007392:	dd0d      	ble.n	80073b0 <__ssvfiscanf_r+0x1a8>
 8007394:	6823      	ldr	r3, [r4, #0]
 8007396:	781a      	ldrb	r2, [r3, #0]
 8007398:	454a      	cmp	r2, r9
 800739a:	f040 80a6 	bne.w	80074ea <__ssvfiscanf_r+0x2e2>
 800739e:	3301      	adds	r3, #1
 80073a0:	6862      	ldr	r2, [r4, #4]
 80073a2:	6023      	str	r3, [r4, #0]
 80073a4:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80073a6:	3a01      	subs	r2, #1
 80073a8:	3301      	adds	r3, #1
 80073aa:	6062      	str	r2, [r4, #4]
 80073ac:	9345      	str	r3, [sp, #276]	@ 0x114
 80073ae:	e753      	b.n	8007258 <__ssvfiscanf_r+0x50>
 80073b0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80073b2:	4621      	mov	r1, r4
 80073b4:	4630      	mov	r0, r6
 80073b6:	4798      	blx	r3
 80073b8:	2800      	cmp	r0, #0
 80073ba:	d0eb      	beq.n	8007394 <__ssvfiscanf_r+0x18c>
 80073bc:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80073be:	2800      	cmp	r0, #0
 80073c0:	f040 808b 	bne.w	80074da <__ssvfiscanf_r+0x2d2>
 80073c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80073c8:	e08b      	b.n	80074e2 <__ssvfiscanf_r+0x2da>
 80073ca:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80073cc:	f042 0220 	orr.w	r2, r2, #32
 80073d0:	9241      	str	r2, [sp, #260]	@ 0x104
 80073d2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80073d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80073d8:	9241      	str	r2, [sp, #260]	@ 0x104
 80073da:	2210      	movs	r2, #16
 80073dc:	2b6e      	cmp	r3, #110	@ 0x6e
 80073de:	9242      	str	r2, [sp, #264]	@ 0x108
 80073e0:	d902      	bls.n	80073e8 <__ssvfiscanf_r+0x1e0>
 80073e2:	e005      	b.n	80073f0 <__ssvfiscanf_r+0x1e8>
 80073e4:	2300      	movs	r3, #0
 80073e6:	9342      	str	r3, [sp, #264]	@ 0x108
 80073e8:	2303      	movs	r3, #3
 80073ea:	e002      	b.n	80073f2 <__ssvfiscanf_r+0x1ea>
 80073ec:	2308      	movs	r3, #8
 80073ee:	9342      	str	r3, [sp, #264]	@ 0x108
 80073f0:	2304      	movs	r3, #4
 80073f2:	9347      	str	r3, [sp, #284]	@ 0x11c
 80073f4:	6863      	ldr	r3, [r4, #4]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	dd39      	ble.n	800746e <__ssvfiscanf_r+0x266>
 80073fa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80073fc:	0659      	lsls	r1, r3, #25
 80073fe:	d404      	bmi.n	800740a <__ssvfiscanf_r+0x202>
 8007400:	6823      	ldr	r3, [r4, #0]
 8007402:	781a      	ldrb	r2, [r3, #0]
 8007404:	5cba      	ldrb	r2, [r7, r2]
 8007406:	0712      	lsls	r2, r2, #28
 8007408:	d438      	bmi.n	800747c <__ssvfiscanf_r+0x274>
 800740a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800740c:	2b02      	cmp	r3, #2
 800740e:	dc47      	bgt.n	80074a0 <__ssvfiscanf_r+0x298>
 8007410:	466b      	mov	r3, sp
 8007412:	4622      	mov	r2, r4
 8007414:	a941      	add	r1, sp, #260	@ 0x104
 8007416:	4630      	mov	r0, r6
 8007418:	f000 f9f8 	bl	800780c <_scanf_chars>
 800741c:	2801      	cmp	r0, #1
 800741e:	d064      	beq.n	80074ea <__ssvfiscanf_r+0x2e2>
 8007420:	2802      	cmp	r0, #2
 8007422:	f47f af19 	bne.w	8007258 <__ssvfiscanf_r+0x50>
 8007426:	e7c9      	b.n	80073bc <__ssvfiscanf_r+0x1b4>
 8007428:	220a      	movs	r2, #10
 800742a:	e7d7      	b.n	80073dc <__ssvfiscanf_r+0x1d4>
 800742c:	4629      	mov	r1, r5
 800742e:	4640      	mov	r0, r8
 8007430:	f000 fbf8 	bl	8007c24 <__sccl>
 8007434:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8007436:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800743a:	9341      	str	r3, [sp, #260]	@ 0x104
 800743c:	4605      	mov	r5, r0
 800743e:	2301      	movs	r3, #1
 8007440:	e7d7      	b.n	80073f2 <__ssvfiscanf_r+0x1ea>
 8007442:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8007444:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007448:	9341      	str	r3, [sp, #260]	@ 0x104
 800744a:	2300      	movs	r3, #0
 800744c:	e7d1      	b.n	80073f2 <__ssvfiscanf_r+0x1ea>
 800744e:	2302      	movs	r3, #2
 8007450:	e7cf      	b.n	80073f2 <__ssvfiscanf_r+0x1ea>
 8007452:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8007454:	06c3      	lsls	r3, r0, #27
 8007456:	f53f aeff 	bmi.w	8007258 <__ssvfiscanf_r+0x50>
 800745a:	9b00      	ldr	r3, [sp, #0]
 800745c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800745e:	1d19      	adds	r1, r3, #4
 8007460:	9100      	str	r1, [sp, #0]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	07c0      	lsls	r0, r0, #31
 8007466:	bf4c      	ite	mi
 8007468:	801a      	strhmi	r2, [r3, #0]
 800746a:	601a      	strpl	r2, [r3, #0]
 800746c:	e6f4      	b.n	8007258 <__ssvfiscanf_r+0x50>
 800746e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007470:	4621      	mov	r1, r4
 8007472:	4630      	mov	r0, r6
 8007474:	4798      	blx	r3
 8007476:	2800      	cmp	r0, #0
 8007478:	d0bf      	beq.n	80073fa <__ssvfiscanf_r+0x1f2>
 800747a:	e79f      	b.n	80073bc <__ssvfiscanf_r+0x1b4>
 800747c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800747e:	3201      	adds	r2, #1
 8007480:	9245      	str	r2, [sp, #276]	@ 0x114
 8007482:	6862      	ldr	r2, [r4, #4]
 8007484:	3a01      	subs	r2, #1
 8007486:	2a00      	cmp	r2, #0
 8007488:	6062      	str	r2, [r4, #4]
 800748a:	dd02      	ble.n	8007492 <__ssvfiscanf_r+0x28a>
 800748c:	3301      	adds	r3, #1
 800748e:	6023      	str	r3, [r4, #0]
 8007490:	e7b6      	b.n	8007400 <__ssvfiscanf_r+0x1f8>
 8007492:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007494:	4621      	mov	r1, r4
 8007496:	4630      	mov	r0, r6
 8007498:	4798      	blx	r3
 800749a:	2800      	cmp	r0, #0
 800749c:	d0b0      	beq.n	8007400 <__ssvfiscanf_r+0x1f8>
 800749e:	e78d      	b.n	80073bc <__ssvfiscanf_r+0x1b4>
 80074a0:	2b04      	cmp	r3, #4
 80074a2:	dc0f      	bgt.n	80074c4 <__ssvfiscanf_r+0x2bc>
 80074a4:	466b      	mov	r3, sp
 80074a6:	4622      	mov	r2, r4
 80074a8:	a941      	add	r1, sp, #260	@ 0x104
 80074aa:	4630      	mov	r0, r6
 80074ac:	f000 fa08 	bl	80078c0 <_scanf_i>
 80074b0:	e7b4      	b.n	800741c <__ssvfiscanf_r+0x214>
 80074b2:	bf00      	nop
 80074b4:	08007155 	.word	0x08007155
 80074b8:	080071cf 	.word	0x080071cf
 80074bc:	080096d9 	.word	0x080096d9
 80074c0:	0800956e 	.word	0x0800956e
 80074c4:	4b0a      	ldr	r3, [pc, #40]	@ (80074f0 <__ssvfiscanf_r+0x2e8>)
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	f43f aec6 	beq.w	8007258 <__ssvfiscanf_r+0x50>
 80074cc:	466b      	mov	r3, sp
 80074ce:	4622      	mov	r2, r4
 80074d0:	a941      	add	r1, sp, #260	@ 0x104
 80074d2:	4630      	mov	r0, r6
 80074d4:	f7fe f8d4 	bl	8005680 <_scanf_float>
 80074d8:	e7a0      	b.n	800741c <__ssvfiscanf_r+0x214>
 80074da:	89a3      	ldrh	r3, [r4, #12]
 80074dc:	065b      	lsls	r3, r3, #25
 80074de:	f53f af71 	bmi.w	80073c4 <__ssvfiscanf_r+0x1bc>
 80074e2:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80074e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ea:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80074ec:	e7f9      	b.n	80074e2 <__ssvfiscanf_r+0x2da>
 80074ee:	bf00      	nop
 80074f0:	08005681 	.word	0x08005681

080074f4 <_printf_common>:
 80074f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074f8:	4616      	mov	r6, r2
 80074fa:	4698      	mov	r8, r3
 80074fc:	688a      	ldr	r2, [r1, #8]
 80074fe:	690b      	ldr	r3, [r1, #16]
 8007500:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007504:	4293      	cmp	r3, r2
 8007506:	bfb8      	it	lt
 8007508:	4613      	movlt	r3, r2
 800750a:	6033      	str	r3, [r6, #0]
 800750c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007510:	4607      	mov	r7, r0
 8007512:	460c      	mov	r4, r1
 8007514:	b10a      	cbz	r2, 800751a <_printf_common+0x26>
 8007516:	3301      	adds	r3, #1
 8007518:	6033      	str	r3, [r6, #0]
 800751a:	6823      	ldr	r3, [r4, #0]
 800751c:	0699      	lsls	r1, r3, #26
 800751e:	bf42      	ittt	mi
 8007520:	6833      	ldrmi	r3, [r6, #0]
 8007522:	3302      	addmi	r3, #2
 8007524:	6033      	strmi	r3, [r6, #0]
 8007526:	6825      	ldr	r5, [r4, #0]
 8007528:	f015 0506 	ands.w	r5, r5, #6
 800752c:	d106      	bne.n	800753c <_printf_common+0x48>
 800752e:	f104 0a19 	add.w	sl, r4, #25
 8007532:	68e3      	ldr	r3, [r4, #12]
 8007534:	6832      	ldr	r2, [r6, #0]
 8007536:	1a9b      	subs	r3, r3, r2
 8007538:	42ab      	cmp	r3, r5
 800753a:	dc26      	bgt.n	800758a <_printf_common+0x96>
 800753c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007540:	6822      	ldr	r2, [r4, #0]
 8007542:	3b00      	subs	r3, #0
 8007544:	bf18      	it	ne
 8007546:	2301      	movne	r3, #1
 8007548:	0692      	lsls	r2, r2, #26
 800754a:	d42b      	bmi.n	80075a4 <_printf_common+0xb0>
 800754c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007550:	4641      	mov	r1, r8
 8007552:	4638      	mov	r0, r7
 8007554:	47c8      	blx	r9
 8007556:	3001      	adds	r0, #1
 8007558:	d01e      	beq.n	8007598 <_printf_common+0xa4>
 800755a:	6823      	ldr	r3, [r4, #0]
 800755c:	6922      	ldr	r2, [r4, #16]
 800755e:	f003 0306 	and.w	r3, r3, #6
 8007562:	2b04      	cmp	r3, #4
 8007564:	bf02      	ittt	eq
 8007566:	68e5      	ldreq	r5, [r4, #12]
 8007568:	6833      	ldreq	r3, [r6, #0]
 800756a:	1aed      	subeq	r5, r5, r3
 800756c:	68a3      	ldr	r3, [r4, #8]
 800756e:	bf0c      	ite	eq
 8007570:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007574:	2500      	movne	r5, #0
 8007576:	4293      	cmp	r3, r2
 8007578:	bfc4      	itt	gt
 800757a:	1a9b      	subgt	r3, r3, r2
 800757c:	18ed      	addgt	r5, r5, r3
 800757e:	2600      	movs	r6, #0
 8007580:	341a      	adds	r4, #26
 8007582:	42b5      	cmp	r5, r6
 8007584:	d11a      	bne.n	80075bc <_printf_common+0xc8>
 8007586:	2000      	movs	r0, #0
 8007588:	e008      	b.n	800759c <_printf_common+0xa8>
 800758a:	2301      	movs	r3, #1
 800758c:	4652      	mov	r2, sl
 800758e:	4641      	mov	r1, r8
 8007590:	4638      	mov	r0, r7
 8007592:	47c8      	blx	r9
 8007594:	3001      	adds	r0, #1
 8007596:	d103      	bne.n	80075a0 <_printf_common+0xac>
 8007598:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800759c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075a0:	3501      	adds	r5, #1
 80075a2:	e7c6      	b.n	8007532 <_printf_common+0x3e>
 80075a4:	18e1      	adds	r1, r4, r3
 80075a6:	1c5a      	adds	r2, r3, #1
 80075a8:	2030      	movs	r0, #48	@ 0x30
 80075aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80075ae:	4422      	add	r2, r4
 80075b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80075b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80075b8:	3302      	adds	r3, #2
 80075ba:	e7c7      	b.n	800754c <_printf_common+0x58>
 80075bc:	2301      	movs	r3, #1
 80075be:	4622      	mov	r2, r4
 80075c0:	4641      	mov	r1, r8
 80075c2:	4638      	mov	r0, r7
 80075c4:	47c8      	blx	r9
 80075c6:	3001      	adds	r0, #1
 80075c8:	d0e6      	beq.n	8007598 <_printf_common+0xa4>
 80075ca:	3601      	adds	r6, #1
 80075cc:	e7d9      	b.n	8007582 <_printf_common+0x8e>
	...

080075d0 <_printf_i>:
 80075d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075d4:	7e0f      	ldrb	r7, [r1, #24]
 80075d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80075d8:	2f78      	cmp	r7, #120	@ 0x78
 80075da:	4691      	mov	r9, r2
 80075dc:	4680      	mov	r8, r0
 80075de:	460c      	mov	r4, r1
 80075e0:	469a      	mov	sl, r3
 80075e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80075e6:	d807      	bhi.n	80075f8 <_printf_i+0x28>
 80075e8:	2f62      	cmp	r7, #98	@ 0x62
 80075ea:	d80a      	bhi.n	8007602 <_printf_i+0x32>
 80075ec:	2f00      	cmp	r7, #0
 80075ee:	f000 80d1 	beq.w	8007794 <_printf_i+0x1c4>
 80075f2:	2f58      	cmp	r7, #88	@ 0x58
 80075f4:	f000 80b8 	beq.w	8007768 <_printf_i+0x198>
 80075f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80075fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007600:	e03a      	b.n	8007678 <_printf_i+0xa8>
 8007602:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007606:	2b15      	cmp	r3, #21
 8007608:	d8f6      	bhi.n	80075f8 <_printf_i+0x28>
 800760a:	a101      	add	r1, pc, #4	@ (adr r1, 8007610 <_printf_i+0x40>)
 800760c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007610:	08007669 	.word	0x08007669
 8007614:	0800767d 	.word	0x0800767d
 8007618:	080075f9 	.word	0x080075f9
 800761c:	080075f9 	.word	0x080075f9
 8007620:	080075f9 	.word	0x080075f9
 8007624:	080075f9 	.word	0x080075f9
 8007628:	0800767d 	.word	0x0800767d
 800762c:	080075f9 	.word	0x080075f9
 8007630:	080075f9 	.word	0x080075f9
 8007634:	080075f9 	.word	0x080075f9
 8007638:	080075f9 	.word	0x080075f9
 800763c:	0800777b 	.word	0x0800777b
 8007640:	080076a7 	.word	0x080076a7
 8007644:	08007735 	.word	0x08007735
 8007648:	080075f9 	.word	0x080075f9
 800764c:	080075f9 	.word	0x080075f9
 8007650:	0800779d 	.word	0x0800779d
 8007654:	080075f9 	.word	0x080075f9
 8007658:	080076a7 	.word	0x080076a7
 800765c:	080075f9 	.word	0x080075f9
 8007660:	080075f9 	.word	0x080075f9
 8007664:	0800773d 	.word	0x0800773d
 8007668:	6833      	ldr	r3, [r6, #0]
 800766a:	1d1a      	adds	r2, r3, #4
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	6032      	str	r2, [r6, #0]
 8007670:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007674:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007678:	2301      	movs	r3, #1
 800767a:	e09c      	b.n	80077b6 <_printf_i+0x1e6>
 800767c:	6833      	ldr	r3, [r6, #0]
 800767e:	6820      	ldr	r0, [r4, #0]
 8007680:	1d19      	adds	r1, r3, #4
 8007682:	6031      	str	r1, [r6, #0]
 8007684:	0606      	lsls	r6, r0, #24
 8007686:	d501      	bpl.n	800768c <_printf_i+0xbc>
 8007688:	681d      	ldr	r5, [r3, #0]
 800768a:	e003      	b.n	8007694 <_printf_i+0xc4>
 800768c:	0645      	lsls	r5, r0, #25
 800768e:	d5fb      	bpl.n	8007688 <_printf_i+0xb8>
 8007690:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007694:	2d00      	cmp	r5, #0
 8007696:	da03      	bge.n	80076a0 <_printf_i+0xd0>
 8007698:	232d      	movs	r3, #45	@ 0x2d
 800769a:	426d      	negs	r5, r5
 800769c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076a0:	4858      	ldr	r0, [pc, #352]	@ (8007804 <_printf_i+0x234>)
 80076a2:	230a      	movs	r3, #10
 80076a4:	e011      	b.n	80076ca <_printf_i+0xfa>
 80076a6:	6821      	ldr	r1, [r4, #0]
 80076a8:	6833      	ldr	r3, [r6, #0]
 80076aa:	0608      	lsls	r0, r1, #24
 80076ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80076b0:	d402      	bmi.n	80076b8 <_printf_i+0xe8>
 80076b2:	0649      	lsls	r1, r1, #25
 80076b4:	bf48      	it	mi
 80076b6:	b2ad      	uxthmi	r5, r5
 80076b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80076ba:	4852      	ldr	r0, [pc, #328]	@ (8007804 <_printf_i+0x234>)
 80076bc:	6033      	str	r3, [r6, #0]
 80076be:	bf14      	ite	ne
 80076c0:	230a      	movne	r3, #10
 80076c2:	2308      	moveq	r3, #8
 80076c4:	2100      	movs	r1, #0
 80076c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80076ca:	6866      	ldr	r6, [r4, #4]
 80076cc:	60a6      	str	r6, [r4, #8]
 80076ce:	2e00      	cmp	r6, #0
 80076d0:	db05      	blt.n	80076de <_printf_i+0x10e>
 80076d2:	6821      	ldr	r1, [r4, #0]
 80076d4:	432e      	orrs	r6, r5
 80076d6:	f021 0104 	bic.w	r1, r1, #4
 80076da:	6021      	str	r1, [r4, #0]
 80076dc:	d04b      	beq.n	8007776 <_printf_i+0x1a6>
 80076de:	4616      	mov	r6, r2
 80076e0:	fbb5 f1f3 	udiv	r1, r5, r3
 80076e4:	fb03 5711 	mls	r7, r3, r1, r5
 80076e8:	5dc7      	ldrb	r7, [r0, r7]
 80076ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80076ee:	462f      	mov	r7, r5
 80076f0:	42bb      	cmp	r3, r7
 80076f2:	460d      	mov	r5, r1
 80076f4:	d9f4      	bls.n	80076e0 <_printf_i+0x110>
 80076f6:	2b08      	cmp	r3, #8
 80076f8:	d10b      	bne.n	8007712 <_printf_i+0x142>
 80076fa:	6823      	ldr	r3, [r4, #0]
 80076fc:	07df      	lsls	r7, r3, #31
 80076fe:	d508      	bpl.n	8007712 <_printf_i+0x142>
 8007700:	6923      	ldr	r3, [r4, #16]
 8007702:	6861      	ldr	r1, [r4, #4]
 8007704:	4299      	cmp	r1, r3
 8007706:	bfde      	ittt	le
 8007708:	2330      	movle	r3, #48	@ 0x30
 800770a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800770e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007712:	1b92      	subs	r2, r2, r6
 8007714:	6122      	str	r2, [r4, #16]
 8007716:	f8cd a000 	str.w	sl, [sp]
 800771a:	464b      	mov	r3, r9
 800771c:	aa03      	add	r2, sp, #12
 800771e:	4621      	mov	r1, r4
 8007720:	4640      	mov	r0, r8
 8007722:	f7ff fee7 	bl	80074f4 <_printf_common>
 8007726:	3001      	adds	r0, #1
 8007728:	d14a      	bne.n	80077c0 <_printf_i+0x1f0>
 800772a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800772e:	b004      	add	sp, #16
 8007730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007734:	6823      	ldr	r3, [r4, #0]
 8007736:	f043 0320 	orr.w	r3, r3, #32
 800773a:	6023      	str	r3, [r4, #0]
 800773c:	4832      	ldr	r0, [pc, #200]	@ (8007808 <_printf_i+0x238>)
 800773e:	2778      	movs	r7, #120	@ 0x78
 8007740:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007744:	6823      	ldr	r3, [r4, #0]
 8007746:	6831      	ldr	r1, [r6, #0]
 8007748:	061f      	lsls	r7, r3, #24
 800774a:	f851 5b04 	ldr.w	r5, [r1], #4
 800774e:	d402      	bmi.n	8007756 <_printf_i+0x186>
 8007750:	065f      	lsls	r7, r3, #25
 8007752:	bf48      	it	mi
 8007754:	b2ad      	uxthmi	r5, r5
 8007756:	6031      	str	r1, [r6, #0]
 8007758:	07d9      	lsls	r1, r3, #31
 800775a:	bf44      	itt	mi
 800775c:	f043 0320 	orrmi.w	r3, r3, #32
 8007760:	6023      	strmi	r3, [r4, #0]
 8007762:	b11d      	cbz	r5, 800776c <_printf_i+0x19c>
 8007764:	2310      	movs	r3, #16
 8007766:	e7ad      	b.n	80076c4 <_printf_i+0xf4>
 8007768:	4826      	ldr	r0, [pc, #152]	@ (8007804 <_printf_i+0x234>)
 800776a:	e7e9      	b.n	8007740 <_printf_i+0x170>
 800776c:	6823      	ldr	r3, [r4, #0]
 800776e:	f023 0320 	bic.w	r3, r3, #32
 8007772:	6023      	str	r3, [r4, #0]
 8007774:	e7f6      	b.n	8007764 <_printf_i+0x194>
 8007776:	4616      	mov	r6, r2
 8007778:	e7bd      	b.n	80076f6 <_printf_i+0x126>
 800777a:	6833      	ldr	r3, [r6, #0]
 800777c:	6825      	ldr	r5, [r4, #0]
 800777e:	6961      	ldr	r1, [r4, #20]
 8007780:	1d18      	adds	r0, r3, #4
 8007782:	6030      	str	r0, [r6, #0]
 8007784:	062e      	lsls	r6, r5, #24
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	d501      	bpl.n	800778e <_printf_i+0x1be>
 800778a:	6019      	str	r1, [r3, #0]
 800778c:	e002      	b.n	8007794 <_printf_i+0x1c4>
 800778e:	0668      	lsls	r0, r5, #25
 8007790:	d5fb      	bpl.n	800778a <_printf_i+0x1ba>
 8007792:	8019      	strh	r1, [r3, #0]
 8007794:	2300      	movs	r3, #0
 8007796:	6123      	str	r3, [r4, #16]
 8007798:	4616      	mov	r6, r2
 800779a:	e7bc      	b.n	8007716 <_printf_i+0x146>
 800779c:	6833      	ldr	r3, [r6, #0]
 800779e:	1d1a      	adds	r2, r3, #4
 80077a0:	6032      	str	r2, [r6, #0]
 80077a2:	681e      	ldr	r6, [r3, #0]
 80077a4:	6862      	ldr	r2, [r4, #4]
 80077a6:	2100      	movs	r1, #0
 80077a8:	4630      	mov	r0, r6
 80077aa:	f7f8 fd39 	bl	8000220 <memchr>
 80077ae:	b108      	cbz	r0, 80077b4 <_printf_i+0x1e4>
 80077b0:	1b80      	subs	r0, r0, r6
 80077b2:	6060      	str	r0, [r4, #4]
 80077b4:	6863      	ldr	r3, [r4, #4]
 80077b6:	6123      	str	r3, [r4, #16]
 80077b8:	2300      	movs	r3, #0
 80077ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077be:	e7aa      	b.n	8007716 <_printf_i+0x146>
 80077c0:	6923      	ldr	r3, [r4, #16]
 80077c2:	4632      	mov	r2, r6
 80077c4:	4649      	mov	r1, r9
 80077c6:	4640      	mov	r0, r8
 80077c8:	47d0      	blx	sl
 80077ca:	3001      	adds	r0, #1
 80077cc:	d0ad      	beq.n	800772a <_printf_i+0x15a>
 80077ce:	6823      	ldr	r3, [r4, #0]
 80077d0:	079b      	lsls	r3, r3, #30
 80077d2:	d413      	bmi.n	80077fc <_printf_i+0x22c>
 80077d4:	68e0      	ldr	r0, [r4, #12]
 80077d6:	9b03      	ldr	r3, [sp, #12]
 80077d8:	4298      	cmp	r0, r3
 80077da:	bfb8      	it	lt
 80077dc:	4618      	movlt	r0, r3
 80077de:	e7a6      	b.n	800772e <_printf_i+0x15e>
 80077e0:	2301      	movs	r3, #1
 80077e2:	4632      	mov	r2, r6
 80077e4:	4649      	mov	r1, r9
 80077e6:	4640      	mov	r0, r8
 80077e8:	47d0      	blx	sl
 80077ea:	3001      	adds	r0, #1
 80077ec:	d09d      	beq.n	800772a <_printf_i+0x15a>
 80077ee:	3501      	adds	r5, #1
 80077f0:	68e3      	ldr	r3, [r4, #12]
 80077f2:	9903      	ldr	r1, [sp, #12]
 80077f4:	1a5b      	subs	r3, r3, r1
 80077f6:	42ab      	cmp	r3, r5
 80077f8:	dcf2      	bgt.n	80077e0 <_printf_i+0x210>
 80077fa:	e7eb      	b.n	80077d4 <_printf_i+0x204>
 80077fc:	2500      	movs	r5, #0
 80077fe:	f104 0619 	add.w	r6, r4, #25
 8007802:	e7f5      	b.n	80077f0 <_printf_i+0x220>
 8007804:	08009579 	.word	0x08009579
 8007808:	0800958a 	.word	0x0800958a

0800780c <_scanf_chars>:
 800780c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007810:	4615      	mov	r5, r2
 8007812:	688a      	ldr	r2, [r1, #8]
 8007814:	4680      	mov	r8, r0
 8007816:	460c      	mov	r4, r1
 8007818:	b932      	cbnz	r2, 8007828 <_scanf_chars+0x1c>
 800781a:	698a      	ldr	r2, [r1, #24]
 800781c:	2a00      	cmp	r2, #0
 800781e:	bf14      	ite	ne
 8007820:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 8007824:	2201      	moveq	r2, #1
 8007826:	608a      	str	r2, [r1, #8]
 8007828:	6822      	ldr	r2, [r4, #0]
 800782a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80078bc <_scanf_chars+0xb0>
 800782e:	06d1      	lsls	r1, r2, #27
 8007830:	bf5f      	itttt	pl
 8007832:	681a      	ldrpl	r2, [r3, #0]
 8007834:	1d11      	addpl	r1, r2, #4
 8007836:	6019      	strpl	r1, [r3, #0]
 8007838:	6816      	ldrpl	r6, [r2, #0]
 800783a:	2700      	movs	r7, #0
 800783c:	69a0      	ldr	r0, [r4, #24]
 800783e:	b188      	cbz	r0, 8007864 <_scanf_chars+0x58>
 8007840:	2801      	cmp	r0, #1
 8007842:	d107      	bne.n	8007854 <_scanf_chars+0x48>
 8007844:	682b      	ldr	r3, [r5, #0]
 8007846:	781a      	ldrb	r2, [r3, #0]
 8007848:	6963      	ldr	r3, [r4, #20]
 800784a:	5c9b      	ldrb	r3, [r3, r2]
 800784c:	b953      	cbnz	r3, 8007864 <_scanf_chars+0x58>
 800784e:	2f00      	cmp	r7, #0
 8007850:	d031      	beq.n	80078b6 <_scanf_chars+0xaa>
 8007852:	e022      	b.n	800789a <_scanf_chars+0x8e>
 8007854:	2802      	cmp	r0, #2
 8007856:	d120      	bne.n	800789a <_scanf_chars+0x8e>
 8007858:	682b      	ldr	r3, [r5, #0]
 800785a:	781b      	ldrb	r3, [r3, #0]
 800785c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8007860:	071b      	lsls	r3, r3, #28
 8007862:	d41a      	bmi.n	800789a <_scanf_chars+0x8e>
 8007864:	6823      	ldr	r3, [r4, #0]
 8007866:	06da      	lsls	r2, r3, #27
 8007868:	bf5e      	ittt	pl
 800786a:	682b      	ldrpl	r3, [r5, #0]
 800786c:	781b      	ldrbpl	r3, [r3, #0]
 800786e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8007872:	682a      	ldr	r2, [r5, #0]
 8007874:	686b      	ldr	r3, [r5, #4]
 8007876:	3201      	adds	r2, #1
 8007878:	602a      	str	r2, [r5, #0]
 800787a:	68a2      	ldr	r2, [r4, #8]
 800787c:	3b01      	subs	r3, #1
 800787e:	3a01      	subs	r2, #1
 8007880:	606b      	str	r3, [r5, #4]
 8007882:	3701      	adds	r7, #1
 8007884:	60a2      	str	r2, [r4, #8]
 8007886:	b142      	cbz	r2, 800789a <_scanf_chars+0x8e>
 8007888:	2b00      	cmp	r3, #0
 800788a:	dcd7      	bgt.n	800783c <_scanf_chars+0x30>
 800788c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007890:	4629      	mov	r1, r5
 8007892:	4640      	mov	r0, r8
 8007894:	4798      	blx	r3
 8007896:	2800      	cmp	r0, #0
 8007898:	d0d0      	beq.n	800783c <_scanf_chars+0x30>
 800789a:	6823      	ldr	r3, [r4, #0]
 800789c:	f013 0310 	ands.w	r3, r3, #16
 80078a0:	d105      	bne.n	80078ae <_scanf_chars+0xa2>
 80078a2:	68e2      	ldr	r2, [r4, #12]
 80078a4:	3201      	adds	r2, #1
 80078a6:	60e2      	str	r2, [r4, #12]
 80078a8:	69a2      	ldr	r2, [r4, #24]
 80078aa:	b102      	cbz	r2, 80078ae <_scanf_chars+0xa2>
 80078ac:	7033      	strb	r3, [r6, #0]
 80078ae:	6923      	ldr	r3, [r4, #16]
 80078b0:	443b      	add	r3, r7
 80078b2:	6123      	str	r3, [r4, #16]
 80078b4:	2000      	movs	r0, #0
 80078b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078ba:	bf00      	nop
 80078bc:	080096d9 	.word	0x080096d9

080078c0 <_scanf_i>:
 80078c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078c4:	4698      	mov	r8, r3
 80078c6:	4b74      	ldr	r3, [pc, #464]	@ (8007a98 <_scanf_i+0x1d8>)
 80078c8:	460c      	mov	r4, r1
 80078ca:	4682      	mov	sl, r0
 80078cc:	4616      	mov	r6, r2
 80078ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80078d2:	b087      	sub	sp, #28
 80078d4:	ab03      	add	r3, sp, #12
 80078d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80078da:	4b70      	ldr	r3, [pc, #448]	@ (8007a9c <_scanf_i+0x1dc>)
 80078dc:	69a1      	ldr	r1, [r4, #24]
 80078de:	4a70      	ldr	r2, [pc, #448]	@ (8007aa0 <_scanf_i+0x1e0>)
 80078e0:	2903      	cmp	r1, #3
 80078e2:	bf08      	it	eq
 80078e4:	461a      	moveq	r2, r3
 80078e6:	68a3      	ldr	r3, [r4, #8]
 80078e8:	9201      	str	r2, [sp, #4]
 80078ea:	1e5a      	subs	r2, r3, #1
 80078ec:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80078f0:	bf88      	it	hi
 80078f2:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80078f6:	4627      	mov	r7, r4
 80078f8:	bf82      	ittt	hi
 80078fa:	eb03 0905 	addhi.w	r9, r3, r5
 80078fe:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007902:	60a3      	strhi	r3, [r4, #8]
 8007904:	f857 3b1c 	ldr.w	r3, [r7], #28
 8007908:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800790c:	bf98      	it	ls
 800790e:	f04f 0900 	movls.w	r9, #0
 8007912:	6023      	str	r3, [r4, #0]
 8007914:	463d      	mov	r5, r7
 8007916:	f04f 0b00 	mov.w	fp, #0
 800791a:	6831      	ldr	r1, [r6, #0]
 800791c:	ab03      	add	r3, sp, #12
 800791e:	7809      	ldrb	r1, [r1, #0]
 8007920:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8007924:	2202      	movs	r2, #2
 8007926:	f7f8 fc7b 	bl	8000220 <memchr>
 800792a:	b328      	cbz	r0, 8007978 <_scanf_i+0xb8>
 800792c:	f1bb 0f01 	cmp.w	fp, #1
 8007930:	d159      	bne.n	80079e6 <_scanf_i+0x126>
 8007932:	6862      	ldr	r2, [r4, #4]
 8007934:	b92a      	cbnz	r2, 8007942 <_scanf_i+0x82>
 8007936:	6822      	ldr	r2, [r4, #0]
 8007938:	2108      	movs	r1, #8
 800793a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800793e:	6061      	str	r1, [r4, #4]
 8007940:	6022      	str	r2, [r4, #0]
 8007942:	6822      	ldr	r2, [r4, #0]
 8007944:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8007948:	6022      	str	r2, [r4, #0]
 800794a:	68a2      	ldr	r2, [r4, #8]
 800794c:	1e51      	subs	r1, r2, #1
 800794e:	60a1      	str	r1, [r4, #8]
 8007950:	b192      	cbz	r2, 8007978 <_scanf_i+0xb8>
 8007952:	6832      	ldr	r2, [r6, #0]
 8007954:	1c51      	adds	r1, r2, #1
 8007956:	6031      	str	r1, [r6, #0]
 8007958:	7812      	ldrb	r2, [r2, #0]
 800795a:	f805 2b01 	strb.w	r2, [r5], #1
 800795e:	6872      	ldr	r2, [r6, #4]
 8007960:	3a01      	subs	r2, #1
 8007962:	2a00      	cmp	r2, #0
 8007964:	6072      	str	r2, [r6, #4]
 8007966:	dc07      	bgt.n	8007978 <_scanf_i+0xb8>
 8007968:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800796c:	4631      	mov	r1, r6
 800796e:	4650      	mov	r0, sl
 8007970:	4790      	blx	r2
 8007972:	2800      	cmp	r0, #0
 8007974:	f040 8085 	bne.w	8007a82 <_scanf_i+0x1c2>
 8007978:	f10b 0b01 	add.w	fp, fp, #1
 800797c:	f1bb 0f03 	cmp.w	fp, #3
 8007980:	d1cb      	bne.n	800791a <_scanf_i+0x5a>
 8007982:	6863      	ldr	r3, [r4, #4]
 8007984:	b90b      	cbnz	r3, 800798a <_scanf_i+0xca>
 8007986:	230a      	movs	r3, #10
 8007988:	6063      	str	r3, [r4, #4]
 800798a:	6863      	ldr	r3, [r4, #4]
 800798c:	4945      	ldr	r1, [pc, #276]	@ (8007aa4 <_scanf_i+0x1e4>)
 800798e:	6960      	ldr	r0, [r4, #20]
 8007990:	1ac9      	subs	r1, r1, r3
 8007992:	f000 f947 	bl	8007c24 <__sccl>
 8007996:	f04f 0b00 	mov.w	fp, #0
 800799a:	68a3      	ldr	r3, [r4, #8]
 800799c:	6822      	ldr	r2, [r4, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d03d      	beq.n	8007a1e <_scanf_i+0x15e>
 80079a2:	6831      	ldr	r1, [r6, #0]
 80079a4:	6960      	ldr	r0, [r4, #20]
 80079a6:	f891 c000 	ldrb.w	ip, [r1]
 80079aa:	f810 000c 	ldrb.w	r0, [r0, ip]
 80079ae:	2800      	cmp	r0, #0
 80079b0:	d035      	beq.n	8007a1e <_scanf_i+0x15e>
 80079b2:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80079b6:	d124      	bne.n	8007a02 <_scanf_i+0x142>
 80079b8:	0510      	lsls	r0, r2, #20
 80079ba:	d522      	bpl.n	8007a02 <_scanf_i+0x142>
 80079bc:	f10b 0b01 	add.w	fp, fp, #1
 80079c0:	f1b9 0f00 	cmp.w	r9, #0
 80079c4:	d003      	beq.n	80079ce <_scanf_i+0x10e>
 80079c6:	3301      	adds	r3, #1
 80079c8:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 80079cc:	60a3      	str	r3, [r4, #8]
 80079ce:	6873      	ldr	r3, [r6, #4]
 80079d0:	3b01      	subs	r3, #1
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	6073      	str	r3, [r6, #4]
 80079d6:	dd1b      	ble.n	8007a10 <_scanf_i+0x150>
 80079d8:	6833      	ldr	r3, [r6, #0]
 80079da:	3301      	adds	r3, #1
 80079dc:	6033      	str	r3, [r6, #0]
 80079de:	68a3      	ldr	r3, [r4, #8]
 80079e0:	3b01      	subs	r3, #1
 80079e2:	60a3      	str	r3, [r4, #8]
 80079e4:	e7d9      	b.n	800799a <_scanf_i+0xda>
 80079e6:	f1bb 0f02 	cmp.w	fp, #2
 80079ea:	d1ae      	bne.n	800794a <_scanf_i+0x8a>
 80079ec:	6822      	ldr	r2, [r4, #0]
 80079ee:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80079f2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80079f6:	d1c4      	bne.n	8007982 <_scanf_i+0xc2>
 80079f8:	2110      	movs	r1, #16
 80079fa:	6061      	str	r1, [r4, #4]
 80079fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007a00:	e7a2      	b.n	8007948 <_scanf_i+0x88>
 8007a02:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8007a06:	6022      	str	r2, [r4, #0]
 8007a08:	780b      	ldrb	r3, [r1, #0]
 8007a0a:	f805 3b01 	strb.w	r3, [r5], #1
 8007a0e:	e7de      	b.n	80079ce <_scanf_i+0x10e>
 8007a10:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007a14:	4631      	mov	r1, r6
 8007a16:	4650      	mov	r0, sl
 8007a18:	4798      	blx	r3
 8007a1a:	2800      	cmp	r0, #0
 8007a1c:	d0df      	beq.n	80079de <_scanf_i+0x11e>
 8007a1e:	6823      	ldr	r3, [r4, #0]
 8007a20:	05d9      	lsls	r1, r3, #23
 8007a22:	d50d      	bpl.n	8007a40 <_scanf_i+0x180>
 8007a24:	42bd      	cmp	r5, r7
 8007a26:	d909      	bls.n	8007a3c <_scanf_i+0x17c>
 8007a28:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007a2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007a30:	4632      	mov	r2, r6
 8007a32:	4650      	mov	r0, sl
 8007a34:	4798      	blx	r3
 8007a36:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 8007a3a:	464d      	mov	r5, r9
 8007a3c:	42bd      	cmp	r5, r7
 8007a3e:	d028      	beq.n	8007a92 <_scanf_i+0x1d2>
 8007a40:	6822      	ldr	r2, [r4, #0]
 8007a42:	f012 0210 	ands.w	r2, r2, #16
 8007a46:	d113      	bne.n	8007a70 <_scanf_i+0x1b0>
 8007a48:	702a      	strb	r2, [r5, #0]
 8007a4a:	6863      	ldr	r3, [r4, #4]
 8007a4c:	9e01      	ldr	r6, [sp, #4]
 8007a4e:	4639      	mov	r1, r7
 8007a50:	4650      	mov	r0, sl
 8007a52:	47b0      	blx	r6
 8007a54:	f8d8 3000 	ldr.w	r3, [r8]
 8007a58:	6821      	ldr	r1, [r4, #0]
 8007a5a:	1d1a      	adds	r2, r3, #4
 8007a5c:	f8c8 2000 	str.w	r2, [r8]
 8007a60:	f011 0f20 	tst.w	r1, #32
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	d00f      	beq.n	8007a88 <_scanf_i+0x1c8>
 8007a68:	6018      	str	r0, [r3, #0]
 8007a6a:	68e3      	ldr	r3, [r4, #12]
 8007a6c:	3301      	adds	r3, #1
 8007a6e:	60e3      	str	r3, [r4, #12]
 8007a70:	6923      	ldr	r3, [r4, #16]
 8007a72:	1bed      	subs	r5, r5, r7
 8007a74:	445d      	add	r5, fp
 8007a76:	442b      	add	r3, r5
 8007a78:	6123      	str	r3, [r4, #16]
 8007a7a:	2000      	movs	r0, #0
 8007a7c:	b007      	add	sp, #28
 8007a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a82:	f04f 0b00 	mov.w	fp, #0
 8007a86:	e7ca      	b.n	8007a1e <_scanf_i+0x15e>
 8007a88:	07ca      	lsls	r2, r1, #31
 8007a8a:	bf4c      	ite	mi
 8007a8c:	8018      	strhmi	r0, [r3, #0]
 8007a8e:	6018      	strpl	r0, [r3, #0]
 8007a90:	e7eb      	b.n	8007a6a <_scanf_i+0x1aa>
 8007a92:	2001      	movs	r0, #1
 8007a94:	e7f2      	b.n	8007a7c <_scanf_i+0x1bc>
 8007a96:	bf00      	nop
 8007a98:	0800947c 	.word	0x0800947c
 8007a9c:	08006ea1 	.word	0x08006ea1
 8007aa0:	08008ea1 	.word	0x08008ea1
 8007aa4:	080095ab 	.word	0x080095ab

08007aa8 <__sflush_r>:
 8007aa8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ab0:	0716      	lsls	r6, r2, #28
 8007ab2:	4605      	mov	r5, r0
 8007ab4:	460c      	mov	r4, r1
 8007ab6:	d454      	bmi.n	8007b62 <__sflush_r+0xba>
 8007ab8:	684b      	ldr	r3, [r1, #4]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	dc02      	bgt.n	8007ac4 <__sflush_r+0x1c>
 8007abe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	dd48      	ble.n	8007b56 <__sflush_r+0xae>
 8007ac4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007ac6:	2e00      	cmp	r6, #0
 8007ac8:	d045      	beq.n	8007b56 <__sflush_r+0xae>
 8007aca:	2300      	movs	r3, #0
 8007acc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007ad0:	682f      	ldr	r7, [r5, #0]
 8007ad2:	6a21      	ldr	r1, [r4, #32]
 8007ad4:	602b      	str	r3, [r5, #0]
 8007ad6:	d030      	beq.n	8007b3a <__sflush_r+0x92>
 8007ad8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007ada:	89a3      	ldrh	r3, [r4, #12]
 8007adc:	0759      	lsls	r1, r3, #29
 8007ade:	d505      	bpl.n	8007aec <__sflush_r+0x44>
 8007ae0:	6863      	ldr	r3, [r4, #4]
 8007ae2:	1ad2      	subs	r2, r2, r3
 8007ae4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007ae6:	b10b      	cbz	r3, 8007aec <__sflush_r+0x44>
 8007ae8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007aea:	1ad2      	subs	r2, r2, r3
 8007aec:	2300      	movs	r3, #0
 8007aee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007af0:	6a21      	ldr	r1, [r4, #32]
 8007af2:	4628      	mov	r0, r5
 8007af4:	47b0      	blx	r6
 8007af6:	1c43      	adds	r3, r0, #1
 8007af8:	89a3      	ldrh	r3, [r4, #12]
 8007afa:	d106      	bne.n	8007b0a <__sflush_r+0x62>
 8007afc:	6829      	ldr	r1, [r5, #0]
 8007afe:	291d      	cmp	r1, #29
 8007b00:	d82b      	bhi.n	8007b5a <__sflush_r+0xb2>
 8007b02:	4a2a      	ldr	r2, [pc, #168]	@ (8007bac <__sflush_r+0x104>)
 8007b04:	40ca      	lsrs	r2, r1
 8007b06:	07d6      	lsls	r6, r2, #31
 8007b08:	d527      	bpl.n	8007b5a <__sflush_r+0xb2>
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	6062      	str	r2, [r4, #4]
 8007b0e:	04d9      	lsls	r1, r3, #19
 8007b10:	6922      	ldr	r2, [r4, #16]
 8007b12:	6022      	str	r2, [r4, #0]
 8007b14:	d504      	bpl.n	8007b20 <__sflush_r+0x78>
 8007b16:	1c42      	adds	r2, r0, #1
 8007b18:	d101      	bne.n	8007b1e <__sflush_r+0x76>
 8007b1a:	682b      	ldr	r3, [r5, #0]
 8007b1c:	b903      	cbnz	r3, 8007b20 <__sflush_r+0x78>
 8007b1e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007b20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b22:	602f      	str	r7, [r5, #0]
 8007b24:	b1b9      	cbz	r1, 8007b56 <__sflush_r+0xae>
 8007b26:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b2a:	4299      	cmp	r1, r3
 8007b2c:	d002      	beq.n	8007b34 <__sflush_r+0x8c>
 8007b2e:	4628      	mov	r0, r5
 8007b30:	f7fe fa32 	bl	8005f98 <_free_r>
 8007b34:	2300      	movs	r3, #0
 8007b36:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b38:	e00d      	b.n	8007b56 <__sflush_r+0xae>
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	4628      	mov	r0, r5
 8007b3e:	47b0      	blx	r6
 8007b40:	4602      	mov	r2, r0
 8007b42:	1c50      	adds	r0, r2, #1
 8007b44:	d1c9      	bne.n	8007ada <__sflush_r+0x32>
 8007b46:	682b      	ldr	r3, [r5, #0]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d0c6      	beq.n	8007ada <__sflush_r+0x32>
 8007b4c:	2b1d      	cmp	r3, #29
 8007b4e:	d001      	beq.n	8007b54 <__sflush_r+0xac>
 8007b50:	2b16      	cmp	r3, #22
 8007b52:	d11e      	bne.n	8007b92 <__sflush_r+0xea>
 8007b54:	602f      	str	r7, [r5, #0]
 8007b56:	2000      	movs	r0, #0
 8007b58:	e022      	b.n	8007ba0 <__sflush_r+0xf8>
 8007b5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b5e:	b21b      	sxth	r3, r3
 8007b60:	e01b      	b.n	8007b9a <__sflush_r+0xf2>
 8007b62:	690f      	ldr	r7, [r1, #16]
 8007b64:	2f00      	cmp	r7, #0
 8007b66:	d0f6      	beq.n	8007b56 <__sflush_r+0xae>
 8007b68:	0793      	lsls	r3, r2, #30
 8007b6a:	680e      	ldr	r6, [r1, #0]
 8007b6c:	bf08      	it	eq
 8007b6e:	694b      	ldreq	r3, [r1, #20]
 8007b70:	600f      	str	r7, [r1, #0]
 8007b72:	bf18      	it	ne
 8007b74:	2300      	movne	r3, #0
 8007b76:	eba6 0807 	sub.w	r8, r6, r7
 8007b7a:	608b      	str	r3, [r1, #8]
 8007b7c:	f1b8 0f00 	cmp.w	r8, #0
 8007b80:	dde9      	ble.n	8007b56 <__sflush_r+0xae>
 8007b82:	6a21      	ldr	r1, [r4, #32]
 8007b84:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007b86:	4643      	mov	r3, r8
 8007b88:	463a      	mov	r2, r7
 8007b8a:	4628      	mov	r0, r5
 8007b8c:	47b0      	blx	r6
 8007b8e:	2800      	cmp	r0, #0
 8007b90:	dc08      	bgt.n	8007ba4 <__sflush_r+0xfc>
 8007b92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b9a:	81a3      	strh	r3, [r4, #12]
 8007b9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ba4:	4407      	add	r7, r0
 8007ba6:	eba8 0800 	sub.w	r8, r8, r0
 8007baa:	e7e7      	b.n	8007b7c <__sflush_r+0xd4>
 8007bac:	20400001 	.word	0x20400001

08007bb0 <_fflush_r>:
 8007bb0:	b538      	push	{r3, r4, r5, lr}
 8007bb2:	690b      	ldr	r3, [r1, #16]
 8007bb4:	4605      	mov	r5, r0
 8007bb6:	460c      	mov	r4, r1
 8007bb8:	b913      	cbnz	r3, 8007bc0 <_fflush_r+0x10>
 8007bba:	2500      	movs	r5, #0
 8007bbc:	4628      	mov	r0, r5
 8007bbe:	bd38      	pop	{r3, r4, r5, pc}
 8007bc0:	b118      	cbz	r0, 8007bca <_fflush_r+0x1a>
 8007bc2:	6a03      	ldr	r3, [r0, #32]
 8007bc4:	b90b      	cbnz	r3, 8007bca <_fflush_r+0x1a>
 8007bc6:	f7fd fff5 	bl	8005bb4 <__sinit>
 8007bca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d0f3      	beq.n	8007bba <_fflush_r+0xa>
 8007bd2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007bd4:	07d0      	lsls	r0, r2, #31
 8007bd6:	d404      	bmi.n	8007be2 <_fflush_r+0x32>
 8007bd8:	0599      	lsls	r1, r3, #22
 8007bda:	d402      	bmi.n	8007be2 <_fflush_r+0x32>
 8007bdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007bde:	f7fe f9a6 	bl	8005f2e <__retarget_lock_acquire_recursive>
 8007be2:	4628      	mov	r0, r5
 8007be4:	4621      	mov	r1, r4
 8007be6:	f7ff ff5f 	bl	8007aa8 <__sflush_r>
 8007bea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007bec:	07da      	lsls	r2, r3, #31
 8007bee:	4605      	mov	r5, r0
 8007bf0:	d4e4      	bmi.n	8007bbc <_fflush_r+0xc>
 8007bf2:	89a3      	ldrh	r3, [r4, #12]
 8007bf4:	059b      	lsls	r3, r3, #22
 8007bf6:	d4e1      	bmi.n	8007bbc <_fflush_r+0xc>
 8007bf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007bfa:	f7fe f999 	bl	8005f30 <__retarget_lock_release_recursive>
 8007bfe:	e7dd      	b.n	8007bbc <_fflush_r+0xc>

08007c00 <fiprintf>:
 8007c00:	b40e      	push	{r1, r2, r3}
 8007c02:	b503      	push	{r0, r1, lr}
 8007c04:	4601      	mov	r1, r0
 8007c06:	ab03      	add	r3, sp, #12
 8007c08:	4805      	ldr	r0, [pc, #20]	@ (8007c20 <fiprintf+0x20>)
 8007c0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c0e:	6800      	ldr	r0, [r0, #0]
 8007c10:	9301      	str	r3, [sp, #4]
 8007c12:	f001 f97d 	bl	8008f10 <_vfiprintf_r>
 8007c16:	b002      	add	sp, #8
 8007c18:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c1c:	b003      	add	sp, #12
 8007c1e:	4770      	bx	lr
 8007c20:	20000018 	.word	0x20000018

08007c24 <__sccl>:
 8007c24:	b570      	push	{r4, r5, r6, lr}
 8007c26:	780b      	ldrb	r3, [r1, #0]
 8007c28:	4604      	mov	r4, r0
 8007c2a:	2b5e      	cmp	r3, #94	@ 0x5e
 8007c2c:	bf0b      	itete	eq
 8007c2e:	784b      	ldrbeq	r3, [r1, #1]
 8007c30:	1c4a      	addne	r2, r1, #1
 8007c32:	1c8a      	addeq	r2, r1, #2
 8007c34:	2100      	movne	r1, #0
 8007c36:	bf08      	it	eq
 8007c38:	2101      	moveq	r1, #1
 8007c3a:	3801      	subs	r0, #1
 8007c3c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8007c40:	f800 1f01 	strb.w	r1, [r0, #1]!
 8007c44:	42a8      	cmp	r0, r5
 8007c46:	d1fb      	bne.n	8007c40 <__sccl+0x1c>
 8007c48:	b90b      	cbnz	r3, 8007c4e <__sccl+0x2a>
 8007c4a:	1e50      	subs	r0, r2, #1
 8007c4c:	bd70      	pop	{r4, r5, r6, pc}
 8007c4e:	f081 0101 	eor.w	r1, r1, #1
 8007c52:	54e1      	strb	r1, [r4, r3]
 8007c54:	4610      	mov	r0, r2
 8007c56:	4602      	mov	r2, r0
 8007c58:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007c5c:	2d2d      	cmp	r5, #45	@ 0x2d
 8007c5e:	d005      	beq.n	8007c6c <__sccl+0x48>
 8007c60:	2d5d      	cmp	r5, #93	@ 0x5d
 8007c62:	d016      	beq.n	8007c92 <__sccl+0x6e>
 8007c64:	2d00      	cmp	r5, #0
 8007c66:	d0f1      	beq.n	8007c4c <__sccl+0x28>
 8007c68:	462b      	mov	r3, r5
 8007c6a:	e7f2      	b.n	8007c52 <__sccl+0x2e>
 8007c6c:	7846      	ldrb	r6, [r0, #1]
 8007c6e:	2e5d      	cmp	r6, #93	@ 0x5d
 8007c70:	d0fa      	beq.n	8007c68 <__sccl+0x44>
 8007c72:	42b3      	cmp	r3, r6
 8007c74:	dcf8      	bgt.n	8007c68 <__sccl+0x44>
 8007c76:	3002      	adds	r0, #2
 8007c78:	461a      	mov	r2, r3
 8007c7a:	3201      	adds	r2, #1
 8007c7c:	4296      	cmp	r6, r2
 8007c7e:	54a1      	strb	r1, [r4, r2]
 8007c80:	dcfb      	bgt.n	8007c7a <__sccl+0x56>
 8007c82:	1af2      	subs	r2, r6, r3
 8007c84:	3a01      	subs	r2, #1
 8007c86:	1c5d      	adds	r5, r3, #1
 8007c88:	42b3      	cmp	r3, r6
 8007c8a:	bfa8      	it	ge
 8007c8c:	2200      	movge	r2, #0
 8007c8e:	18ab      	adds	r3, r5, r2
 8007c90:	e7e1      	b.n	8007c56 <__sccl+0x32>
 8007c92:	4610      	mov	r0, r2
 8007c94:	e7da      	b.n	8007c4c <__sccl+0x28>

08007c96 <__submore>:
 8007c96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c9a:	460c      	mov	r4, r1
 8007c9c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8007c9e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007ca2:	4299      	cmp	r1, r3
 8007ca4:	d11d      	bne.n	8007ce2 <__submore+0x4c>
 8007ca6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007caa:	f7fe f9e9 	bl	8006080 <_malloc_r>
 8007cae:	b918      	cbnz	r0, 8007cb8 <__submore+0x22>
 8007cb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007cbc:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007cbe:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8007cc2:	6360      	str	r0, [r4, #52]	@ 0x34
 8007cc4:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8007cc8:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007ccc:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8007cd0:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007cd4:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8007cd8:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8007cdc:	6020      	str	r0, [r4, #0]
 8007cde:	2000      	movs	r0, #0
 8007ce0:	e7e8      	b.n	8007cb4 <__submore+0x1e>
 8007ce2:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8007ce4:	0077      	lsls	r7, r6, #1
 8007ce6:	463a      	mov	r2, r7
 8007ce8:	f001 f83e 	bl	8008d68 <_realloc_r>
 8007cec:	4605      	mov	r5, r0
 8007cee:	2800      	cmp	r0, #0
 8007cf0:	d0de      	beq.n	8007cb0 <__submore+0x1a>
 8007cf2:	eb00 0806 	add.w	r8, r0, r6
 8007cf6:	4601      	mov	r1, r0
 8007cf8:	4632      	mov	r2, r6
 8007cfa:	4640      	mov	r0, r8
 8007cfc:	f7fe f919 	bl	8005f32 <memcpy>
 8007d00:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8007d04:	f8c4 8000 	str.w	r8, [r4]
 8007d08:	e7e9      	b.n	8007cde <__submore+0x48>

08007d0a <memmove>:
 8007d0a:	4288      	cmp	r0, r1
 8007d0c:	b510      	push	{r4, lr}
 8007d0e:	eb01 0402 	add.w	r4, r1, r2
 8007d12:	d902      	bls.n	8007d1a <memmove+0x10>
 8007d14:	4284      	cmp	r4, r0
 8007d16:	4623      	mov	r3, r4
 8007d18:	d807      	bhi.n	8007d2a <memmove+0x20>
 8007d1a:	1e43      	subs	r3, r0, #1
 8007d1c:	42a1      	cmp	r1, r4
 8007d1e:	d008      	beq.n	8007d32 <memmove+0x28>
 8007d20:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d24:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d28:	e7f8      	b.n	8007d1c <memmove+0x12>
 8007d2a:	4402      	add	r2, r0
 8007d2c:	4601      	mov	r1, r0
 8007d2e:	428a      	cmp	r2, r1
 8007d30:	d100      	bne.n	8007d34 <memmove+0x2a>
 8007d32:	bd10      	pop	{r4, pc}
 8007d34:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d38:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d3c:	e7f7      	b.n	8007d2e <memmove+0x24>
	...

08007d40 <_sbrk_r>:
 8007d40:	b538      	push	{r3, r4, r5, lr}
 8007d42:	4d06      	ldr	r5, [pc, #24]	@ (8007d5c <_sbrk_r+0x1c>)
 8007d44:	2300      	movs	r3, #0
 8007d46:	4604      	mov	r4, r0
 8007d48:	4608      	mov	r0, r1
 8007d4a:	602b      	str	r3, [r5, #0]
 8007d4c:	f7f9 ff5a 	bl	8001c04 <_sbrk>
 8007d50:	1c43      	adds	r3, r0, #1
 8007d52:	d102      	bne.n	8007d5a <_sbrk_r+0x1a>
 8007d54:	682b      	ldr	r3, [r5, #0]
 8007d56:	b103      	cbz	r3, 8007d5a <_sbrk_r+0x1a>
 8007d58:	6023      	str	r3, [r4, #0]
 8007d5a:	bd38      	pop	{r3, r4, r5, pc}
 8007d5c:	2000066c 	.word	0x2000066c

08007d60 <nan>:
 8007d60:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007d68 <nan+0x8>
 8007d64:	4770      	bx	lr
 8007d66:	bf00      	nop
 8007d68:	00000000 	.word	0x00000000
 8007d6c:	7ff80000 	.word	0x7ff80000

08007d70 <abort>:
 8007d70:	b508      	push	{r3, lr}
 8007d72:	2006      	movs	r0, #6
 8007d74:	f001 faa0 	bl	80092b8 <raise>
 8007d78:	2001      	movs	r0, #1
 8007d7a:	f7f9 fecb 	bl	8001b14 <_exit>

08007d7e <rshift>:
 8007d7e:	6903      	ldr	r3, [r0, #16]
 8007d80:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007d84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007d88:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007d8c:	f100 0414 	add.w	r4, r0, #20
 8007d90:	dd45      	ble.n	8007e1e <rshift+0xa0>
 8007d92:	f011 011f 	ands.w	r1, r1, #31
 8007d96:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007d9a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007d9e:	d10c      	bne.n	8007dba <rshift+0x3c>
 8007da0:	f100 0710 	add.w	r7, r0, #16
 8007da4:	4629      	mov	r1, r5
 8007da6:	42b1      	cmp	r1, r6
 8007da8:	d334      	bcc.n	8007e14 <rshift+0x96>
 8007daa:	1a9b      	subs	r3, r3, r2
 8007dac:	009b      	lsls	r3, r3, #2
 8007dae:	1eea      	subs	r2, r5, #3
 8007db0:	4296      	cmp	r6, r2
 8007db2:	bf38      	it	cc
 8007db4:	2300      	movcc	r3, #0
 8007db6:	4423      	add	r3, r4
 8007db8:	e015      	b.n	8007de6 <rshift+0x68>
 8007dba:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007dbe:	f1c1 0820 	rsb	r8, r1, #32
 8007dc2:	40cf      	lsrs	r7, r1
 8007dc4:	f105 0e04 	add.w	lr, r5, #4
 8007dc8:	46a1      	mov	r9, r4
 8007dca:	4576      	cmp	r6, lr
 8007dcc:	46f4      	mov	ip, lr
 8007dce:	d815      	bhi.n	8007dfc <rshift+0x7e>
 8007dd0:	1a9a      	subs	r2, r3, r2
 8007dd2:	0092      	lsls	r2, r2, #2
 8007dd4:	3a04      	subs	r2, #4
 8007dd6:	3501      	adds	r5, #1
 8007dd8:	42ae      	cmp	r6, r5
 8007dda:	bf38      	it	cc
 8007ddc:	2200      	movcc	r2, #0
 8007dde:	18a3      	adds	r3, r4, r2
 8007de0:	50a7      	str	r7, [r4, r2]
 8007de2:	b107      	cbz	r7, 8007de6 <rshift+0x68>
 8007de4:	3304      	adds	r3, #4
 8007de6:	1b1a      	subs	r2, r3, r4
 8007de8:	42a3      	cmp	r3, r4
 8007dea:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007dee:	bf08      	it	eq
 8007df0:	2300      	moveq	r3, #0
 8007df2:	6102      	str	r2, [r0, #16]
 8007df4:	bf08      	it	eq
 8007df6:	6143      	streq	r3, [r0, #20]
 8007df8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007dfc:	f8dc c000 	ldr.w	ip, [ip]
 8007e00:	fa0c fc08 	lsl.w	ip, ip, r8
 8007e04:	ea4c 0707 	orr.w	r7, ip, r7
 8007e08:	f849 7b04 	str.w	r7, [r9], #4
 8007e0c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007e10:	40cf      	lsrs	r7, r1
 8007e12:	e7da      	b.n	8007dca <rshift+0x4c>
 8007e14:	f851 cb04 	ldr.w	ip, [r1], #4
 8007e18:	f847 cf04 	str.w	ip, [r7, #4]!
 8007e1c:	e7c3      	b.n	8007da6 <rshift+0x28>
 8007e1e:	4623      	mov	r3, r4
 8007e20:	e7e1      	b.n	8007de6 <rshift+0x68>

08007e22 <__hexdig_fun>:
 8007e22:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007e26:	2b09      	cmp	r3, #9
 8007e28:	d802      	bhi.n	8007e30 <__hexdig_fun+0xe>
 8007e2a:	3820      	subs	r0, #32
 8007e2c:	b2c0      	uxtb	r0, r0
 8007e2e:	4770      	bx	lr
 8007e30:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007e34:	2b05      	cmp	r3, #5
 8007e36:	d801      	bhi.n	8007e3c <__hexdig_fun+0x1a>
 8007e38:	3847      	subs	r0, #71	@ 0x47
 8007e3a:	e7f7      	b.n	8007e2c <__hexdig_fun+0xa>
 8007e3c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007e40:	2b05      	cmp	r3, #5
 8007e42:	d801      	bhi.n	8007e48 <__hexdig_fun+0x26>
 8007e44:	3827      	subs	r0, #39	@ 0x27
 8007e46:	e7f1      	b.n	8007e2c <__hexdig_fun+0xa>
 8007e48:	2000      	movs	r0, #0
 8007e4a:	4770      	bx	lr

08007e4c <__gethex>:
 8007e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e50:	b085      	sub	sp, #20
 8007e52:	468a      	mov	sl, r1
 8007e54:	9302      	str	r3, [sp, #8]
 8007e56:	680b      	ldr	r3, [r1, #0]
 8007e58:	9001      	str	r0, [sp, #4]
 8007e5a:	4690      	mov	r8, r2
 8007e5c:	1c9c      	adds	r4, r3, #2
 8007e5e:	46a1      	mov	r9, r4
 8007e60:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007e64:	2830      	cmp	r0, #48	@ 0x30
 8007e66:	d0fa      	beq.n	8007e5e <__gethex+0x12>
 8007e68:	eba9 0303 	sub.w	r3, r9, r3
 8007e6c:	f1a3 0b02 	sub.w	fp, r3, #2
 8007e70:	f7ff ffd7 	bl	8007e22 <__hexdig_fun>
 8007e74:	4605      	mov	r5, r0
 8007e76:	2800      	cmp	r0, #0
 8007e78:	d168      	bne.n	8007f4c <__gethex+0x100>
 8007e7a:	49a0      	ldr	r1, [pc, #640]	@ (80080fc <__gethex+0x2b0>)
 8007e7c:	2201      	movs	r2, #1
 8007e7e:	4648      	mov	r0, r9
 8007e80:	f7fd ff76 	bl	8005d70 <strncmp>
 8007e84:	4607      	mov	r7, r0
 8007e86:	2800      	cmp	r0, #0
 8007e88:	d167      	bne.n	8007f5a <__gethex+0x10e>
 8007e8a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007e8e:	4626      	mov	r6, r4
 8007e90:	f7ff ffc7 	bl	8007e22 <__hexdig_fun>
 8007e94:	2800      	cmp	r0, #0
 8007e96:	d062      	beq.n	8007f5e <__gethex+0x112>
 8007e98:	4623      	mov	r3, r4
 8007e9a:	7818      	ldrb	r0, [r3, #0]
 8007e9c:	2830      	cmp	r0, #48	@ 0x30
 8007e9e:	4699      	mov	r9, r3
 8007ea0:	f103 0301 	add.w	r3, r3, #1
 8007ea4:	d0f9      	beq.n	8007e9a <__gethex+0x4e>
 8007ea6:	f7ff ffbc 	bl	8007e22 <__hexdig_fun>
 8007eaa:	fab0 f580 	clz	r5, r0
 8007eae:	096d      	lsrs	r5, r5, #5
 8007eb0:	f04f 0b01 	mov.w	fp, #1
 8007eb4:	464a      	mov	r2, r9
 8007eb6:	4616      	mov	r6, r2
 8007eb8:	3201      	adds	r2, #1
 8007eba:	7830      	ldrb	r0, [r6, #0]
 8007ebc:	f7ff ffb1 	bl	8007e22 <__hexdig_fun>
 8007ec0:	2800      	cmp	r0, #0
 8007ec2:	d1f8      	bne.n	8007eb6 <__gethex+0x6a>
 8007ec4:	498d      	ldr	r1, [pc, #564]	@ (80080fc <__gethex+0x2b0>)
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	4630      	mov	r0, r6
 8007eca:	f7fd ff51 	bl	8005d70 <strncmp>
 8007ece:	2800      	cmp	r0, #0
 8007ed0:	d13f      	bne.n	8007f52 <__gethex+0x106>
 8007ed2:	b944      	cbnz	r4, 8007ee6 <__gethex+0x9a>
 8007ed4:	1c74      	adds	r4, r6, #1
 8007ed6:	4622      	mov	r2, r4
 8007ed8:	4616      	mov	r6, r2
 8007eda:	3201      	adds	r2, #1
 8007edc:	7830      	ldrb	r0, [r6, #0]
 8007ede:	f7ff ffa0 	bl	8007e22 <__hexdig_fun>
 8007ee2:	2800      	cmp	r0, #0
 8007ee4:	d1f8      	bne.n	8007ed8 <__gethex+0x8c>
 8007ee6:	1ba4      	subs	r4, r4, r6
 8007ee8:	00a7      	lsls	r7, r4, #2
 8007eea:	7833      	ldrb	r3, [r6, #0]
 8007eec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007ef0:	2b50      	cmp	r3, #80	@ 0x50
 8007ef2:	d13e      	bne.n	8007f72 <__gethex+0x126>
 8007ef4:	7873      	ldrb	r3, [r6, #1]
 8007ef6:	2b2b      	cmp	r3, #43	@ 0x2b
 8007ef8:	d033      	beq.n	8007f62 <__gethex+0x116>
 8007efa:	2b2d      	cmp	r3, #45	@ 0x2d
 8007efc:	d034      	beq.n	8007f68 <__gethex+0x11c>
 8007efe:	1c71      	adds	r1, r6, #1
 8007f00:	2400      	movs	r4, #0
 8007f02:	7808      	ldrb	r0, [r1, #0]
 8007f04:	f7ff ff8d 	bl	8007e22 <__hexdig_fun>
 8007f08:	1e43      	subs	r3, r0, #1
 8007f0a:	b2db      	uxtb	r3, r3
 8007f0c:	2b18      	cmp	r3, #24
 8007f0e:	d830      	bhi.n	8007f72 <__gethex+0x126>
 8007f10:	f1a0 0210 	sub.w	r2, r0, #16
 8007f14:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007f18:	f7ff ff83 	bl	8007e22 <__hexdig_fun>
 8007f1c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8007f20:	fa5f fc8c 	uxtb.w	ip, ip
 8007f24:	f1bc 0f18 	cmp.w	ip, #24
 8007f28:	f04f 030a 	mov.w	r3, #10
 8007f2c:	d91e      	bls.n	8007f6c <__gethex+0x120>
 8007f2e:	b104      	cbz	r4, 8007f32 <__gethex+0xe6>
 8007f30:	4252      	negs	r2, r2
 8007f32:	4417      	add	r7, r2
 8007f34:	f8ca 1000 	str.w	r1, [sl]
 8007f38:	b1ed      	cbz	r5, 8007f76 <__gethex+0x12a>
 8007f3a:	f1bb 0f00 	cmp.w	fp, #0
 8007f3e:	bf0c      	ite	eq
 8007f40:	2506      	moveq	r5, #6
 8007f42:	2500      	movne	r5, #0
 8007f44:	4628      	mov	r0, r5
 8007f46:	b005      	add	sp, #20
 8007f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f4c:	2500      	movs	r5, #0
 8007f4e:	462c      	mov	r4, r5
 8007f50:	e7b0      	b.n	8007eb4 <__gethex+0x68>
 8007f52:	2c00      	cmp	r4, #0
 8007f54:	d1c7      	bne.n	8007ee6 <__gethex+0x9a>
 8007f56:	4627      	mov	r7, r4
 8007f58:	e7c7      	b.n	8007eea <__gethex+0x9e>
 8007f5a:	464e      	mov	r6, r9
 8007f5c:	462f      	mov	r7, r5
 8007f5e:	2501      	movs	r5, #1
 8007f60:	e7c3      	b.n	8007eea <__gethex+0x9e>
 8007f62:	2400      	movs	r4, #0
 8007f64:	1cb1      	adds	r1, r6, #2
 8007f66:	e7cc      	b.n	8007f02 <__gethex+0xb6>
 8007f68:	2401      	movs	r4, #1
 8007f6a:	e7fb      	b.n	8007f64 <__gethex+0x118>
 8007f6c:	fb03 0002 	mla	r0, r3, r2, r0
 8007f70:	e7ce      	b.n	8007f10 <__gethex+0xc4>
 8007f72:	4631      	mov	r1, r6
 8007f74:	e7de      	b.n	8007f34 <__gethex+0xe8>
 8007f76:	eba6 0309 	sub.w	r3, r6, r9
 8007f7a:	3b01      	subs	r3, #1
 8007f7c:	4629      	mov	r1, r5
 8007f7e:	2b07      	cmp	r3, #7
 8007f80:	dc0a      	bgt.n	8007f98 <__gethex+0x14c>
 8007f82:	9801      	ldr	r0, [sp, #4]
 8007f84:	f000 fa46 	bl	8008414 <_Balloc>
 8007f88:	4604      	mov	r4, r0
 8007f8a:	b940      	cbnz	r0, 8007f9e <__gethex+0x152>
 8007f8c:	4b5c      	ldr	r3, [pc, #368]	@ (8008100 <__gethex+0x2b4>)
 8007f8e:	4602      	mov	r2, r0
 8007f90:	21e4      	movs	r1, #228	@ 0xe4
 8007f92:	485c      	ldr	r0, [pc, #368]	@ (8008104 <__gethex+0x2b8>)
 8007f94:	f7fd ffe2 	bl	8005f5c <__assert_func>
 8007f98:	3101      	adds	r1, #1
 8007f9a:	105b      	asrs	r3, r3, #1
 8007f9c:	e7ef      	b.n	8007f7e <__gethex+0x132>
 8007f9e:	f100 0a14 	add.w	sl, r0, #20
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	4655      	mov	r5, sl
 8007fa6:	469b      	mov	fp, r3
 8007fa8:	45b1      	cmp	r9, r6
 8007faa:	d337      	bcc.n	800801c <__gethex+0x1d0>
 8007fac:	f845 bb04 	str.w	fp, [r5], #4
 8007fb0:	eba5 050a 	sub.w	r5, r5, sl
 8007fb4:	10ad      	asrs	r5, r5, #2
 8007fb6:	6125      	str	r5, [r4, #16]
 8007fb8:	4658      	mov	r0, fp
 8007fba:	f000 fb1d 	bl	80085f8 <__hi0bits>
 8007fbe:	016d      	lsls	r5, r5, #5
 8007fc0:	f8d8 6000 	ldr.w	r6, [r8]
 8007fc4:	1a2d      	subs	r5, r5, r0
 8007fc6:	42b5      	cmp	r5, r6
 8007fc8:	dd54      	ble.n	8008074 <__gethex+0x228>
 8007fca:	1bad      	subs	r5, r5, r6
 8007fcc:	4629      	mov	r1, r5
 8007fce:	4620      	mov	r0, r4
 8007fd0:	f000 fea9 	bl	8008d26 <__any_on>
 8007fd4:	4681      	mov	r9, r0
 8007fd6:	b178      	cbz	r0, 8007ff8 <__gethex+0x1ac>
 8007fd8:	1e6b      	subs	r3, r5, #1
 8007fda:	1159      	asrs	r1, r3, #5
 8007fdc:	f003 021f 	and.w	r2, r3, #31
 8007fe0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007fe4:	f04f 0901 	mov.w	r9, #1
 8007fe8:	fa09 f202 	lsl.w	r2, r9, r2
 8007fec:	420a      	tst	r2, r1
 8007fee:	d003      	beq.n	8007ff8 <__gethex+0x1ac>
 8007ff0:	454b      	cmp	r3, r9
 8007ff2:	dc36      	bgt.n	8008062 <__gethex+0x216>
 8007ff4:	f04f 0902 	mov.w	r9, #2
 8007ff8:	4629      	mov	r1, r5
 8007ffa:	4620      	mov	r0, r4
 8007ffc:	f7ff febf 	bl	8007d7e <rshift>
 8008000:	442f      	add	r7, r5
 8008002:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008006:	42bb      	cmp	r3, r7
 8008008:	da42      	bge.n	8008090 <__gethex+0x244>
 800800a:	9801      	ldr	r0, [sp, #4]
 800800c:	4621      	mov	r1, r4
 800800e:	f000 fa41 	bl	8008494 <_Bfree>
 8008012:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008014:	2300      	movs	r3, #0
 8008016:	6013      	str	r3, [r2, #0]
 8008018:	25a3      	movs	r5, #163	@ 0xa3
 800801a:	e793      	b.n	8007f44 <__gethex+0xf8>
 800801c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008020:	2a2e      	cmp	r2, #46	@ 0x2e
 8008022:	d012      	beq.n	800804a <__gethex+0x1fe>
 8008024:	2b20      	cmp	r3, #32
 8008026:	d104      	bne.n	8008032 <__gethex+0x1e6>
 8008028:	f845 bb04 	str.w	fp, [r5], #4
 800802c:	f04f 0b00 	mov.w	fp, #0
 8008030:	465b      	mov	r3, fp
 8008032:	7830      	ldrb	r0, [r6, #0]
 8008034:	9303      	str	r3, [sp, #12]
 8008036:	f7ff fef4 	bl	8007e22 <__hexdig_fun>
 800803a:	9b03      	ldr	r3, [sp, #12]
 800803c:	f000 000f 	and.w	r0, r0, #15
 8008040:	4098      	lsls	r0, r3
 8008042:	ea4b 0b00 	orr.w	fp, fp, r0
 8008046:	3304      	adds	r3, #4
 8008048:	e7ae      	b.n	8007fa8 <__gethex+0x15c>
 800804a:	45b1      	cmp	r9, r6
 800804c:	d8ea      	bhi.n	8008024 <__gethex+0x1d8>
 800804e:	492b      	ldr	r1, [pc, #172]	@ (80080fc <__gethex+0x2b0>)
 8008050:	9303      	str	r3, [sp, #12]
 8008052:	2201      	movs	r2, #1
 8008054:	4630      	mov	r0, r6
 8008056:	f7fd fe8b 	bl	8005d70 <strncmp>
 800805a:	9b03      	ldr	r3, [sp, #12]
 800805c:	2800      	cmp	r0, #0
 800805e:	d1e1      	bne.n	8008024 <__gethex+0x1d8>
 8008060:	e7a2      	b.n	8007fa8 <__gethex+0x15c>
 8008062:	1ea9      	subs	r1, r5, #2
 8008064:	4620      	mov	r0, r4
 8008066:	f000 fe5e 	bl	8008d26 <__any_on>
 800806a:	2800      	cmp	r0, #0
 800806c:	d0c2      	beq.n	8007ff4 <__gethex+0x1a8>
 800806e:	f04f 0903 	mov.w	r9, #3
 8008072:	e7c1      	b.n	8007ff8 <__gethex+0x1ac>
 8008074:	da09      	bge.n	800808a <__gethex+0x23e>
 8008076:	1b75      	subs	r5, r6, r5
 8008078:	4621      	mov	r1, r4
 800807a:	9801      	ldr	r0, [sp, #4]
 800807c:	462a      	mov	r2, r5
 800807e:	f000 fc19 	bl	80088b4 <__lshift>
 8008082:	1b7f      	subs	r7, r7, r5
 8008084:	4604      	mov	r4, r0
 8008086:	f100 0a14 	add.w	sl, r0, #20
 800808a:	f04f 0900 	mov.w	r9, #0
 800808e:	e7b8      	b.n	8008002 <__gethex+0x1b6>
 8008090:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008094:	42bd      	cmp	r5, r7
 8008096:	dd6f      	ble.n	8008178 <__gethex+0x32c>
 8008098:	1bed      	subs	r5, r5, r7
 800809a:	42ae      	cmp	r6, r5
 800809c:	dc34      	bgt.n	8008108 <__gethex+0x2bc>
 800809e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80080a2:	2b02      	cmp	r3, #2
 80080a4:	d022      	beq.n	80080ec <__gethex+0x2a0>
 80080a6:	2b03      	cmp	r3, #3
 80080a8:	d024      	beq.n	80080f4 <__gethex+0x2a8>
 80080aa:	2b01      	cmp	r3, #1
 80080ac:	d115      	bne.n	80080da <__gethex+0x28e>
 80080ae:	42ae      	cmp	r6, r5
 80080b0:	d113      	bne.n	80080da <__gethex+0x28e>
 80080b2:	2e01      	cmp	r6, #1
 80080b4:	d10b      	bne.n	80080ce <__gethex+0x282>
 80080b6:	9a02      	ldr	r2, [sp, #8]
 80080b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80080bc:	6013      	str	r3, [r2, #0]
 80080be:	2301      	movs	r3, #1
 80080c0:	6123      	str	r3, [r4, #16]
 80080c2:	f8ca 3000 	str.w	r3, [sl]
 80080c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080c8:	2562      	movs	r5, #98	@ 0x62
 80080ca:	601c      	str	r4, [r3, #0]
 80080cc:	e73a      	b.n	8007f44 <__gethex+0xf8>
 80080ce:	1e71      	subs	r1, r6, #1
 80080d0:	4620      	mov	r0, r4
 80080d2:	f000 fe28 	bl	8008d26 <__any_on>
 80080d6:	2800      	cmp	r0, #0
 80080d8:	d1ed      	bne.n	80080b6 <__gethex+0x26a>
 80080da:	9801      	ldr	r0, [sp, #4]
 80080dc:	4621      	mov	r1, r4
 80080de:	f000 f9d9 	bl	8008494 <_Bfree>
 80080e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80080e4:	2300      	movs	r3, #0
 80080e6:	6013      	str	r3, [r2, #0]
 80080e8:	2550      	movs	r5, #80	@ 0x50
 80080ea:	e72b      	b.n	8007f44 <__gethex+0xf8>
 80080ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d1f3      	bne.n	80080da <__gethex+0x28e>
 80080f2:	e7e0      	b.n	80080b6 <__gethex+0x26a>
 80080f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d1dd      	bne.n	80080b6 <__gethex+0x26a>
 80080fa:	e7ee      	b.n	80080da <__gethex+0x28e>
 80080fc:	0800955a 	.word	0x0800955a
 8008100:	080095be 	.word	0x080095be
 8008104:	080095cf 	.word	0x080095cf
 8008108:	1e6f      	subs	r7, r5, #1
 800810a:	f1b9 0f00 	cmp.w	r9, #0
 800810e:	d130      	bne.n	8008172 <__gethex+0x326>
 8008110:	b127      	cbz	r7, 800811c <__gethex+0x2d0>
 8008112:	4639      	mov	r1, r7
 8008114:	4620      	mov	r0, r4
 8008116:	f000 fe06 	bl	8008d26 <__any_on>
 800811a:	4681      	mov	r9, r0
 800811c:	117a      	asrs	r2, r7, #5
 800811e:	2301      	movs	r3, #1
 8008120:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008124:	f007 071f 	and.w	r7, r7, #31
 8008128:	40bb      	lsls	r3, r7
 800812a:	4213      	tst	r3, r2
 800812c:	4629      	mov	r1, r5
 800812e:	4620      	mov	r0, r4
 8008130:	bf18      	it	ne
 8008132:	f049 0902 	orrne.w	r9, r9, #2
 8008136:	f7ff fe22 	bl	8007d7e <rshift>
 800813a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800813e:	1b76      	subs	r6, r6, r5
 8008140:	2502      	movs	r5, #2
 8008142:	f1b9 0f00 	cmp.w	r9, #0
 8008146:	d047      	beq.n	80081d8 <__gethex+0x38c>
 8008148:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800814c:	2b02      	cmp	r3, #2
 800814e:	d015      	beq.n	800817c <__gethex+0x330>
 8008150:	2b03      	cmp	r3, #3
 8008152:	d017      	beq.n	8008184 <__gethex+0x338>
 8008154:	2b01      	cmp	r3, #1
 8008156:	d109      	bne.n	800816c <__gethex+0x320>
 8008158:	f019 0f02 	tst.w	r9, #2
 800815c:	d006      	beq.n	800816c <__gethex+0x320>
 800815e:	f8da 3000 	ldr.w	r3, [sl]
 8008162:	ea49 0903 	orr.w	r9, r9, r3
 8008166:	f019 0f01 	tst.w	r9, #1
 800816a:	d10e      	bne.n	800818a <__gethex+0x33e>
 800816c:	f045 0510 	orr.w	r5, r5, #16
 8008170:	e032      	b.n	80081d8 <__gethex+0x38c>
 8008172:	f04f 0901 	mov.w	r9, #1
 8008176:	e7d1      	b.n	800811c <__gethex+0x2d0>
 8008178:	2501      	movs	r5, #1
 800817a:	e7e2      	b.n	8008142 <__gethex+0x2f6>
 800817c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800817e:	f1c3 0301 	rsb	r3, r3, #1
 8008182:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008184:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008186:	2b00      	cmp	r3, #0
 8008188:	d0f0      	beq.n	800816c <__gethex+0x320>
 800818a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800818e:	f104 0314 	add.w	r3, r4, #20
 8008192:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008196:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800819a:	f04f 0c00 	mov.w	ip, #0
 800819e:	4618      	mov	r0, r3
 80081a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80081a4:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 80081a8:	d01b      	beq.n	80081e2 <__gethex+0x396>
 80081aa:	3201      	adds	r2, #1
 80081ac:	6002      	str	r2, [r0, #0]
 80081ae:	2d02      	cmp	r5, #2
 80081b0:	f104 0314 	add.w	r3, r4, #20
 80081b4:	d13c      	bne.n	8008230 <__gethex+0x3e4>
 80081b6:	f8d8 2000 	ldr.w	r2, [r8]
 80081ba:	3a01      	subs	r2, #1
 80081bc:	42b2      	cmp	r2, r6
 80081be:	d109      	bne.n	80081d4 <__gethex+0x388>
 80081c0:	1171      	asrs	r1, r6, #5
 80081c2:	2201      	movs	r2, #1
 80081c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80081c8:	f006 061f 	and.w	r6, r6, #31
 80081cc:	fa02 f606 	lsl.w	r6, r2, r6
 80081d0:	421e      	tst	r6, r3
 80081d2:	d13a      	bne.n	800824a <__gethex+0x3fe>
 80081d4:	f045 0520 	orr.w	r5, r5, #32
 80081d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081da:	601c      	str	r4, [r3, #0]
 80081dc:	9b02      	ldr	r3, [sp, #8]
 80081de:	601f      	str	r7, [r3, #0]
 80081e0:	e6b0      	b.n	8007f44 <__gethex+0xf8>
 80081e2:	4299      	cmp	r1, r3
 80081e4:	f843 cc04 	str.w	ip, [r3, #-4]
 80081e8:	d8d9      	bhi.n	800819e <__gethex+0x352>
 80081ea:	68a3      	ldr	r3, [r4, #8]
 80081ec:	459b      	cmp	fp, r3
 80081ee:	db17      	blt.n	8008220 <__gethex+0x3d4>
 80081f0:	6861      	ldr	r1, [r4, #4]
 80081f2:	9801      	ldr	r0, [sp, #4]
 80081f4:	3101      	adds	r1, #1
 80081f6:	f000 f90d 	bl	8008414 <_Balloc>
 80081fa:	4681      	mov	r9, r0
 80081fc:	b918      	cbnz	r0, 8008206 <__gethex+0x3ba>
 80081fe:	4b1a      	ldr	r3, [pc, #104]	@ (8008268 <__gethex+0x41c>)
 8008200:	4602      	mov	r2, r0
 8008202:	2184      	movs	r1, #132	@ 0x84
 8008204:	e6c5      	b.n	8007f92 <__gethex+0x146>
 8008206:	6922      	ldr	r2, [r4, #16]
 8008208:	3202      	adds	r2, #2
 800820a:	f104 010c 	add.w	r1, r4, #12
 800820e:	0092      	lsls	r2, r2, #2
 8008210:	300c      	adds	r0, #12
 8008212:	f7fd fe8e 	bl	8005f32 <memcpy>
 8008216:	4621      	mov	r1, r4
 8008218:	9801      	ldr	r0, [sp, #4]
 800821a:	f000 f93b 	bl	8008494 <_Bfree>
 800821e:	464c      	mov	r4, r9
 8008220:	6923      	ldr	r3, [r4, #16]
 8008222:	1c5a      	adds	r2, r3, #1
 8008224:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008228:	6122      	str	r2, [r4, #16]
 800822a:	2201      	movs	r2, #1
 800822c:	615a      	str	r2, [r3, #20]
 800822e:	e7be      	b.n	80081ae <__gethex+0x362>
 8008230:	6922      	ldr	r2, [r4, #16]
 8008232:	455a      	cmp	r2, fp
 8008234:	dd0b      	ble.n	800824e <__gethex+0x402>
 8008236:	2101      	movs	r1, #1
 8008238:	4620      	mov	r0, r4
 800823a:	f7ff fda0 	bl	8007d7e <rshift>
 800823e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008242:	3701      	adds	r7, #1
 8008244:	42bb      	cmp	r3, r7
 8008246:	f6ff aee0 	blt.w	800800a <__gethex+0x1be>
 800824a:	2501      	movs	r5, #1
 800824c:	e7c2      	b.n	80081d4 <__gethex+0x388>
 800824e:	f016 061f 	ands.w	r6, r6, #31
 8008252:	d0fa      	beq.n	800824a <__gethex+0x3fe>
 8008254:	4453      	add	r3, sl
 8008256:	f1c6 0620 	rsb	r6, r6, #32
 800825a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800825e:	f000 f9cb 	bl	80085f8 <__hi0bits>
 8008262:	42b0      	cmp	r0, r6
 8008264:	dbe7      	blt.n	8008236 <__gethex+0x3ea>
 8008266:	e7f0      	b.n	800824a <__gethex+0x3fe>
 8008268:	080095be 	.word	0x080095be

0800826c <L_shift>:
 800826c:	f1c2 0208 	rsb	r2, r2, #8
 8008270:	0092      	lsls	r2, r2, #2
 8008272:	b570      	push	{r4, r5, r6, lr}
 8008274:	f1c2 0620 	rsb	r6, r2, #32
 8008278:	6843      	ldr	r3, [r0, #4]
 800827a:	6804      	ldr	r4, [r0, #0]
 800827c:	fa03 f506 	lsl.w	r5, r3, r6
 8008280:	432c      	orrs	r4, r5
 8008282:	40d3      	lsrs	r3, r2
 8008284:	6004      	str	r4, [r0, #0]
 8008286:	f840 3f04 	str.w	r3, [r0, #4]!
 800828a:	4288      	cmp	r0, r1
 800828c:	d3f4      	bcc.n	8008278 <L_shift+0xc>
 800828e:	bd70      	pop	{r4, r5, r6, pc}

08008290 <__match>:
 8008290:	b530      	push	{r4, r5, lr}
 8008292:	6803      	ldr	r3, [r0, #0]
 8008294:	3301      	adds	r3, #1
 8008296:	f811 4b01 	ldrb.w	r4, [r1], #1
 800829a:	b914      	cbnz	r4, 80082a2 <__match+0x12>
 800829c:	6003      	str	r3, [r0, #0]
 800829e:	2001      	movs	r0, #1
 80082a0:	bd30      	pop	{r4, r5, pc}
 80082a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80082aa:	2d19      	cmp	r5, #25
 80082ac:	bf98      	it	ls
 80082ae:	3220      	addls	r2, #32
 80082b0:	42a2      	cmp	r2, r4
 80082b2:	d0f0      	beq.n	8008296 <__match+0x6>
 80082b4:	2000      	movs	r0, #0
 80082b6:	e7f3      	b.n	80082a0 <__match+0x10>

080082b8 <__hexnan>:
 80082b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082bc:	680b      	ldr	r3, [r1, #0]
 80082be:	6801      	ldr	r1, [r0, #0]
 80082c0:	115e      	asrs	r6, r3, #5
 80082c2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80082c6:	f013 031f 	ands.w	r3, r3, #31
 80082ca:	b087      	sub	sp, #28
 80082cc:	bf18      	it	ne
 80082ce:	3604      	addne	r6, #4
 80082d0:	2500      	movs	r5, #0
 80082d2:	1f37      	subs	r7, r6, #4
 80082d4:	4682      	mov	sl, r0
 80082d6:	4690      	mov	r8, r2
 80082d8:	9301      	str	r3, [sp, #4]
 80082da:	f846 5c04 	str.w	r5, [r6, #-4]
 80082de:	46b9      	mov	r9, r7
 80082e0:	463c      	mov	r4, r7
 80082e2:	9502      	str	r5, [sp, #8]
 80082e4:	46ab      	mov	fp, r5
 80082e6:	784a      	ldrb	r2, [r1, #1]
 80082e8:	1c4b      	adds	r3, r1, #1
 80082ea:	9303      	str	r3, [sp, #12]
 80082ec:	b342      	cbz	r2, 8008340 <__hexnan+0x88>
 80082ee:	4610      	mov	r0, r2
 80082f0:	9105      	str	r1, [sp, #20]
 80082f2:	9204      	str	r2, [sp, #16]
 80082f4:	f7ff fd95 	bl	8007e22 <__hexdig_fun>
 80082f8:	2800      	cmp	r0, #0
 80082fa:	d151      	bne.n	80083a0 <__hexnan+0xe8>
 80082fc:	9a04      	ldr	r2, [sp, #16]
 80082fe:	9905      	ldr	r1, [sp, #20]
 8008300:	2a20      	cmp	r2, #32
 8008302:	d818      	bhi.n	8008336 <__hexnan+0x7e>
 8008304:	9b02      	ldr	r3, [sp, #8]
 8008306:	459b      	cmp	fp, r3
 8008308:	dd13      	ble.n	8008332 <__hexnan+0x7a>
 800830a:	454c      	cmp	r4, r9
 800830c:	d206      	bcs.n	800831c <__hexnan+0x64>
 800830e:	2d07      	cmp	r5, #7
 8008310:	dc04      	bgt.n	800831c <__hexnan+0x64>
 8008312:	462a      	mov	r2, r5
 8008314:	4649      	mov	r1, r9
 8008316:	4620      	mov	r0, r4
 8008318:	f7ff ffa8 	bl	800826c <L_shift>
 800831c:	4544      	cmp	r4, r8
 800831e:	d952      	bls.n	80083c6 <__hexnan+0x10e>
 8008320:	2300      	movs	r3, #0
 8008322:	f1a4 0904 	sub.w	r9, r4, #4
 8008326:	f844 3c04 	str.w	r3, [r4, #-4]
 800832a:	f8cd b008 	str.w	fp, [sp, #8]
 800832e:	464c      	mov	r4, r9
 8008330:	461d      	mov	r5, r3
 8008332:	9903      	ldr	r1, [sp, #12]
 8008334:	e7d7      	b.n	80082e6 <__hexnan+0x2e>
 8008336:	2a29      	cmp	r2, #41	@ 0x29
 8008338:	d157      	bne.n	80083ea <__hexnan+0x132>
 800833a:	3102      	adds	r1, #2
 800833c:	f8ca 1000 	str.w	r1, [sl]
 8008340:	f1bb 0f00 	cmp.w	fp, #0
 8008344:	d051      	beq.n	80083ea <__hexnan+0x132>
 8008346:	454c      	cmp	r4, r9
 8008348:	d206      	bcs.n	8008358 <__hexnan+0xa0>
 800834a:	2d07      	cmp	r5, #7
 800834c:	dc04      	bgt.n	8008358 <__hexnan+0xa0>
 800834e:	462a      	mov	r2, r5
 8008350:	4649      	mov	r1, r9
 8008352:	4620      	mov	r0, r4
 8008354:	f7ff ff8a 	bl	800826c <L_shift>
 8008358:	4544      	cmp	r4, r8
 800835a:	d936      	bls.n	80083ca <__hexnan+0x112>
 800835c:	f1a8 0204 	sub.w	r2, r8, #4
 8008360:	4623      	mov	r3, r4
 8008362:	f853 1b04 	ldr.w	r1, [r3], #4
 8008366:	f842 1f04 	str.w	r1, [r2, #4]!
 800836a:	429f      	cmp	r7, r3
 800836c:	d2f9      	bcs.n	8008362 <__hexnan+0xaa>
 800836e:	1b3b      	subs	r3, r7, r4
 8008370:	f023 0303 	bic.w	r3, r3, #3
 8008374:	3304      	adds	r3, #4
 8008376:	3401      	adds	r4, #1
 8008378:	3e03      	subs	r6, #3
 800837a:	42b4      	cmp	r4, r6
 800837c:	bf88      	it	hi
 800837e:	2304      	movhi	r3, #4
 8008380:	4443      	add	r3, r8
 8008382:	2200      	movs	r2, #0
 8008384:	f843 2b04 	str.w	r2, [r3], #4
 8008388:	429f      	cmp	r7, r3
 800838a:	d2fb      	bcs.n	8008384 <__hexnan+0xcc>
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	b91b      	cbnz	r3, 8008398 <__hexnan+0xe0>
 8008390:	4547      	cmp	r7, r8
 8008392:	d128      	bne.n	80083e6 <__hexnan+0x12e>
 8008394:	2301      	movs	r3, #1
 8008396:	603b      	str	r3, [r7, #0]
 8008398:	2005      	movs	r0, #5
 800839a:	b007      	add	sp, #28
 800839c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083a0:	3501      	adds	r5, #1
 80083a2:	2d08      	cmp	r5, #8
 80083a4:	f10b 0b01 	add.w	fp, fp, #1
 80083a8:	dd06      	ble.n	80083b8 <__hexnan+0x100>
 80083aa:	4544      	cmp	r4, r8
 80083ac:	d9c1      	bls.n	8008332 <__hexnan+0x7a>
 80083ae:	2300      	movs	r3, #0
 80083b0:	f844 3c04 	str.w	r3, [r4, #-4]
 80083b4:	2501      	movs	r5, #1
 80083b6:	3c04      	subs	r4, #4
 80083b8:	6822      	ldr	r2, [r4, #0]
 80083ba:	f000 000f 	and.w	r0, r0, #15
 80083be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80083c2:	6020      	str	r0, [r4, #0]
 80083c4:	e7b5      	b.n	8008332 <__hexnan+0x7a>
 80083c6:	2508      	movs	r5, #8
 80083c8:	e7b3      	b.n	8008332 <__hexnan+0x7a>
 80083ca:	9b01      	ldr	r3, [sp, #4]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d0dd      	beq.n	800838c <__hexnan+0xd4>
 80083d0:	f1c3 0320 	rsb	r3, r3, #32
 80083d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80083d8:	40da      	lsrs	r2, r3
 80083da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80083de:	4013      	ands	r3, r2
 80083e0:	f846 3c04 	str.w	r3, [r6, #-4]
 80083e4:	e7d2      	b.n	800838c <__hexnan+0xd4>
 80083e6:	3f04      	subs	r7, #4
 80083e8:	e7d0      	b.n	800838c <__hexnan+0xd4>
 80083ea:	2004      	movs	r0, #4
 80083ec:	e7d5      	b.n	800839a <__hexnan+0xe2>

080083ee <__ascii_mbtowc>:
 80083ee:	b082      	sub	sp, #8
 80083f0:	b901      	cbnz	r1, 80083f4 <__ascii_mbtowc+0x6>
 80083f2:	a901      	add	r1, sp, #4
 80083f4:	b142      	cbz	r2, 8008408 <__ascii_mbtowc+0x1a>
 80083f6:	b14b      	cbz	r3, 800840c <__ascii_mbtowc+0x1e>
 80083f8:	7813      	ldrb	r3, [r2, #0]
 80083fa:	600b      	str	r3, [r1, #0]
 80083fc:	7812      	ldrb	r2, [r2, #0]
 80083fe:	1e10      	subs	r0, r2, #0
 8008400:	bf18      	it	ne
 8008402:	2001      	movne	r0, #1
 8008404:	b002      	add	sp, #8
 8008406:	4770      	bx	lr
 8008408:	4610      	mov	r0, r2
 800840a:	e7fb      	b.n	8008404 <__ascii_mbtowc+0x16>
 800840c:	f06f 0001 	mvn.w	r0, #1
 8008410:	e7f8      	b.n	8008404 <__ascii_mbtowc+0x16>
	...

08008414 <_Balloc>:
 8008414:	b570      	push	{r4, r5, r6, lr}
 8008416:	69c6      	ldr	r6, [r0, #28]
 8008418:	4604      	mov	r4, r0
 800841a:	460d      	mov	r5, r1
 800841c:	b976      	cbnz	r6, 800843c <_Balloc+0x28>
 800841e:	2010      	movs	r0, #16
 8008420:	f7fd fe04 	bl	800602c <malloc>
 8008424:	4602      	mov	r2, r0
 8008426:	61e0      	str	r0, [r4, #28]
 8008428:	b920      	cbnz	r0, 8008434 <_Balloc+0x20>
 800842a:	4b18      	ldr	r3, [pc, #96]	@ (800848c <_Balloc+0x78>)
 800842c:	4818      	ldr	r0, [pc, #96]	@ (8008490 <_Balloc+0x7c>)
 800842e:	216b      	movs	r1, #107	@ 0x6b
 8008430:	f7fd fd94 	bl	8005f5c <__assert_func>
 8008434:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008438:	6006      	str	r6, [r0, #0]
 800843a:	60c6      	str	r6, [r0, #12]
 800843c:	69e6      	ldr	r6, [r4, #28]
 800843e:	68f3      	ldr	r3, [r6, #12]
 8008440:	b183      	cbz	r3, 8008464 <_Balloc+0x50>
 8008442:	69e3      	ldr	r3, [r4, #28]
 8008444:	68db      	ldr	r3, [r3, #12]
 8008446:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800844a:	b9b8      	cbnz	r0, 800847c <_Balloc+0x68>
 800844c:	2101      	movs	r1, #1
 800844e:	fa01 f605 	lsl.w	r6, r1, r5
 8008452:	1d72      	adds	r2, r6, #5
 8008454:	0092      	lsls	r2, r2, #2
 8008456:	4620      	mov	r0, r4
 8008458:	f000 ff4a 	bl	80092f0 <_calloc_r>
 800845c:	b160      	cbz	r0, 8008478 <_Balloc+0x64>
 800845e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008462:	e00e      	b.n	8008482 <_Balloc+0x6e>
 8008464:	2221      	movs	r2, #33	@ 0x21
 8008466:	2104      	movs	r1, #4
 8008468:	4620      	mov	r0, r4
 800846a:	f000 ff41 	bl	80092f0 <_calloc_r>
 800846e:	69e3      	ldr	r3, [r4, #28]
 8008470:	60f0      	str	r0, [r6, #12]
 8008472:	68db      	ldr	r3, [r3, #12]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d1e4      	bne.n	8008442 <_Balloc+0x2e>
 8008478:	2000      	movs	r0, #0
 800847a:	bd70      	pop	{r4, r5, r6, pc}
 800847c:	6802      	ldr	r2, [r0, #0]
 800847e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008482:	2300      	movs	r3, #0
 8008484:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008488:	e7f7      	b.n	800847a <_Balloc+0x66>
 800848a:	bf00      	nop
 800848c:	080094ad 	.word	0x080094ad
 8008490:	0800962f 	.word	0x0800962f

08008494 <_Bfree>:
 8008494:	b570      	push	{r4, r5, r6, lr}
 8008496:	69c6      	ldr	r6, [r0, #28]
 8008498:	4605      	mov	r5, r0
 800849a:	460c      	mov	r4, r1
 800849c:	b976      	cbnz	r6, 80084bc <_Bfree+0x28>
 800849e:	2010      	movs	r0, #16
 80084a0:	f7fd fdc4 	bl	800602c <malloc>
 80084a4:	4602      	mov	r2, r0
 80084a6:	61e8      	str	r0, [r5, #28]
 80084a8:	b920      	cbnz	r0, 80084b4 <_Bfree+0x20>
 80084aa:	4b09      	ldr	r3, [pc, #36]	@ (80084d0 <_Bfree+0x3c>)
 80084ac:	4809      	ldr	r0, [pc, #36]	@ (80084d4 <_Bfree+0x40>)
 80084ae:	218f      	movs	r1, #143	@ 0x8f
 80084b0:	f7fd fd54 	bl	8005f5c <__assert_func>
 80084b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80084b8:	6006      	str	r6, [r0, #0]
 80084ba:	60c6      	str	r6, [r0, #12]
 80084bc:	b13c      	cbz	r4, 80084ce <_Bfree+0x3a>
 80084be:	69eb      	ldr	r3, [r5, #28]
 80084c0:	6862      	ldr	r2, [r4, #4]
 80084c2:	68db      	ldr	r3, [r3, #12]
 80084c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80084c8:	6021      	str	r1, [r4, #0]
 80084ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80084ce:	bd70      	pop	{r4, r5, r6, pc}
 80084d0:	080094ad 	.word	0x080094ad
 80084d4:	0800962f 	.word	0x0800962f

080084d8 <__multadd>:
 80084d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084dc:	690d      	ldr	r5, [r1, #16]
 80084de:	4607      	mov	r7, r0
 80084e0:	460c      	mov	r4, r1
 80084e2:	461e      	mov	r6, r3
 80084e4:	f101 0c14 	add.w	ip, r1, #20
 80084e8:	2000      	movs	r0, #0
 80084ea:	f8dc 3000 	ldr.w	r3, [ip]
 80084ee:	b299      	uxth	r1, r3
 80084f0:	fb02 6101 	mla	r1, r2, r1, r6
 80084f4:	0c1e      	lsrs	r6, r3, #16
 80084f6:	0c0b      	lsrs	r3, r1, #16
 80084f8:	fb02 3306 	mla	r3, r2, r6, r3
 80084fc:	b289      	uxth	r1, r1
 80084fe:	3001      	adds	r0, #1
 8008500:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008504:	4285      	cmp	r5, r0
 8008506:	f84c 1b04 	str.w	r1, [ip], #4
 800850a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800850e:	dcec      	bgt.n	80084ea <__multadd+0x12>
 8008510:	b30e      	cbz	r6, 8008556 <__multadd+0x7e>
 8008512:	68a3      	ldr	r3, [r4, #8]
 8008514:	42ab      	cmp	r3, r5
 8008516:	dc19      	bgt.n	800854c <__multadd+0x74>
 8008518:	6861      	ldr	r1, [r4, #4]
 800851a:	4638      	mov	r0, r7
 800851c:	3101      	adds	r1, #1
 800851e:	f7ff ff79 	bl	8008414 <_Balloc>
 8008522:	4680      	mov	r8, r0
 8008524:	b928      	cbnz	r0, 8008532 <__multadd+0x5a>
 8008526:	4602      	mov	r2, r0
 8008528:	4b0c      	ldr	r3, [pc, #48]	@ (800855c <__multadd+0x84>)
 800852a:	480d      	ldr	r0, [pc, #52]	@ (8008560 <__multadd+0x88>)
 800852c:	21ba      	movs	r1, #186	@ 0xba
 800852e:	f7fd fd15 	bl	8005f5c <__assert_func>
 8008532:	6922      	ldr	r2, [r4, #16]
 8008534:	3202      	adds	r2, #2
 8008536:	f104 010c 	add.w	r1, r4, #12
 800853a:	0092      	lsls	r2, r2, #2
 800853c:	300c      	adds	r0, #12
 800853e:	f7fd fcf8 	bl	8005f32 <memcpy>
 8008542:	4621      	mov	r1, r4
 8008544:	4638      	mov	r0, r7
 8008546:	f7ff ffa5 	bl	8008494 <_Bfree>
 800854a:	4644      	mov	r4, r8
 800854c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008550:	3501      	adds	r5, #1
 8008552:	615e      	str	r6, [r3, #20]
 8008554:	6125      	str	r5, [r4, #16]
 8008556:	4620      	mov	r0, r4
 8008558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800855c:	080095be 	.word	0x080095be
 8008560:	0800962f 	.word	0x0800962f

08008564 <__s2b>:
 8008564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008568:	460c      	mov	r4, r1
 800856a:	4615      	mov	r5, r2
 800856c:	461f      	mov	r7, r3
 800856e:	2209      	movs	r2, #9
 8008570:	3308      	adds	r3, #8
 8008572:	4606      	mov	r6, r0
 8008574:	fb93 f3f2 	sdiv	r3, r3, r2
 8008578:	2100      	movs	r1, #0
 800857a:	2201      	movs	r2, #1
 800857c:	429a      	cmp	r2, r3
 800857e:	db09      	blt.n	8008594 <__s2b+0x30>
 8008580:	4630      	mov	r0, r6
 8008582:	f7ff ff47 	bl	8008414 <_Balloc>
 8008586:	b940      	cbnz	r0, 800859a <__s2b+0x36>
 8008588:	4602      	mov	r2, r0
 800858a:	4b19      	ldr	r3, [pc, #100]	@ (80085f0 <__s2b+0x8c>)
 800858c:	4819      	ldr	r0, [pc, #100]	@ (80085f4 <__s2b+0x90>)
 800858e:	21d3      	movs	r1, #211	@ 0xd3
 8008590:	f7fd fce4 	bl	8005f5c <__assert_func>
 8008594:	0052      	lsls	r2, r2, #1
 8008596:	3101      	adds	r1, #1
 8008598:	e7f0      	b.n	800857c <__s2b+0x18>
 800859a:	9b08      	ldr	r3, [sp, #32]
 800859c:	6143      	str	r3, [r0, #20]
 800859e:	2d09      	cmp	r5, #9
 80085a0:	f04f 0301 	mov.w	r3, #1
 80085a4:	6103      	str	r3, [r0, #16]
 80085a6:	dd16      	ble.n	80085d6 <__s2b+0x72>
 80085a8:	f104 0909 	add.w	r9, r4, #9
 80085ac:	46c8      	mov	r8, r9
 80085ae:	442c      	add	r4, r5
 80085b0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80085b4:	4601      	mov	r1, r0
 80085b6:	3b30      	subs	r3, #48	@ 0x30
 80085b8:	220a      	movs	r2, #10
 80085ba:	4630      	mov	r0, r6
 80085bc:	f7ff ff8c 	bl	80084d8 <__multadd>
 80085c0:	45a0      	cmp	r8, r4
 80085c2:	d1f5      	bne.n	80085b0 <__s2b+0x4c>
 80085c4:	f1a5 0408 	sub.w	r4, r5, #8
 80085c8:	444c      	add	r4, r9
 80085ca:	1b2d      	subs	r5, r5, r4
 80085cc:	1963      	adds	r3, r4, r5
 80085ce:	42bb      	cmp	r3, r7
 80085d0:	db04      	blt.n	80085dc <__s2b+0x78>
 80085d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085d6:	340a      	adds	r4, #10
 80085d8:	2509      	movs	r5, #9
 80085da:	e7f6      	b.n	80085ca <__s2b+0x66>
 80085dc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80085e0:	4601      	mov	r1, r0
 80085e2:	3b30      	subs	r3, #48	@ 0x30
 80085e4:	220a      	movs	r2, #10
 80085e6:	4630      	mov	r0, r6
 80085e8:	f7ff ff76 	bl	80084d8 <__multadd>
 80085ec:	e7ee      	b.n	80085cc <__s2b+0x68>
 80085ee:	bf00      	nop
 80085f0:	080095be 	.word	0x080095be
 80085f4:	0800962f 	.word	0x0800962f

080085f8 <__hi0bits>:
 80085f8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80085fc:	4603      	mov	r3, r0
 80085fe:	bf36      	itet	cc
 8008600:	0403      	lslcc	r3, r0, #16
 8008602:	2000      	movcs	r0, #0
 8008604:	2010      	movcc	r0, #16
 8008606:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800860a:	bf3c      	itt	cc
 800860c:	021b      	lslcc	r3, r3, #8
 800860e:	3008      	addcc	r0, #8
 8008610:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008614:	bf3c      	itt	cc
 8008616:	011b      	lslcc	r3, r3, #4
 8008618:	3004      	addcc	r0, #4
 800861a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800861e:	bf3c      	itt	cc
 8008620:	009b      	lslcc	r3, r3, #2
 8008622:	3002      	addcc	r0, #2
 8008624:	2b00      	cmp	r3, #0
 8008626:	db05      	blt.n	8008634 <__hi0bits+0x3c>
 8008628:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800862c:	f100 0001 	add.w	r0, r0, #1
 8008630:	bf08      	it	eq
 8008632:	2020      	moveq	r0, #32
 8008634:	4770      	bx	lr

08008636 <__lo0bits>:
 8008636:	6803      	ldr	r3, [r0, #0]
 8008638:	4602      	mov	r2, r0
 800863a:	f013 0007 	ands.w	r0, r3, #7
 800863e:	d00b      	beq.n	8008658 <__lo0bits+0x22>
 8008640:	07d9      	lsls	r1, r3, #31
 8008642:	d421      	bmi.n	8008688 <__lo0bits+0x52>
 8008644:	0798      	lsls	r0, r3, #30
 8008646:	bf49      	itett	mi
 8008648:	085b      	lsrmi	r3, r3, #1
 800864a:	089b      	lsrpl	r3, r3, #2
 800864c:	2001      	movmi	r0, #1
 800864e:	6013      	strmi	r3, [r2, #0]
 8008650:	bf5c      	itt	pl
 8008652:	6013      	strpl	r3, [r2, #0]
 8008654:	2002      	movpl	r0, #2
 8008656:	4770      	bx	lr
 8008658:	b299      	uxth	r1, r3
 800865a:	b909      	cbnz	r1, 8008660 <__lo0bits+0x2a>
 800865c:	0c1b      	lsrs	r3, r3, #16
 800865e:	2010      	movs	r0, #16
 8008660:	b2d9      	uxtb	r1, r3
 8008662:	b909      	cbnz	r1, 8008668 <__lo0bits+0x32>
 8008664:	3008      	adds	r0, #8
 8008666:	0a1b      	lsrs	r3, r3, #8
 8008668:	0719      	lsls	r1, r3, #28
 800866a:	bf04      	itt	eq
 800866c:	091b      	lsreq	r3, r3, #4
 800866e:	3004      	addeq	r0, #4
 8008670:	0799      	lsls	r1, r3, #30
 8008672:	bf04      	itt	eq
 8008674:	089b      	lsreq	r3, r3, #2
 8008676:	3002      	addeq	r0, #2
 8008678:	07d9      	lsls	r1, r3, #31
 800867a:	d403      	bmi.n	8008684 <__lo0bits+0x4e>
 800867c:	085b      	lsrs	r3, r3, #1
 800867e:	f100 0001 	add.w	r0, r0, #1
 8008682:	d003      	beq.n	800868c <__lo0bits+0x56>
 8008684:	6013      	str	r3, [r2, #0]
 8008686:	4770      	bx	lr
 8008688:	2000      	movs	r0, #0
 800868a:	4770      	bx	lr
 800868c:	2020      	movs	r0, #32
 800868e:	4770      	bx	lr

08008690 <__i2b>:
 8008690:	b510      	push	{r4, lr}
 8008692:	460c      	mov	r4, r1
 8008694:	2101      	movs	r1, #1
 8008696:	f7ff febd 	bl	8008414 <_Balloc>
 800869a:	4602      	mov	r2, r0
 800869c:	b928      	cbnz	r0, 80086aa <__i2b+0x1a>
 800869e:	4b05      	ldr	r3, [pc, #20]	@ (80086b4 <__i2b+0x24>)
 80086a0:	4805      	ldr	r0, [pc, #20]	@ (80086b8 <__i2b+0x28>)
 80086a2:	f240 1145 	movw	r1, #325	@ 0x145
 80086a6:	f7fd fc59 	bl	8005f5c <__assert_func>
 80086aa:	2301      	movs	r3, #1
 80086ac:	6144      	str	r4, [r0, #20]
 80086ae:	6103      	str	r3, [r0, #16]
 80086b0:	bd10      	pop	{r4, pc}
 80086b2:	bf00      	nop
 80086b4:	080095be 	.word	0x080095be
 80086b8:	0800962f 	.word	0x0800962f

080086bc <__multiply>:
 80086bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086c0:	4617      	mov	r7, r2
 80086c2:	690a      	ldr	r2, [r1, #16]
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	429a      	cmp	r2, r3
 80086c8:	bfa8      	it	ge
 80086ca:	463b      	movge	r3, r7
 80086cc:	4689      	mov	r9, r1
 80086ce:	bfa4      	itt	ge
 80086d0:	460f      	movge	r7, r1
 80086d2:	4699      	movge	r9, r3
 80086d4:	693d      	ldr	r5, [r7, #16]
 80086d6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	6879      	ldr	r1, [r7, #4]
 80086de:	eb05 060a 	add.w	r6, r5, sl
 80086e2:	42b3      	cmp	r3, r6
 80086e4:	b085      	sub	sp, #20
 80086e6:	bfb8      	it	lt
 80086e8:	3101      	addlt	r1, #1
 80086ea:	f7ff fe93 	bl	8008414 <_Balloc>
 80086ee:	b930      	cbnz	r0, 80086fe <__multiply+0x42>
 80086f0:	4602      	mov	r2, r0
 80086f2:	4b41      	ldr	r3, [pc, #260]	@ (80087f8 <__multiply+0x13c>)
 80086f4:	4841      	ldr	r0, [pc, #260]	@ (80087fc <__multiply+0x140>)
 80086f6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80086fa:	f7fd fc2f 	bl	8005f5c <__assert_func>
 80086fe:	f100 0414 	add.w	r4, r0, #20
 8008702:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008706:	4623      	mov	r3, r4
 8008708:	2200      	movs	r2, #0
 800870a:	4573      	cmp	r3, lr
 800870c:	d320      	bcc.n	8008750 <__multiply+0x94>
 800870e:	f107 0814 	add.w	r8, r7, #20
 8008712:	f109 0114 	add.w	r1, r9, #20
 8008716:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800871a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800871e:	9302      	str	r3, [sp, #8]
 8008720:	1beb      	subs	r3, r5, r7
 8008722:	3b15      	subs	r3, #21
 8008724:	f023 0303 	bic.w	r3, r3, #3
 8008728:	3304      	adds	r3, #4
 800872a:	3715      	adds	r7, #21
 800872c:	42bd      	cmp	r5, r7
 800872e:	bf38      	it	cc
 8008730:	2304      	movcc	r3, #4
 8008732:	9301      	str	r3, [sp, #4]
 8008734:	9b02      	ldr	r3, [sp, #8]
 8008736:	9103      	str	r1, [sp, #12]
 8008738:	428b      	cmp	r3, r1
 800873a:	d80c      	bhi.n	8008756 <__multiply+0x9a>
 800873c:	2e00      	cmp	r6, #0
 800873e:	dd03      	ble.n	8008748 <__multiply+0x8c>
 8008740:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008744:	2b00      	cmp	r3, #0
 8008746:	d055      	beq.n	80087f4 <__multiply+0x138>
 8008748:	6106      	str	r6, [r0, #16]
 800874a:	b005      	add	sp, #20
 800874c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008750:	f843 2b04 	str.w	r2, [r3], #4
 8008754:	e7d9      	b.n	800870a <__multiply+0x4e>
 8008756:	f8b1 a000 	ldrh.w	sl, [r1]
 800875a:	f1ba 0f00 	cmp.w	sl, #0
 800875e:	d01f      	beq.n	80087a0 <__multiply+0xe4>
 8008760:	46c4      	mov	ip, r8
 8008762:	46a1      	mov	r9, r4
 8008764:	2700      	movs	r7, #0
 8008766:	f85c 2b04 	ldr.w	r2, [ip], #4
 800876a:	f8d9 3000 	ldr.w	r3, [r9]
 800876e:	fa1f fb82 	uxth.w	fp, r2
 8008772:	b29b      	uxth	r3, r3
 8008774:	fb0a 330b 	mla	r3, sl, fp, r3
 8008778:	443b      	add	r3, r7
 800877a:	f8d9 7000 	ldr.w	r7, [r9]
 800877e:	0c12      	lsrs	r2, r2, #16
 8008780:	0c3f      	lsrs	r7, r7, #16
 8008782:	fb0a 7202 	mla	r2, sl, r2, r7
 8008786:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800878a:	b29b      	uxth	r3, r3
 800878c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008790:	4565      	cmp	r5, ip
 8008792:	f849 3b04 	str.w	r3, [r9], #4
 8008796:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800879a:	d8e4      	bhi.n	8008766 <__multiply+0xaa>
 800879c:	9b01      	ldr	r3, [sp, #4]
 800879e:	50e7      	str	r7, [r4, r3]
 80087a0:	9b03      	ldr	r3, [sp, #12]
 80087a2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80087a6:	3104      	adds	r1, #4
 80087a8:	f1b9 0f00 	cmp.w	r9, #0
 80087ac:	d020      	beq.n	80087f0 <__multiply+0x134>
 80087ae:	6823      	ldr	r3, [r4, #0]
 80087b0:	4647      	mov	r7, r8
 80087b2:	46a4      	mov	ip, r4
 80087b4:	f04f 0a00 	mov.w	sl, #0
 80087b8:	f8b7 b000 	ldrh.w	fp, [r7]
 80087bc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80087c0:	fb09 220b 	mla	r2, r9, fp, r2
 80087c4:	4452      	add	r2, sl
 80087c6:	b29b      	uxth	r3, r3
 80087c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80087cc:	f84c 3b04 	str.w	r3, [ip], #4
 80087d0:	f857 3b04 	ldr.w	r3, [r7], #4
 80087d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80087d8:	f8bc 3000 	ldrh.w	r3, [ip]
 80087dc:	fb09 330a 	mla	r3, r9, sl, r3
 80087e0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80087e4:	42bd      	cmp	r5, r7
 80087e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80087ea:	d8e5      	bhi.n	80087b8 <__multiply+0xfc>
 80087ec:	9a01      	ldr	r2, [sp, #4]
 80087ee:	50a3      	str	r3, [r4, r2]
 80087f0:	3404      	adds	r4, #4
 80087f2:	e79f      	b.n	8008734 <__multiply+0x78>
 80087f4:	3e01      	subs	r6, #1
 80087f6:	e7a1      	b.n	800873c <__multiply+0x80>
 80087f8:	080095be 	.word	0x080095be
 80087fc:	0800962f 	.word	0x0800962f

08008800 <__pow5mult>:
 8008800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008804:	4615      	mov	r5, r2
 8008806:	f012 0203 	ands.w	r2, r2, #3
 800880a:	4607      	mov	r7, r0
 800880c:	460e      	mov	r6, r1
 800880e:	d007      	beq.n	8008820 <__pow5mult+0x20>
 8008810:	4c25      	ldr	r4, [pc, #148]	@ (80088a8 <__pow5mult+0xa8>)
 8008812:	3a01      	subs	r2, #1
 8008814:	2300      	movs	r3, #0
 8008816:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800881a:	f7ff fe5d 	bl	80084d8 <__multadd>
 800881e:	4606      	mov	r6, r0
 8008820:	10ad      	asrs	r5, r5, #2
 8008822:	d03d      	beq.n	80088a0 <__pow5mult+0xa0>
 8008824:	69fc      	ldr	r4, [r7, #28]
 8008826:	b97c      	cbnz	r4, 8008848 <__pow5mult+0x48>
 8008828:	2010      	movs	r0, #16
 800882a:	f7fd fbff 	bl	800602c <malloc>
 800882e:	4602      	mov	r2, r0
 8008830:	61f8      	str	r0, [r7, #28]
 8008832:	b928      	cbnz	r0, 8008840 <__pow5mult+0x40>
 8008834:	4b1d      	ldr	r3, [pc, #116]	@ (80088ac <__pow5mult+0xac>)
 8008836:	481e      	ldr	r0, [pc, #120]	@ (80088b0 <__pow5mult+0xb0>)
 8008838:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800883c:	f7fd fb8e 	bl	8005f5c <__assert_func>
 8008840:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008844:	6004      	str	r4, [r0, #0]
 8008846:	60c4      	str	r4, [r0, #12]
 8008848:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800884c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008850:	b94c      	cbnz	r4, 8008866 <__pow5mult+0x66>
 8008852:	f240 2171 	movw	r1, #625	@ 0x271
 8008856:	4638      	mov	r0, r7
 8008858:	f7ff ff1a 	bl	8008690 <__i2b>
 800885c:	2300      	movs	r3, #0
 800885e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008862:	4604      	mov	r4, r0
 8008864:	6003      	str	r3, [r0, #0]
 8008866:	f04f 0900 	mov.w	r9, #0
 800886a:	07eb      	lsls	r3, r5, #31
 800886c:	d50a      	bpl.n	8008884 <__pow5mult+0x84>
 800886e:	4631      	mov	r1, r6
 8008870:	4622      	mov	r2, r4
 8008872:	4638      	mov	r0, r7
 8008874:	f7ff ff22 	bl	80086bc <__multiply>
 8008878:	4631      	mov	r1, r6
 800887a:	4680      	mov	r8, r0
 800887c:	4638      	mov	r0, r7
 800887e:	f7ff fe09 	bl	8008494 <_Bfree>
 8008882:	4646      	mov	r6, r8
 8008884:	106d      	asrs	r5, r5, #1
 8008886:	d00b      	beq.n	80088a0 <__pow5mult+0xa0>
 8008888:	6820      	ldr	r0, [r4, #0]
 800888a:	b938      	cbnz	r0, 800889c <__pow5mult+0x9c>
 800888c:	4622      	mov	r2, r4
 800888e:	4621      	mov	r1, r4
 8008890:	4638      	mov	r0, r7
 8008892:	f7ff ff13 	bl	80086bc <__multiply>
 8008896:	6020      	str	r0, [r4, #0]
 8008898:	f8c0 9000 	str.w	r9, [r0]
 800889c:	4604      	mov	r4, r0
 800889e:	e7e4      	b.n	800886a <__pow5mult+0x6a>
 80088a0:	4630      	mov	r0, r6
 80088a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088a6:	bf00      	nop
 80088a8:	080097dc 	.word	0x080097dc
 80088ac:	080094ad 	.word	0x080094ad
 80088b0:	0800962f 	.word	0x0800962f

080088b4 <__lshift>:
 80088b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088b8:	460c      	mov	r4, r1
 80088ba:	6849      	ldr	r1, [r1, #4]
 80088bc:	6923      	ldr	r3, [r4, #16]
 80088be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80088c2:	68a3      	ldr	r3, [r4, #8]
 80088c4:	4607      	mov	r7, r0
 80088c6:	4691      	mov	r9, r2
 80088c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80088cc:	f108 0601 	add.w	r6, r8, #1
 80088d0:	42b3      	cmp	r3, r6
 80088d2:	db0b      	blt.n	80088ec <__lshift+0x38>
 80088d4:	4638      	mov	r0, r7
 80088d6:	f7ff fd9d 	bl	8008414 <_Balloc>
 80088da:	4605      	mov	r5, r0
 80088dc:	b948      	cbnz	r0, 80088f2 <__lshift+0x3e>
 80088de:	4602      	mov	r2, r0
 80088e0:	4b28      	ldr	r3, [pc, #160]	@ (8008984 <__lshift+0xd0>)
 80088e2:	4829      	ldr	r0, [pc, #164]	@ (8008988 <__lshift+0xd4>)
 80088e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80088e8:	f7fd fb38 	bl	8005f5c <__assert_func>
 80088ec:	3101      	adds	r1, #1
 80088ee:	005b      	lsls	r3, r3, #1
 80088f0:	e7ee      	b.n	80088d0 <__lshift+0x1c>
 80088f2:	2300      	movs	r3, #0
 80088f4:	f100 0114 	add.w	r1, r0, #20
 80088f8:	f100 0210 	add.w	r2, r0, #16
 80088fc:	4618      	mov	r0, r3
 80088fe:	4553      	cmp	r3, sl
 8008900:	db33      	blt.n	800896a <__lshift+0xb6>
 8008902:	6920      	ldr	r0, [r4, #16]
 8008904:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008908:	f104 0314 	add.w	r3, r4, #20
 800890c:	f019 091f 	ands.w	r9, r9, #31
 8008910:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008914:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008918:	d02b      	beq.n	8008972 <__lshift+0xbe>
 800891a:	f1c9 0e20 	rsb	lr, r9, #32
 800891e:	468a      	mov	sl, r1
 8008920:	2200      	movs	r2, #0
 8008922:	6818      	ldr	r0, [r3, #0]
 8008924:	fa00 f009 	lsl.w	r0, r0, r9
 8008928:	4310      	orrs	r0, r2
 800892a:	f84a 0b04 	str.w	r0, [sl], #4
 800892e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008932:	459c      	cmp	ip, r3
 8008934:	fa22 f20e 	lsr.w	r2, r2, lr
 8008938:	d8f3      	bhi.n	8008922 <__lshift+0x6e>
 800893a:	ebac 0304 	sub.w	r3, ip, r4
 800893e:	3b15      	subs	r3, #21
 8008940:	f023 0303 	bic.w	r3, r3, #3
 8008944:	3304      	adds	r3, #4
 8008946:	f104 0015 	add.w	r0, r4, #21
 800894a:	4560      	cmp	r0, ip
 800894c:	bf88      	it	hi
 800894e:	2304      	movhi	r3, #4
 8008950:	50ca      	str	r2, [r1, r3]
 8008952:	b10a      	cbz	r2, 8008958 <__lshift+0xa4>
 8008954:	f108 0602 	add.w	r6, r8, #2
 8008958:	3e01      	subs	r6, #1
 800895a:	4638      	mov	r0, r7
 800895c:	612e      	str	r6, [r5, #16]
 800895e:	4621      	mov	r1, r4
 8008960:	f7ff fd98 	bl	8008494 <_Bfree>
 8008964:	4628      	mov	r0, r5
 8008966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800896a:	f842 0f04 	str.w	r0, [r2, #4]!
 800896e:	3301      	adds	r3, #1
 8008970:	e7c5      	b.n	80088fe <__lshift+0x4a>
 8008972:	3904      	subs	r1, #4
 8008974:	f853 2b04 	ldr.w	r2, [r3], #4
 8008978:	f841 2f04 	str.w	r2, [r1, #4]!
 800897c:	459c      	cmp	ip, r3
 800897e:	d8f9      	bhi.n	8008974 <__lshift+0xc0>
 8008980:	e7ea      	b.n	8008958 <__lshift+0xa4>
 8008982:	bf00      	nop
 8008984:	080095be 	.word	0x080095be
 8008988:	0800962f 	.word	0x0800962f

0800898c <__mcmp>:
 800898c:	690a      	ldr	r2, [r1, #16]
 800898e:	4603      	mov	r3, r0
 8008990:	6900      	ldr	r0, [r0, #16]
 8008992:	1a80      	subs	r0, r0, r2
 8008994:	b530      	push	{r4, r5, lr}
 8008996:	d10e      	bne.n	80089b6 <__mcmp+0x2a>
 8008998:	3314      	adds	r3, #20
 800899a:	3114      	adds	r1, #20
 800899c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80089a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80089a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80089a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80089ac:	4295      	cmp	r5, r2
 80089ae:	d003      	beq.n	80089b8 <__mcmp+0x2c>
 80089b0:	d205      	bcs.n	80089be <__mcmp+0x32>
 80089b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80089b6:	bd30      	pop	{r4, r5, pc}
 80089b8:	42a3      	cmp	r3, r4
 80089ba:	d3f3      	bcc.n	80089a4 <__mcmp+0x18>
 80089bc:	e7fb      	b.n	80089b6 <__mcmp+0x2a>
 80089be:	2001      	movs	r0, #1
 80089c0:	e7f9      	b.n	80089b6 <__mcmp+0x2a>
	...

080089c4 <__mdiff>:
 80089c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089c8:	4689      	mov	r9, r1
 80089ca:	4606      	mov	r6, r0
 80089cc:	4611      	mov	r1, r2
 80089ce:	4648      	mov	r0, r9
 80089d0:	4614      	mov	r4, r2
 80089d2:	f7ff ffdb 	bl	800898c <__mcmp>
 80089d6:	1e05      	subs	r5, r0, #0
 80089d8:	d112      	bne.n	8008a00 <__mdiff+0x3c>
 80089da:	4629      	mov	r1, r5
 80089dc:	4630      	mov	r0, r6
 80089de:	f7ff fd19 	bl	8008414 <_Balloc>
 80089e2:	4602      	mov	r2, r0
 80089e4:	b928      	cbnz	r0, 80089f2 <__mdiff+0x2e>
 80089e6:	4b3f      	ldr	r3, [pc, #252]	@ (8008ae4 <__mdiff+0x120>)
 80089e8:	f240 2137 	movw	r1, #567	@ 0x237
 80089ec:	483e      	ldr	r0, [pc, #248]	@ (8008ae8 <__mdiff+0x124>)
 80089ee:	f7fd fab5 	bl	8005f5c <__assert_func>
 80089f2:	2301      	movs	r3, #1
 80089f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80089f8:	4610      	mov	r0, r2
 80089fa:	b003      	add	sp, #12
 80089fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a00:	bfbc      	itt	lt
 8008a02:	464b      	movlt	r3, r9
 8008a04:	46a1      	movlt	r9, r4
 8008a06:	4630      	mov	r0, r6
 8008a08:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008a0c:	bfba      	itte	lt
 8008a0e:	461c      	movlt	r4, r3
 8008a10:	2501      	movlt	r5, #1
 8008a12:	2500      	movge	r5, #0
 8008a14:	f7ff fcfe 	bl	8008414 <_Balloc>
 8008a18:	4602      	mov	r2, r0
 8008a1a:	b918      	cbnz	r0, 8008a24 <__mdiff+0x60>
 8008a1c:	4b31      	ldr	r3, [pc, #196]	@ (8008ae4 <__mdiff+0x120>)
 8008a1e:	f240 2145 	movw	r1, #581	@ 0x245
 8008a22:	e7e3      	b.n	80089ec <__mdiff+0x28>
 8008a24:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008a28:	6926      	ldr	r6, [r4, #16]
 8008a2a:	60c5      	str	r5, [r0, #12]
 8008a2c:	f109 0310 	add.w	r3, r9, #16
 8008a30:	f109 0514 	add.w	r5, r9, #20
 8008a34:	f104 0e14 	add.w	lr, r4, #20
 8008a38:	f100 0b14 	add.w	fp, r0, #20
 8008a3c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008a40:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008a44:	9301      	str	r3, [sp, #4]
 8008a46:	46d9      	mov	r9, fp
 8008a48:	f04f 0c00 	mov.w	ip, #0
 8008a4c:	9b01      	ldr	r3, [sp, #4]
 8008a4e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008a52:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008a56:	9301      	str	r3, [sp, #4]
 8008a58:	fa1f f38a 	uxth.w	r3, sl
 8008a5c:	4619      	mov	r1, r3
 8008a5e:	b283      	uxth	r3, r0
 8008a60:	1acb      	subs	r3, r1, r3
 8008a62:	0c00      	lsrs	r0, r0, #16
 8008a64:	4463      	add	r3, ip
 8008a66:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008a6a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008a74:	4576      	cmp	r6, lr
 8008a76:	f849 3b04 	str.w	r3, [r9], #4
 8008a7a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008a7e:	d8e5      	bhi.n	8008a4c <__mdiff+0x88>
 8008a80:	1b33      	subs	r3, r6, r4
 8008a82:	3b15      	subs	r3, #21
 8008a84:	f023 0303 	bic.w	r3, r3, #3
 8008a88:	3415      	adds	r4, #21
 8008a8a:	3304      	adds	r3, #4
 8008a8c:	42a6      	cmp	r6, r4
 8008a8e:	bf38      	it	cc
 8008a90:	2304      	movcc	r3, #4
 8008a92:	441d      	add	r5, r3
 8008a94:	445b      	add	r3, fp
 8008a96:	461e      	mov	r6, r3
 8008a98:	462c      	mov	r4, r5
 8008a9a:	4544      	cmp	r4, r8
 8008a9c:	d30e      	bcc.n	8008abc <__mdiff+0xf8>
 8008a9e:	f108 0103 	add.w	r1, r8, #3
 8008aa2:	1b49      	subs	r1, r1, r5
 8008aa4:	f021 0103 	bic.w	r1, r1, #3
 8008aa8:	3d03      	subs	r5, #3
 8008aaa:	45a8      	cmp	r8, r5
 8008aac:	bf38      	it	cc
 8008aae:	2100      	movcc	r1, #0
 8008ab0:	440b      	add	r3, r1
 8008ab2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008ab6:	b191      	cbz	r1, 8008ade <__mdiff+0x11a>
 8008ab8:	6117      	str	r7, [r2, #16]
 8008aba:	e79d      	b.n	80089f8 <__mdiff+0x34>
 8008abc:	f854 1b04 	ldr.w	r1, [r4], #4
 8008ac0:	46e6      	mov	lr, ip
 8008ac2:	0c08      	lsrs	r0, r1, #16
 8008ac4:	fa1c fc81 	uxtah	ip, ip, r1
 8008ac8:	4471      	add	r1, lr
 8008aca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008ace:	b289      	uxth	r1, r1
 8008ad0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008ad4:	f846 1b04 	str.w	r1, [r6], #4
 8008ad8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008adc:	e7dd      	b.n	8008a9a <__mdiff+0xd6>
 8008ade:	3f01      	subs	r7, #1
 8008ae0:	e7e7      	b.n	8008ab2 <__mdiff+0xee>
 8008ae2:	bf00      	nop
 8008ae4:	080095be 	.word	0x080095be
 8008ae8:	0800962f 	.word	0x0800962f

08008aec <__ulp>:
 8008aec:	b082      	sub	sp, #8
 8008aee:	ed8d 0b00 	vstr	d0, [sp]
 8008af2:	9a01      	ldr	r2, [sp, #4]
 8008af4:	4b0f      	ldr	r3, [pc, #60]	@ (8008b34 <__ulp+0x48>)
 8008af6:	4013      	ands	r3, r2
 8008af8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	dc08      	bgt.n	8008b12 <__ulp+0x26>
 8008b00:	425b      	negs	r3, r3
 8008b02:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008b06:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008b0a:	da04      	bge.n	8008b16 <__ulp+0x2a>
 8008b0c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008b10:	4113      	asrs	r3, r2
 8008b12:	2200      	movs	r2, #0
 8008b14:	e008      	b.n	8008b28 <__ulp+0x3c>
 8008b16:	f1a2 0314 	sub.w	r3, r2, #20
 8008b1a:	2b1e      	cmp	r3, #30
 8008b1c:	bfda      	itte	le
 8008b1e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008b22:	40da      	lsrle	r2, r3
 8008b24:	2201      	movgt	r2, #1
 8008b26:	2300      	movs	r3, #0
 8008b28:	4619      	mov	r1, r3
 8008b2a:	4610      	mov	r0, r2
 8008b2c:	ec41 0b10 	vmov	d0, r0, r1
 8008b30:	b002      	add	sp, #8
 8008b32:	4770      	bx	lr
 8008b34:	7ff00000 	.word	0x7ff00000

08008b38 <__b2d>:
 8008b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b3c:	6906      	ldr	r6, [r0, #16]
 8008b3e:	f100 0814 	add.w	r8, r0, #20
 8008b42:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008b46:	1f37      	subs	r7, r6, #4
 8008b48:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008b4c:	4610      	mov	r0, r2
 8008b4e:	f7ff fd53 	bl	80085f8 <__hi0bits>
 8008b52:	f1c0 0320 	rsb	r3, r0, #32
 8008b56:	280a      	cmp	r0, #10
 8008b58:	600b      	str	r3, [r1, #0]
 8008b5a:	491b      	ldr	r1, [pc, #108]	@ (8008bc8 <__b2d+0x90>)
 8008b5c:	dc15      	bgt.n	8008b8a <__b2d+0x52>
 8008b5e:	f1c0 0c0b 	rsb	ip, r0, #11
 8008b62:	fa22 f30c 	lsr.w	r3, r2, ip
 8008b66:	45b8      	cmp	r8, r7
 8008b68:	ea43 0501 	orr.w	r5, r3, r1
 8008b6c:	bf34      	ite	cc
 8008b6e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008b72:	2300      	movcs	r3, #0
 8008b74:	3015      	adds	r0, #21
 8008b76:	fa02 f000 	lsl.w	r0, r2, r0
 8008b7a:	fa23 f30c 	lsr.w	r3, r3, ip
 8008b7e:	4303      	orrs	r3, r0
 8008b80:	461c      	mov	r4, r3
 8008b82:	ec45 4b10 	vmov	d0, r4, r5
 8008b86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b8a:	45b8      	cmp	r8, r7
 8008b8c:	bf3a      	itte	cc
 8008b8e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008b92:	f1a6 0708 	subcc.w	r7, r6, #8
 8008b96:	2300      	movcs	r3, #0
 8008b98:	380b      	subs	r0, #11
 8008b9a:	d012      	beq.n	8008bc2 <__b2d+0x8a>
 8008b9c:	f1c0 0120 	rsb	r1, r0, #32
 8008ba0:	fa23 f401 	lsr.w	r4, r3, r1
 8008ba4:	4082      	lsls	r2, r0
 8008ba6:	4322      	orrs	r2, r4
 8008ba8:	4547      	cmp	r7, r8
 8008baa:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008bae:	bf8c      	ite	hi
 8008bb0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008bb4:	2200      	movls	r2, #0
 8008bb6:	4083      	lsls	r3, r0
 8008bb8:	40ca      	lsrs	r2, r1
 8008bba:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008bbe:	4313      	orrs	r3, r2
 8008bc0:	e7de      	b.n	8008b80 <__b2d+0x48>
 8008bc2:	ea42 0501 	orr.w	r5, r2, r1
 8008bc6:	e7db      	b.n	8008b80 <__b2d+0x48>
 8008bc8:	3ff00000 	.word	0x3ff00000

08008bcc <__d2b>:
 8008bcc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008bd0:	460f      	mov	r7, r1
 8008bd2:	2101      	movs	r1, #1
 8008bd4:	ec59 8b10 	vmov	r8, r9, d0
 8008bd8:	4616      	mov	r6, r2
 8008bda:	f7ff fc1b 	bl	8008414 <_Balloc>
 8008bde:	4604      	mov	r4, r0
 8008be0:	b930      	cbnz	r0, 8008bf0 <__d2b+0x24>
 8008be2:	4602      	mov	r2, r0
 8008be4:	4b23      	ldr	r3, [pc, #140]	@ (8008c74 <__d2b+0xa8>)
 8008be6:	4824      	ldr	r0, [pc, #144]	@ (8008c78 <__d2b+0xac>)
 8008be8:	f240 310f 	movw	r1, #783	@ 0x30f
 8008bec:	f7fd f9b6 	bl	8005f5c <__assert_func>
 8008bf0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008bf4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008bf8:	b10d      	cbz	r5, 8008bfe <__d2b+0x32>
 8008bfa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008bfe:	9301      	str	r3, [sp, #4]
 8008c00:	f1b8 0300 	subs.w	r3, r8, #0
 8008c04:	d023      	beq.n	8008c4e <__d2b+0x82>
 8008c06:	4668      	mov	r0, sp
 8008c08:	9300      	str	r3, [sp, #0]
 8008c0a:	f7ff fd14 	bl	8008636 <__lo0bits>
 8008c0e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008c12:	b1d0      	cbz	r0, 8008c4a <__d2b+0x7e>
 8008c14:	f1c0 0320 	rsb	r3, r0, #32
 8008c18:	fa02 f303 	lsl.w	r3, r2, r3
 8008c1c:	430b      	orrs	r3, r1
 8008c1e:	40c2      	lsrs	r2, r0
 8008c20:	6163      	str	r3, [r4, #20]
 8008c22:	9201      	str	r2, [sp, #4]
 8008c24:	9b01      	ldr	r3, [sp, #4]
 8008c26:	61a3      	str	r3, [r4, #24]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	bf0c      	ite	eq
 8008c2c:	2201      	moveq	r2, #1
 8008c2e:	2202      	movne	r2, #2
 8008c30:	6122      	str	r2, [r4, #16]
 8008c32:	b1a5      	cbz	r5, 8008c5e <__d2b+0x92>
 8008c34:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008c38:	4405      	add	r5, r0
 8008c3a:	603d      	str	r5, [r7, #0]
 8008c3c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008c40:	6030      	str	r0, [r6, #0]
 8008c42:	4620      	mov	r0, r4
 8008c44:	b003      	add	sp, #12
 8008c46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c4a:	6161      	str	r1, [r4, #20]
 8008c4c:	e7ea      	b.n	8008c24 <__d2b+0x58>
 8008c4e:	a801      	add	r0, sp, #4
 8008c50:	f7ff fcf1 	bl	8008636 <__lo0bits>
 8008c54:	9b01      	ldr	r3, [sp, #4]
 8008c56:	6163      	str	r3, [r4, #20]
 8008c58:	3020      	adds	r0, #32
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	e7e8      	b.n	8008c30 <__d2b+0x64>
 8008c5e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008c62:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008c66:	6038      	str	r0, [r7, #0]
 8008c68:	6918      	ldr	r0, [r3, #16]
 8008c6a:	f7ff fcc5 	bl	80085f8 <__hi0bits>
 8008c6e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008c72:	e7e5      	b.n	8008c40 <__d2b+0x74>
 8008c74:	080095be 	.word	0x080095be
 8008c78:	0800962f 	.word	0x0800962f

08008c7c <__ratio>:
 8008c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c80:	b085      	sub	sp, #20
 8008c82:	e9cd 1000 	strd	r1, r0, [sp]
 8008c86:	a902      	add	r1, sp, #8
 8008c88:	f7ff ff56 	bl	8008b38 <__b2d>
 8008c8c:	9800      	ldr	r0, [sp, #0]
 8008c8e:	a903      	add	r1, sp, #12
 8008c90:	ec55 4b10 	vmov	r4, r5, d0
 8008c94:	f7ff ff50 	bl	8008b38 <__b2d>
 8008c98:	9b01      	ldr	r3, [sp, #4]
 8008c9a:	6919      	ldr	r1, [r3, #16]
 8008c9c:	9b00      	ldr	r3, [sp, #0]
 8008c9e:	691b      	ldr	r3, [r3, #16]
 8008ca0:	1ac9      	subs	r1, r1, r3
 8008ca2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008ca6:	1a9b      	subs	r3, r3, r2
 8008ca8:	ec5b ab10 	vmov	sl, fp, d0
 8008cac:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	bfce      	itee	gt
 8008cb4:	462a      	movgt	r2, r5
 8008cb6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008cba:	465a      	movle	r2, fp
 8008cbc:	462f      	mov	r7, r5
 8008cbe:	46d9      	mov	r9, fp
 8008cc0:	bfcc      	ite	gt
 8008cc2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008cc6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008cca:	464b      	mov	r3, r9
 8008ccc:	4652      	mov	r2, sl
 8008cce:	4620      	mov	r0, r4
 8008cd0:	4639      	mov	r1, r7
 8008cd2:	f7f7 fddb 	bl	800088c <__aeabi_ddiv>
 8008cd6:	ec41 0b10 	vmov	d0, r0, r1
 8008cda:	b005      	add	sp, #20
 8008cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008ce0 <__copybits>:
 8008ce0:	3901      	subs	r1, #1
 8008ce2:	b570      	push	{r4, r5, r6, lr}
 8008ce4:	1149      	asrs	r1, r1, #5
 8008ce6:	6914      	ldr	r4, [r2, #16]
 8008ce8:	3101      	adds	r1, #1
 8008cea:	f102 0314 	add.w	r3, r2, #20
 8008cee:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008cf2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008cf6:	1f05      	subs	r5, r0, #4
 8008cf8:	42a3      	cmp	r3, r4
 8008cfa:	d30c      	bcc.n	8008d16 <__copybits+0x36>
 8008cfc:	1aa3      	subs	r3, r4, r2
 8008cfe:	3b11      	subs	r3, #17
 8008d00:	f023 0303 	bic.w	r3, r3, #3
 8008d04:	3211      	adds	r2, #17
 8008d06:	42a2      	cmp	r2, r4
 8008d08:	bf88      	it	hi
 8008d0a:	2300      	movhi	r3, #0
 8008d0c:	4418      	add	r0, r3
 8008d0e:	2300      	movs	r3, #0
 8008d10:	4288      	cmp	r0, r1
 8008d12:	d305      	bcc.n	8008d20 <__copybits+0x40>
 8008d14:	bd70      	pop	{r4, r5, r6, pc}
 8008d16:	f853 6b04 	ldr.w	r6, [r3], #4
 8008d1a:	f845 6f04 	str.w	r6, [r5, #4]!
 8008d1e:	e7eb      	b.n	8008cf8 <__copybits+0x18>
 8008d20:	f840 3b04 	str.w	r3, [r0], #4
 8008d24:	e7f4      	b.n	8008d10 <__copybits+0x30>

08008d26 <__any_on>:
 8008d26:	f100 0214 	add.w	r2, r0, #20
 8008d2a:	6900      	ldr	r0, [r0, #16]
 8008d2c:	114b      	asrs	r3, r1, #5
 8008d2e:	4298      	cmp	r0, r3
 8008d30:	b510      	push	{r4, lr}
 8008d32:	db11      	blt.n	8008d58 <__any_on+0x32>
 8008d34:	dd0a      	ble.n	8008d4c <__any_on+0x26>
 8008d36:	f011 011f 	ands.w	r1, r1, #31
 8008d3a:	d007      	beq.n	8008d4c <__any_on+0x26>
 8008d3c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008d40:	fa24 f001 	lsr.w	r0, r4, r1
 8008d44:	fa00 f101 	lsl.w	r1, r0, r1
 8008d48:	428c      	cmp	r4, r1
 8008d4a:	d10b      	bne.n	8008d64 <__any_on+0x3e>
 8008d4c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008d50:	4293      	cmp	r3, r2
 8008d52:	d803      	bhi.n	8008d5c <__any_on+0x36>
 8008d54:	2000      	movs	r0, #0
 8008d56:	bd10      	pop	{r4, pc}
 8008d58:	4603      	mov	r3, r0
 8008d5a:	e7f7      	b.n	8008d4c <__any_on+0x26>
 8008d5c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008d60:	2900      	cmp	r1, #0
 8008d62:	d0f5      	beq.n	8008d50 <__any_on+0x2a>
 8008d64:	2001      	movs	r0, #1
 8008d66:	e7f6      	b.n	8008d56 <__any_on+0x30>

08008d68 <_realloc_r>:
 8008d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d6c:	4607      	mov	r7, r0
 8008d6e:	4614      	mov	r4, r2
 8008d70:	460d      	mov	r5, r1
 8008d72:	b921      	cbnz	r1, 8008d7e <_realloc_r+0x16>
 8008d74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d78:	4611      	mov	r1, r2
 8008d7a:	f7fd b981 	b.w	8006080 <_malloc_r>
 8008d7e:	b92a      	cbnz	r2, 8008d8c <_realloc_r+0x24>
 8008d80:	f7fd f90a 	bl	8005f98 <_free_r>
 8008d84:	4625      	mov	r5, r4
 8008d86:	4628      	mov	r0, r5
 8008d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d8c:	f000 fac4 	bl	8009318 <_malloc_usable_size_r>
 8008d90:	4284      	cmp	r4, r0
 8008d92:	4606      	mov	r6, r0
 8008d94:	d802      	bhi.n	8008d9c <_realloc_r+0x34>
 8008d96:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008d9a:	d8f4      	bhi.n	8008d86 <_realloc_r+0x1e>
 8008d9c:	4621      	mov	r1, r4
 8008d9e:	4638      	mov	r0, r7
 8008da0:	f7fd f96e 	bl	8006080 <_malloc_r>
 8008da4:	4680      	mov	r8, r0
 8008da6:	b908      	cbnz	r0, 8008dac <_realloc_r+0x44>
 8008da8:	4645      	mov	r5, r8
 8008daa:	e7ec      	b.n	8008d86 <_realloc_r+0x1e>
 8008dac:	42b4      	cmp	r4, r6
 8008dae:	4622      	mov	r2, r4
 8008db0:	4629      	mov	r1, r5
 8008db2:	bf28      	it	cs
 8008db4:	4632      	movcs	r2, r6
 8008db6:	f7fd f8bc 	bl	8005f32 <memcpy>
 8008dba:	4629      	mov	r1, r5
 8008dbc:	4638      	mov	r0, r7
 8008dbe:	f7fd f8eb 	bl	8005f98 <_free_r>
 8008dc2:	e7f1      	b.n	8008da8 <_realloc_r+0x40>

08008dc4 <_strtoul_l.isra.0>:
 8008dc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008dc8:	4e34      	ldr	r6, [pc, #208]	@ (8008e9c <_strtoul_l.isra.0+0xd8>)
 8008dca:	4686      	mov	lr, r0
 8008dcc:	460d      	mov	r5, r1
 8008dce:	4628      	mov	r0, r5
 8008dd0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008dd4:	5d37      	ldrb	r7, [r6, r4]
 8008dd6:	f017 0708 	ands.w	r7, r7, #8
 8008dda:	d1f8      	bne.n	8008dce <_strtoul_l.isra.0+0xa>
 8008ddc:	2c2d      	cmp	r4, #45	@ 0x2d
 8008dde:	d110      	bne.n	8008e02 <_strtoul_l.isra.0+0x3e>
 8008de0:	782c      	ldrb	r4, [r5, #0]
 8008de2:	2701      	movs	r7, #1
 8008de4:	1c85      	adds	r5, r0, #2
 8008de6:	f033 0010 	bics.w	r0, r3, #16
 8008dea:	d115      	bne.n	8008e18 <_strtoul_l.isra.0+0x54>
 8008dec:	2c30      	cmp	r4, #48	@ 0x30
 8008dee:	d10d      	bne.n	8008e0c <_strtoul_l.isra.0+0x48>
 8008df0:	7828      	ldrb	r0, [r5, #0]
 8008df2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8008df6:	2858      	cmp	r0, #88	@ 0x58
 8008df8:	d108      	bne.n	8008e0c <_strtoul_l.isra.0+0x48>
 8008dfa:	786c      	ldrb	r4, [r5, #1]
 8008dfc:	3502      	adds	r5, #2
 8008dfe:	2310      	movs	r3, #16
 8008e00:	e00a      	b.n	8008e18 <_strtoul_l.isra.0+0x54>
 8008e02:	2c2b      	cmp	r4, #43	@ 0x2b
 8008e04:	bf04      	itt	eq
 8008e06:	782c      	ldrbeq	r4, [r5, #0]
 8008e08:	1c85      	addeq	r5, r0, #2
 8008e0a:	e7ec      	b.n	8008de6 <_strtoul_l.isra.0+0x22>
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d1f6      	bne.n	8008dfe <_strtoul_l.isra.0+0x3a>
 8008e10:	2c30      	cmp	r4, #48	@ 0x30
 8008e12:	bf14      	ite	ne
 8008e14:	230a      	movne	r3, #10
 8008e16:	2308      	moveq	r3, #8
 8008e18:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8008e1c:	2600      	movs	r6, #0
 8008e1e:	fbb8 f8f3 	udiv	r8, r8, r3
 8008e22:	fb03 f908 	mul.w	r9, r3, r8
 8008e26:	ea6f 0909 	mvn.w	r9, r9
 8008e2a:	4630      	mov	r0, r6
 8008e2c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8008e30:	f1bc 0f09 	cmp.w	ip, #9
 8008e34:	d810      	bhi.n	8008e58 <_strtoul_l.isra.0+0x94>
 8008e36:	4664      	mov	r4, ip
 8008e38:	42a3      	cmp	r3, r4
 8008e3a:	dd1e      	ble.n	8008e7a <_strtoul_l.isra.0+0xb6>
 8008e3c:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8008e40:	d007      	beq.n	8008e52 <_strtoul_l.isra.0+0x8e>
 8008e42:	4580      	cmp	r8, r0
 8008e44:	d316      	bcc.n	8008e74 <_strtoul_l.isra.0+0xb0>
 8008e46:	d101      	bne.n	8008e4c <_strtoul_l.isra.0+0x88>
 8008e48:	45a1      	cmp	r9, r4
 8008e4a:	db13      	blt.n	8008e74 <_strtoul_l.isra.0+0xb0>
 8008e4c:	fb00 4003 	mla	r0, r0, r3, r4
 8008e50:	2601      	movs	r6, #1
 8008e52:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e56:	e7e9      	b.n	8008e2c <_strtoul_l.isra.0+0x68>
 8008e58:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8008e5c:	f1bc 0f19 	cmp.w	ip, #25
 8008e60:	d801      	bhi.n	8008e66 <_strtoul_l.isra.0+0xa2>
 8008e62:	3c37      	subs	r4, #55	@ 0x37
 8008e64:	e7e8      	b.n	8008e38 <_strtoul_l.isra.0+0x74>
 8008e66:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8008e6a:	f1bc 0f19 	cmp.w	ip, #25
 8008e6e:	d804      	bhi.n	8008e7a <_strtoul_l.isra.0+0xb6>
 8008e70:	3c57      	subs	r4, #87	@ 0x57
 8008e72:	e7e1      	b.n	8008e38 <_strtoul_l.isra.0+0x74>
 8008e74:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8008e78:	e7eb      	b.n	8008e52 <_strtoul_l.isra.0+0x8e>
 8008e7a:	1c73      	adds	r3, r6, #1
 8008e7c:	d106      	bne.n	8008e8c <_strtoul_l.isra.0+0xc8>
 8008e7e:	2322      	movs	r3, #34	@ 0x22
 8008e80:	f8ce 3000 	str.w	r3, [lr]
 8008e84:	4630      	mov	r0, r6
 8008e86:	b932      	cbnz	r2, 8008e96 <_strtoul_l.isra.0+0xd2>
 8008e88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e8c:	b107      	cbz	r7, 8008e90 <_strtoul_l.isra.0+0xcc>
 8008e8e:	4240      	negs	r0, r0
 8008e90:	2a00      	cmp	r2, #0
 8008e92:	d0f9      	beq.n	8008e88 <_strtoul_l.isra.0+0xc4>
 8008e94:	b106      	cbz	r6, 8008e98 <_strtoul_l.isra.0+0xd4>
 8008e96:	1e69      	subs	r1, r5, #1
 8008e98:	6011      	str	r1, [r2, #0]
 8008e9a:	e7f5      	b.n	8008e88 <_strtoul_l.isra.0+0xc4>
 8008e9c:	080096d9 	.word	0x080096d9

08008ea0 <_strtoul_r>:
 8008ea0:	f7ff bf90 	b.w	8008dc4 <_strtoul_l.isra.0>

08008ea4 <__ascii_wctomb>:
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	4608      	mov	r0, r1
 8008ea8:	b141      	cbz	r1, 8008ebc <__ascii_wctomb+0x18>
 8008eaa:	2aff      	cmp	r2, #255	@ 0xff
 8008eac:	d904      	bls.n	8008eb8 <__ascii_wctomb+0x14>
 8008eae:	228a      	movs	r2, #138	@ 0x8a
 8008eb0:	601a      	str	r2, [r3, #0]
 8008eb2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008eb6:	4770      	bx	lr
 8008eb8:	700a      	strb	r2, [r1, #0]
 8008eba:	2001      	movs	r0, #1
 8008ebc:	4770      	bx	lr

08008ebe <__sfputc_r>:
 8008ebe:	6893      	ldr	r3, [r2, #8]
 8008ec0:	3b01      	subs	r3, #1
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	b410      	push	{r4}
 8008ec6:	6093      	str	r3, [r2, #8]
 8008ec8:	da08      	bge.n	8008edc <__sfputc_r+0x1e>
 8008eca:	6994      	ldr	r4, [r2, #24]
 8008ecc:	42a3      	cmp	r3, r4
 8008ece:	db01      	blt.n	8008ed4 <__sfputc_r+0x16>
 8008ed0:	290a      	cmp	r1, #10
 8008ed2:	d103      	bne.n	8008edc <__sfputc_r+0x1e>
 8008ed4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ed8:	f000 b932 	b.w	8009140 <__swbuf_r>
 8008edc:	6813      	ldr	r3, [r2, #0]
 8008ede:	1c58      	adds	r0, r3, #1
 8008ee0:	6010      	str	r0, [r2, #0]
 8008ee2:	7019      	strb	r1, [r3, #0]
 8008ee4:	4608      	mov	r0, r1
 8008ee6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008eea:	4770      	bx	lr

08008eec <__sfputs_r>:
 8008eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eee:	4606      	mov	r6, r0
 8008ef0:	460f      	mov	r7, r1
 8008ef2:	4614      	mov	r4, r2
 8008ef4:	18d5      	adds	r5, r2, r3
 8008ef6:	42ac      	cmp	r4, r5
 8008ef8:	d101      	bne.n	8008efe <__sfputs_r+0x12>
 8008efa:	2000      	movs	r0, #0
 8008efc:	e007      	b.n	8008f0e <__sfputs_r+0x22>
 8008efe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f02:	463a      	mov	r2, r7
 8008f04:	4630      	mov	r0, r6
 8008f06:	f7ff ffda 	bl	8008ebe <__sfputc_r>
 8008f0a:	1c43      	adds	r3, r0, #1
 8008f0c:	d1f3      	bne.n	8008ef6 <__sfputs_r+0xa>
 8008f0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008f10 <_vfiprintf_r>:
 8008f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f14:	460d      	mov	r5, r1
 8008f16:	b09d      	sub	sp, #116	@ 0x74
 8008f18:	4614      	mov	r4, r2
 8008f1a:	4698      	mov	r8, r3
 8008f1c:	4606      	mov	r6, r0
 8008f1e:	b118      	cbz	r0, 8008f28 <_vfiprintf_r+0x18>
 8008f20:	6a03      	ldr	r3, [r0, #32]
 8008f22:	b90b      	cbnz	r3, 8008f28 <_vfiprintf_r+0x18>
 8008f24:	f7fc fe46 	bl	8005bb4 <__sinit>
 8008f28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f2a:	07d9      	lsls	r1, r3, #31
 8008f2c:	d405      	bmi.n	8008f3a <_vfiprintf_r+0x2a>
 8008f2e:	89ab      	ldrh	r3, [r5, #12]
 8008f30:	059a      	lsls	r2, r3, #22
 8008f32:	d402      	bmi.n	8008f3a <_vfiprintf_r+0x2a>
 8008f34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f36:	f7fc fffa 	bl	8005f2e <__retarget_lock_acquire_recursive>
 8008f3a:	89ab      	ldrh	r3, [r5, #12]
 8008f3c:	071b      	lsls	r3, r3, #28
 8008f3e:	d501      	bpl.n	8008f44 <_vfiprintf_r+0x34>
 8008f40:	692b      	ldr	r3, [r5, #16]
 8008f42:	b99b      	cbnz	r3, 8008f6c <_vfiprintf_r+0x5c>
 8008f44:	4629      	mov	r1, r5
 8008f46:	4630      	mov	r0, r6
 8008f48:	f000 f938 	bl	80091bc <__swsetup_r>
 8008f4c:	b170      	cbz	r0, 8008f6c <_vfiprintf_r+0x5c>
 8008f4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f50:	07dc      	lsls	r4, r3, #31
 8008f52:	d504      	bpl.n	8008f5e <_vfiprintf_r+0x4e>
 8008f54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f58:	b01d      	add	sp, #116	@ 0x74
 8008f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f5e:	89ab      	ldrh	r3, [r5, #12]
 8008f60:	0598      	lsls	r0, r3, #22
 8008f62:	d4f7      	bmi.n	8008f54 <_vfiprintf_r+0x44>
 8008f64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f66:	f7fc ffe3 	bl	8005f30 <__retarget_lock_release_recursive>
 8008f6a:	e7f3      	b.n	8008f54 <_vfiprintf_r+0x44>
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f70:	2320      	movs	r3, #32
 8008f72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f76:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f7a:	2330      	movs	r3, #48	@ 0x30
 8008f7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800912c <_vfiprintf_r+0x21c>
 8008f80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f84:	f04f 0901 	mov.w	r9, #1
 8008f88:	4623      	mov	r3, r4
 8008f8a:	469a      	mov	sl, r3
 8008f8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f90:	b10a      	cbz	r2, 8008f96 <_vfiprintf_r+0x86>
 8008f92:	2a25      	cmp	r2, #37	@ 0x25
 8008f94:	d1f9      	bne.n	8008f8a <_vfiprintf_r+0x7a>
 8008f96:	ebba 0b04 	subs.w	fp, sl, r4
 8008f9a:	d00b      	beq.n	8008fb4 <_vfiprintf_r+0xa4>
 8008f9c:	465b      	mov	r3, fp
 8008f9e:	4622      	mov	r2, r4
 8008fa0:	4629      	mov	r1, r5
 8008fa2:	4630      	mov	r0, r6
 8008fa4:	f7ff ffa2 	bl	8008eec <__sfputs_r>
 8008fa8:	3001      	adds	r0, #1
 8008faa:	f000 80a7 	beq.w	80090fc <_vfiprintf_r+0x1ec>
 8008fae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008fb0:	445a      	add	r2, fp
 8008fb2:	9209      	str	r2, [sp, #36]	@ 0x24
 8008fb4:	f89a 3000 	ldrb.w	r3, [sl]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	f000 809f 	beq.w	80090fc <_vfiprintf_r+0x1ec>
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008fc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fc8:	f10a 0a01 	add.w	sl, sl, #1
 8008fcc:	9304      	str	r3, [sp, #16]
 8008fce:	9307      	str	r3, [sp, #28]
 8008fd0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008fd4:	931a      	str	r3, [sp, #104]	@ 0x68
 8008fd6:	4654      	mov	r4, sl
 8008fd8:	2205      	movs	r2, #5
 8008fda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fde:	4853      	ldr	r0, [pc, #332]	@ (800912c <_vfiprintf_r+0x21c>)
 8008fe0:	f7f7 f91e 	bl	8000220 <memchr>
 8008fe4:	9a04      	ldr	r2, [sp, #16]
 8008fe6:	b9d8      	cbnz	r0, 8009020 <_vfiprintf_r+0x110>
 8008fe8:	06d1      	lsls	r1, r2, #27
 8008fea:	bf44      	itt	mi
 8008fec:	2320      	movmi	r3, #32
 8008fee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ff2:	0713      	lsls	r3, r2, #28
 8008ff4:	bf44      	itt	mi
 8008ff6:	232b      	movmi	r3, #43	@ 0x2b
 8008ff8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ffc:	f89a 3000 	ldrb.w	r3, [sl]
 8009000:	2b2a      	cmp	r3, #42	@ 0x2a
 8009002:	d015      	beq.n	8009030 <_vfiprintf_r+0x120>
 8009004:	9a07      	ldr	r2, [sp, #28]
 8009006:	4654      	mov	r4, sl
 8009008:	2000      	movs	r0, #0
 800900a:	f04f 0c0a 	mov.w	ip, #10
 800900e:	4621      	mov	r1, r4
 8009010:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009014:	3b30      	subs	r3, #48	@ 0x30
 8009016:	2b09      	cmp	r3, #9
 8009018:	d94b      	bls.n	80090b2 <_vfiprintf_r+0x1a2>
 800901a:	b1b0      	cbz	r0, 800904a <_vfiprintf_r+0x13a>
 800901c:	9207      	str	r2, [sp, #28]
 800901e:	e014      	b.n	800904a <_vfiprintf_r+0x13a>
 8009020:	eba0 0308 	sub.w	r3, r0, r8
 8009024:	fa09 f303 	lsl.w	r3, r9, r3
 8009028:	4313      	orrs	r3, r2
 800902a:	9304      	str	r3, [sp, #16]
 800902c:	46a2      	mov	sl, r4
 800902e:	e7d2      	b.n	8008fd6 <_vfiprintf_r+0xc6>
 8009030:	9b03      	ldr	r3, [sp, #12]
 8009032:	1d19      	adds	r1, r3, #4
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	9103      	str	r1, [sp, #12]
 8009038:	2b00      	cmp	r3, #0
 800903a:	bfbb      	ittet	lt
 800903c:	425b      	neglt	r3, r3
 800903e:	f042 0202 	orrlt.w	r2, r2, #2
 8009042:	9307      	strge	r3, [sp, #28]
 8009044:	9307      	strlt	r3, [sp, #28]
 8009046:	bfb8      	it	lt
 8009048:	9204      	strlt	r2, [sp, #16]
 800904a:	7823      	ldrb	r3, [r4, #0]
 800904c:	2b2e      	cmp	r3, #46	@ 0x2e
 800904e:	d10a      	bne.n	8009066 <_vfiprintf_r+0x156>
 8009050:	7863      	ldrb	r3, [r4, #1]
 8009052:	2b2a      	cmp	r3, #42	@ 0x2a
 8009054:	d132      	bne.n	80090bc <_vfiprintf_r+0x1ac>
 8009056:	9b03      	ldr	r3, [sp, #12]
 8009058:	1d1a      	adds	r2, r3, #4
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	9203      	str	r2, [sp, #12]
 800905e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009062:	3402      	adds	r4, #2
 8009064:	9305      	str	r3, [sp, #20]
 8009066:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800913c <_vfiprintf_r+0x22c>
 800906a:	7821      	ldrb	r1, [r4, #0]
 800906c:	2203      	movs	r2, #3
 800906e:	4650      	mov	r0, sl
 8009070:	f7f7 f8d6 	bl	8000220 <memchr>
 8009074:	b138      	cbz	r0, 8009086 <_vfiprintf_r+0x176>
 8009076:	9b04      	ldr	r3, [sp, #16]
 8009078:	eba0 000a 	sub.w	r0, r0, sl
 800907c:	2240      	movs	r2, #64	@ 0x40
 800907e:	4082      	lsls	r2, r0
 8009080:	4313      	orrs	r3, r2
 8009082:	3401      	adds	r4, #1
 8009084:	9304      	str	r3, [sp, #16]
 8009086:	f814 1b01 	ldrb.w	r1, [r4], #1
 800908a:	4829      	ldr	r0, [pc, #164]	@ (8009130 <_vfiprintf_r+0x220>)
 800908c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009090:	2206      	movs	r2, #6
 8009092:	f7f7 f8c5 	bl	8000220 <memchr>
 8009096:	2800      	cmp	r0, #0
 8009098:	d03f      	beq.n	800911a <_vfiprintf_r+0x20a>
 800909a:	4b26      	ldr	r3, [pc, #152]	@ (8009134 <_vfiprintf_r+0x224>)
 800909c:	bb1b      	cbnz	r3, 80090e6 <_vfiprintf_r+0x1d6>
 800909e:	9b03      	ldr	r3, [sp, #12]
 80090a0:	3307      	adds	r3, #7
 80090a2:	f023 0307 	bic.w	r3, r3, #7
 80090a6:	3308      	adds	r3, #8
 80090a8:	9303      	str	r3, [sp, #12]
 80090aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090ac:	443b      	add	r3, r7
 80090ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80090b0:	e76a      	b.n	8008f88 <_vfiprintf_r+0x78>
 80090b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80090b6:	460c      	mov	r4, r1
 80090b8:	2001      	movs	r0, #1
 80090ba:	e7a8      	b.n	800900e <_vfiprintf_r+0xfe>
 80090bc:	2300      	movs	r3, #0
 80090be:	3401      	adds	r4, #1
 80090c0:	9305      	str	r3, [sp, #20]
 80090c2:	4619      	mov	r1, r3
 80090c4:	f04f 0c0a 	mov.w	ip, #10
 80090c8:	4620      	mov	r0, r4
 80090ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090ce:	3a30      	subs	r2, #48	@ 0x30
 80090d0:	2a09      	cmp	r2, #9
 80090d2:	d903      	bls.n	80090dc <_vfiprintf_r+0x1cc>
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d0c6      	beq.n	8009066 <_vfiprintf_r+0x156>
 80090d8:	9105      	str	r1, [sp, #20]
 80090da:	e7c4      	b.n	8009066 <_vfiprintf_r+0x156>
 80090dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80090e0:	4604      	mov	r4, r0
 80090e2:	2301      	movs	r3, #1
 80090e4:	e7f0      	b.n	80090c8 <_vfiprintf_r+0x1b8>
 80090e6:	ab03      	add	r3, sp, #12
 80090e8:	9300      	str	r3, [sp, #0]
 80090ea:	462a      	mov	r2, r5
 80090ec:	4b12      	ldr	r3, [pc, #72]	@ (8009138 <_vfiprintf_r+0x228>)
 80090ee:	a904      	add	r1, sp, #16
 80090f0:	4630      	mov	r0, r6
 80090f2:	f3af 8000 	nop.w
 80090f6:	4607      	mov	r7, r0
 80090f8:	1c78      	adds	r0, r7, #1
 80090fa:	d1d6      	bne.n	80090aa <_vfiprintf_r+0x19a>
 80090fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80090fe:	07d9      	lsls	r1, r3, #31
 8009100:	d405      	bmi.n	800910e <_vfiprintf_r+0x1fe>
 8009102:	89ab      	ldrh	r3, [r5, #12]
 8009104:	059a      	lsls	r2, r3, #22
 8009106:	d402      	bmi.n	800910e <_vfiprintf_r+0x1fe>
 8009108:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800910a:	f7fc ff11 	bl	8005f30 <__retarget_lock_release_recursive>
 800910e:	89ab      	ldrh	r3, [r5, #12]
 8009110:	065b      	lsls	r3, r3, #25
 8009112:	f53f af1f 	bmi.w	8008f54 <_vfiprintf_r+0x44>
 8009116:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009118:	e71e      	b.n	8008f58 <_vfiprintf_r+0x48>
 800911a:	ab03      	add	r3, sp, #12
 800911c:	9300      	str	r3, [sp, #0]
 800911e:	462a      	mov	r2, r5
 8009120:	4b05      	ldr	r3, [pc, #20]	@ (8009138 <_vfiprintf_r+0x228>)
 8009122:	a904      	add	r1, sp, #16
 8009124:	4630      	mov	r0, r6
 8009126:	f7fe fa53 	bl	80075d0 <_printf_i>
 800912a:	e7e4      	b.n	80090f6 <_vfiprintf_r+0x1e6>
 800912c:	08009568 	.word	0x08009568
 8009130:	08009572 	.word	0x08009572
 8009134:	00000000 	.word	0x00000000
 8009138:	08008eed 	.word	0x08008eed
 800913c:	0800956e 	.word	0x0800956e

08009140 <__swbuf_r>:
 8009140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009142:	460e      	mov	r6, r1
 8009144:	4614      	mov	r4, r2
 8009146:	4605      	mov	r5, r0
 8009148:	b118      	cbz	r0, 8009152 <__swbuf_r+0x12>
 800914a:	6a03      	ldr	r3, [r0, #32]
 800914c:	b90b      	cbnz	r3, 8009152 <__swbuf_r+0x12>
 800914e:	f7fc fd31 	bl	8005bb4 <__sinit>
 8009152:	69a3      	ldr	r3, [r4, #24]
 8009154:	60a3      	str	r3, [r4, #8]
 8009156:	89a3      	ldrh	r3, [r4, #12]
 8009158:	071a      	lsls	r2, r3, #28
 800915a:	d501      	bpl.n	8009160 <__swbuf_r+0x20>
 800915c:	6923      	ldr	r3, [r4, #16]
 800915e:	b943      	cbnz	r3, 8009172 <__swbuf_r+0x32>
 8009160:	4621      	mov	r1, r4
 8009162:	4628      	mov	r0, r5
 8009164:	f000 f82a 	bl	80091bc <__swsetup_r>
 8009168:	b118      	cbz	r0, 8009172 <__swbuf_r+0x32>
 800916a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800916e:	4638      	mov	r0, r7
 8009170:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009172:	6823      	ldr	r3, [r4, #0]
 8009174:	6922      	ldr	r2, [r4, #16]
 8009176:	1a98      	subs	r0, r3, r2
 8009178:	6963      	ldr	r3, [r4, #20]
 800917a:	b2f6      	uxtb	r6, r6
 800917c:	4283      	cmp	r3, r0
 800917e:	4637      	mov	r7, r6
 8009180:	dc05      	bgt.n	800918e <__swbuf_r+0x4e>
 8009182:	4621      	mov	r1, r4
 8009184:	4628      	mov	r0, r5
 8009186:	f7fe fd13 	bl	8007bb0 <_fflush_r>
 800918a:	2800      	cmp	r0, #0
 800918c:	d1ed      	bne.n	800916a <__swbuf_r+0x2a>
 800918e:	68a3      	ldr	r3, [r4, #8]
 8009190:	3b01      	subs	r3, #1
 8009192:	60a3      	str	r3, [r4, #8]
 8009194:	6823      	ldr	r3, [r4, #0]
 8009196:	1c5a      	adds	r2, r3, #1
 8009198:	6022      	str	r2, [r4, #0]
 800919a:	701e      	strb	r6, [r3, #0]
 800919c:	6962      	ldr	r2, [r4, #20]
 800919e:	1c43      	adds	r3, r0, #1
 80091a0:	429a      	cmp	r2, r3
 80091a2:	d004      	beq.n	80091ae <__swbuf_r+0x6e>
 80091a4:	89a3      	ldrh	r3, [r4, #12]
 80091a6:	07db      	lsls	r3, r3, #31
 80091a8:	d5e1      	bpl.n	800916e <__swbuf_r+0x2e>
 80091aa:	2e0a      	cmp	r6, #10
 80091ac:	d1df      	bne.n	800916e <__swbuf_r+0x2e>
 80091ae:	4621      	mov	r1, r4
 80091b0:	4628      	mov	r0, r5
 80091b2:	f7fe fcfd 	bl	8007bb0 <_fflush_r>
 80091b6:	2800      	cmp	r0, #0
 80091b8:	d0d9      	beq.n	800916e <__swbuf_r+0x2e>
 80091ba:	e7d6      	b.n	800916a <__swbuf_r+0x2a>

080091bc <__swsetup_r>:
 80091bc:	b538      	push	{r3, r4, r5, lr}
 80091be:	4b29      	ldr	r3, [pc, #164]	@ (8009264 <__swsetup_r+0xa8>)
 80091c0:	4605      	mov	r5, r0
 80091c2:	6818      	ldr	r0, [r3, #0]
 80091c4:	460c      	mov	r4, r1
 80091c6:	b118      	cbz	r0, 80091d0 <__swsetup_r+0x14>
 80091c8:	6a03      	ldr	r3, [r0, #32]
 80091ca:	b90b      	cbnz	r3, 80091d0 <__swsetup_r+0x14>
 80091cc:	f7fc fcf2 	bl	8005bb4 <__sinit>
 80091d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091d4:	0719      	lsls	r1, r3, #28
 80091d6:	d422      	bmi.n	800921e <__swsetup_r+0x62>
 80091d8:	06da      	lsls	r2, r3, #27
 80091da:	d407      	bmi.n	80091ec <__swsetup_r+0x30>
 80091dc:	2209      	movs	r2, #9
 80091de:	602a      	str	r2, [r5, #0]
 80091e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091e4:	81a3      	strh	r3, [r4, #12]
 80091e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80091ea:	e033      	b.n	8009254 <__swsetup_r+0x98>
 80091ec:	0758      	lsls	r0, r3, #29
 80091ee:	d512      	bpl.n	8009216 <__swsetup_r+0x5a>
 80091f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091f2:	b141      	cbz	r1, 8009206 <__swsetup_r+0x4a>
 80091f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091f8:	4299      	cmp	r1, r3
 80091fa:	d002      	beq.n	8009202 <__swsetup_r+0x46>
 80091fc:	4628      	mov	r0, r5
 80091fe:	f7fc fecb 	bl	8005f98 <_free_r>
 8009202:	2300      	movs	r3, #0
 8009204:	6363      	str	r3, [r4, #52]	@ 0x34
 8009206:	89a3      	ldrh	r3, [r4, #12]
 8009208:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800920c:	81a3      	strh	r3, [r4, #12]
 800920e:	2300      	movs	r3, #0
 8009210:	6063      	str	r3, [r4, #4]
 8009212:	6923      	ldr	r3, [r4, #16]
 8009214:	6023      	str	r3, [r4, #0]
 8009216:	89a3      	ldrh	r3, [r4, #12]
 8009218:	f043 0308 	orr.w	r3, r3, #8
 800921c:	81a3      	strh	r3, [r4, #12]
 800921e:	6923      	ldr	r3, [r4, #16]
 8009220:	b94b      	cbnz	r3, 8009236 <__swsetup_r+0x7a>
 8009222:	89a3      	ldrh	r3, [r4, #12]
 8009224:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009228:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800922c:	d003      	beq.n	8009236 <__swsetup_r+0x7a>
 800922e:	4621      	mov	r1, r4
 8009230:	4628      	mov	r0, r5
 8009232:	f000 f89f 	bl	8009374 <__smakebuf_r>
 8009236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800923a:	f013 0201 	ands.w	r2, r3, #1
 800923e:	d00a      	beq.n	8009256 <__swsetup_r+0x9a>
 8009240:	2200      	movs	r2, #0
 8009242:	60a2      	str	r2, [r4, #8]
 8009244:	6962      	ldr	r2, [r4, #20]
 8009246:	4252      	negs	r2, r2
 8009248:	61a2      	str	r2, [r4, #24]
 800924a:	6922      	ldr	r2, [r4, #16]
 800924c:	b942      	cbnz	r2, 8009260 <__swsetup_r+0xa4>
 800924e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009252:	d1c5      	bne.n	80091e0 <__swsetup_r+0x24>
 8009254:	bd38      	pop	{r3, r4, r5, pc}
 8009256:	0799      	lsls	r1, r3, #30
 8009258:	bf58      	it	pl
 800925a:	6962      	ldrpl	r2, [r4, #20]
 800925c:	60a2      	str	r2, [r4, #8]
 800925e:	e7f4      	b.n	800924a <__swsetup_r+0x8e>
 8009260:	2000      	movs	r0, #0
 8009262:	e7f7      	b.n	8009254 <__swsetup_r+0x98>
 8009264:	20000018 	.word	0x20000018

08009268 <_raise_r>:
 8009268:	291f      	cmp	r1, #31
 800926a:	b538      	push	{r3, r4, r5, lr}
 800926c:	4605      	mov	r5, r0
 800926e:	460c      	mov	r4, r1
 8009270:	d904      	bls.n	800927c <_raise_r+0x14>
 8009272:	2316      	movs	r3, #22
 8009274:	6003      	str	r3, [r0, #0]
 8009276:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800927a:	bd38      	pop	{r3, r4, r5, pc}
 800927c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800927e:	b112      	cbz	r2, 8009286 <_raise_r+0x1e>
 8009280:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009284:	b94b      	cbnz	r3, 800929a <_raise_r+0x32>
 8009286:	4628      	mov	r0, r5
 8009288:	f000 f830 	bl	80092ec <_getpid_r>
 800928c:	4622      	mov	r2, r4
 800928e:	4601      	mov	r1, r0
 8009290:	4628      	mov	r0, r5
 8009292:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009296:	f000 b817 	b.w	80092c8 <_kill_r>
 800929a:	2b01      	cmp	r3, #1
 800929c:	d00a      	beq.n	80092b4 <_raise_r+0x4c>
 800929e:	1c59      	adds	r1, r3, #1
 80092a0:	d103      	bne.n	80092aa <_raise_r+0x42>
 80092a2:	2316      	movs	r3, #22
 80092a4:	6003      	str	r3, [r0, #0]
 80092a6:	2001      	movs	r0, #1
 80092a8:	e7e7      	b.n	800927a <_raise_r+0x12>
 80092aa:	2100      	movs	r1, #0
 80092ac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80092b0:	4620      	mov	r0, r4
 80092b2:	4798      	blx	r3
 80092b4:	2000      	movs	r0, #0
 80092b6:	e7e0      	b.n	800927a <_raise_r+0x12>

080092b8 <raise>:
 80092b8:	4b02      	ldr	r3, [pc, #8]	@ (80092c4 <raise+0xc>)
 80092ba:	4601      	mov	r1, r0
 80092bc:	6818      	ldr	r0, [r3, #0]
 80092be:	f7ff bfd3 	b.w	8009268 <_raise_r>
 80092c2:	bf00      	nop
 80092c4:	20000018 	.word	0x20000018

080092c8 <_kill_r>:
 80092c8:	b538      	push	{r3, r4, r5, lr}
 80092ca:	4d07      	ldr	r5, [pc, #28]	@ (80092e8 <_kill_r+0x20>)
 80092cc:	2300      	movs	r3, #0
 80092ce:	4604      	mov	r4, r0
 80092d0:	4608      	mov	r0, r1
 80092d2:	4611      	mov	r1, r2
 80092d4:	602b      	str	r3, [r5, #0]
 80092d6:	f7f8 fc0d 	bl	8001af4 <_kill>
 80092da:	1c43      	adds	r3, r0, #1
 80092dc:	d102      	bne.n	80092e4 <_kill_r+0x1c>
 80092de:	682b      	ldr	r3, [r5, #0]
 80092e0:	b103      	cbz	r3, 80092e4 <_kill_r+0x1c>
 80092e2:	6023      	str	r3, [r4, #0]
 80092e4:	bd38      	pop	{r3, r4, r5, pc}
 80092e6:	bf00      	nop
 80092e8:	2000066c 	.word	0x2000066c

080092ec <_getpid_r>:
 80092ec:	f7f8 bbfa 	b.w	8001ae4 <_getpid>

080092f0 <_calloc_r>:
 80092f0:	b570      	push	{r4, r5, r6, lr}
 80092f2:	fba1 5402 	umull	r5, r4, r1, r2
 80092f6:	b934      	cbnz	r4, 8009306 <_calloc_r+0x16>
 80092f8:	4629      	mov	r1, r5
 80092fa:	f7fc fec1 	bl	8006080 <_malloc_r>
 80092fe:	4606      	mov	r6, r0
 8009300:	b928      	cbnz	r0, 800930e <_calloc_r+0x1e>
 8009302:	4630      	mov	r0, r6
 8009304:	bd70      	pop	{r4, r5, r6, pc}
 8009306:	220c      	movs	r2, #12
 8009308:	6002      	str	r2, [r0, #0]
 800930a:	2600      	movs	r6, #0
 800930c:	e7f9      	b.n	8009302 <_calloc_r+0x12>
 800930e:	462a      	mov	r2, r5
 8009310:	4621      	mov	r1, r4
 8009312:	f7fc fd18 	bl	8005d46 <memset>
 8009316:	e7f4      	b.n	8009302 <_calloc_r+0x12>

08009318 <_malloc_usable_size_r>:
 8009318:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800931c:	1f18      	subs	r0, r3, #4
 800931e:	2b00      	cmp	r3, #0
 8009320:	bfbc      	itt	lt
 8009322:	580b      	ldrlt	r3, [r1, r0]
 8009324:	18c0      	addlt	r0, r0, r3
 8009326:	4770      	bx	lr

08009328 <__swhatbuf_r>:
 8009328:	b570      	push	{r4, r5, r6, lr}
 800932a:	460c      	mov	r4, r1
 800932c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009330:	2900      	cmp	r1, #0
 8009332:	b096      	sub	sp, #88	@ 0x58
 8009334:	4615      	mov	r5, r2
 8009336:	461e      	mov	r6, r3
 8009338:	da0d      	bge.n	8009356 <__swhatbuf_r+0x2e>
 800933a:	89a3      	ldrh	r3, [r4, #12]
 800933c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009340:	f04f 0100 	mov.w	r1, #0
 8009344:	bf14      	ite	ne
 8009346:	2340      	movne	r3, #64	@ 0x40
 8009348:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800934c:	2000      	movs	r0, #0
 800934e:	6031      	str	r1, [r6, #0]
 8009350:	602b      	str	r3, [r5, #0]
 8009352:	b016      	add	sp, #88	@ 0x58
 8009354:	bd70      	pop	{r4, r5, r6, pc}
 8009356:	466a      	mov	r2, sp
 8009358:	f000 f848 	bl	80093ec <_fstat_r>
 800935c:	2800      	cmp	r0, #0
 800935e:	dbec      	blt.n	800933a <__swhatbuf_r+0x12>
 8009360:	9901      	ldr	r1, [sp, #4]
 8009362:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009366:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800936a:	4259      	negs	r1, r3
 800936c:	4159      	adcs	r1, r3
 800936e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009372:	e7eb      	b.n	800934c <__swhatbuf_r+0x24>

08009374 <__smakebuf_r>:
 8009374:	898b      	ldrh	r3, [r1, #12]
 8009376:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009378:	079d      	lsls	r5, r3, #30
 800937a:	4606      	mov	r6, r0
 800937c:	460c      	mov	r4, r1
 800937e:	d507      	bpl.n	8009390 <__smakebuf_r+0x1c>
 8009380:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009384:	6023      	str	r3, [r4, #0]
 8009386:	6123      	str	r3, [r4, #16]
 8009388:	2301      	movs	r3, #1
 800938a:	6163      	str	r3, [r4, #20]
 800938c:	b003      	add	sp, #12
 800938e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009390:	ab01      	add	r3, sp, #4
 8009392:	466a      	mov	r2, sp
 8009394:	f7ff ffc8 	bl	8009328 <__swhatbuf_r>
 8009398:	9f00      	ldr	r7, [sp, #0]
 800939a:	4605      	mov	r5, r0
 800939c:	4639      	mov	r1, r7
 800939e:	4630      	mov	r0, r6
 80093a0:	f7fc fe6e 	bl	8006080 <_malloc_r>
 80093a4:	b948      	cbnz	r0, 80093ba <__smakebuf_r+0x46>
 80093a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093aa:	059a      	lsls	r2, r3, #22
 80093ac:	d4ee      	bmi.n	800938c <__smakebuf_r+0x18>
 80093ae:	f023 0303 	bic.w	r3, r3, #3
 80093b2:	f043 0302 	orr.w	r3, r3, #2
 80093b6:	81a3      	strh	r3, [r4, #12]
 80093b8:	e7e2      	b.n	8009380 <__smakebuf_r+0xc>
 80093ba:	89a3      	ldrh	r3, [r4, #12]
 80093bc:	6020      	str	r0, [r4, #0]
 80093be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093c2:	81a3      	strh	r3, [r4, #12]
 80093c4:	9b01      	ldr	r3, [sp, #4]
 80093c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80093ca:	b15b      	cbz	r3, 80093e4 <__smakebuf_r+0x70>
 80093cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093d0:	4630      	mov	r0, r6
 80093d2:	f000 f81d 	bl	8009410 <_isatty_r>
 80093d6:	b128      	cbz	r0, 80093e4 <__smakebuf_r+0x70>
 80093d8:	89a3      	ldrh	r3, [r4, #12]
 80093da:	f023 0303 	bic.w	r3, r3, #3
 80093de:	f043 0301 	orr.w	r3, r3, #1
 80093e2:	81a3      	strh	r3, [r4, #12]
 80093e4:	89a3      	ldrh	r3, [r4, #12]
 80093e6:	431d      	orrs	r5, r3
 80093e8:	81a5      	strh	r5, [r4, #12]
 80093ea:	e7cf      	b.n	800938c <__smakebuf_r+0x18>

080093ec <_fstat_r>:
 80093ec:	b538      	push	{r3, r4, r5, lr}
 80093ee:	4d07      	ldr	r5, [pc, #28]	@ (800940c <_fstat_r+0x20>)
 80093f0:	2300      	movs	r3, #0
 80093f2:	4604      	mov	r4, r0
 80093f4:	4608      	mov	r0, r1
 80093f6:	4611      	mov	r1, r2
 80093f8:	602b      	str	r3, [r5, #0]
 80093fa:	f7f8 fbdb 	bl	8001bb4 <_fstat>
 80093fe:	1c43      	adds	r3, r0, #1
 8009400:	d102      	bne.n	8009408 <_fstat_r+0x1c>
 8009402:	682b      	ldr	r3, [r5, #0]
 8009404:	b103      	cbz	r3, 8009408 <_fstat_r+0x1c>
 8009406:	6023      	str	r3, [r4, #0]
 8009408:	bd38      	pop	{r3, r4, r5, pc}
 800940a:	bf00      	nop
 800940c:	2000066c 	.word	0x2000066c

08009410 <_isatty_r>:
 8009410:	b538      	push	{r3, r4, r5, lr}
 8009412:	4d06      	ldr	r5, [pc, #24]	@ (800942c <_isatty_r+0x1c>)
 8009414:	2300      	movs	r3, #0
 8009416:	4604      	mov	r4, r0
 8009418:	4608      	mov	r0, r1
 800941a:	602b      	str	r3, [r5, #0]
 800941c:	f7f8 fbda 	bl	8001bd4 <_isatty>
 8009420:	1c43      	adds	r3, r0, #1
 8009422:	d102      	bne.n	800942a <_isatty_r+0x1a>
 8009424:	682b      	ldr	r3, [r5, #0]
 8009426:	b103      	cbz	r3, 800942a <_isatty_r+0x1a>
 8009428:	6023      	str	r3, [r4, #0]
 800942a:	bd38      	pop	{r3, r4, r5, pc}
 800942c:	2000066c 	.word	0x2000066c

08009430 <_init>:
 8009430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009432:	bf00      	nop
 8009434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009436:	bc08      	pop	{r3}
 8009438:	469e      	mov	lr, r3
 800943a:	4770      	bx	lr

0800943c <_fini>:
 800943c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800943e:	bf00      	nop
 8009440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009442:	bc08      	pop	{r3}
 8009444:	469e      	mov	lr, r3
 8009446:	4770      	bx	lr
