{
    "f20fd0dc": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xa(10)",
            "VFSUB.VV        v2, v19, v20, none",
            "VFADD.VV        v2, v19, v20, v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "addsubps xmm3, xmm4"
    },
    "f20fd0d2": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xa(10)",
            "VFSUB.VV        v2, v18, v18, none",
            "VFADD.VV        v2, v18, v18, v0.t",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "addsubps xmm2, xmm2"
    },
    "f20fd00f": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v3, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMV.V.I         v0, 0xa(10)",
            "VFSUB.VV        v2, v17, v3, none",
            "VFADD.VV        v2, v17, v3, v0.t",
            "VMV.V.V         v17, v2"
        ],
        "disassembly": "addsubps xmm1, [rdi]"
    },
    "660fd0dc": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v0, 0x2(2)",
            "VFSUB.VV        v2, v19, v20, none",
            "VFADD.VV        v2, v19, v20, v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "addsubpd xmm3, xmm4"
    },
    "660fd0d2": {
        "instruction_count": 5,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v0, 0x2(2)",
            "VFSUB.VV        v2, v18, v18, none",
            "VFADD.VV        v2, v18, v18, v0.t",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "addsubpd xmm2, xmm2"
    },
    "660fd00f": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v3, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v0, 0x2(2)",
            "VFSUB.VV        v2, v17, v3, none",
            "VFADD.VV        v2, v17, v3, v0.t",
            "VMV.V.V         v17, v2"
        ],
        "disassembly": "addsubpd xmm1, [rdi]"
    },
    "f20f7cdc": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSLIDEDOWN.VI   v2, v19, 0x1(1), none",
            "VSLIDEDOWN.VI   v3, v20, 0x1(1), none",
            "VFADD.VV        v4, v19, v2, none",
            "VFADD.VV        v5, v20, v3, none",
            "VMV.V.I         v0, 0x5(5)",
            "VCOMPRESS.VM    v6, v4, v0",
            "VCOMPRESS.VM    v7, v5, v0",
            "VSLIDEUP.VI     v6, v7, 0x2(2), none",
            "VMV.V.V         v19, v6"
        ],
        "disassembly": "haddps xmm3, xmm4"
    },
    "f20f7cd2": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSLIDEDOWN.VI   v2, v18, 0x1(1), none",
            "VSLIDEDOWN.VI   v3, v18, 0x1(1), none",
            "VFADD.VV        v4, v18, v2, none",
            "VFADD.VV        v5, v18, v3, none",
            "VMV.V.I         v0, 0x5(5)",
            "VCOMPRESS.VM    v6, v4, v0",
            "VCOMPRESS.VM    v7, v5, v0",
            "VSLIDEUP.VI     v6, v7, 0x2(2), none",
            "VMV.V.V         v18, v6"
        ],
        "disassembly": "haddps xmm2, xmm2"
    },
    "f20f7c0f": {
        "instruction_count": 12,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSLIDEDOWN.VI   v3, v17, 0x1(1), none",
            "VSLIDEDOWN.VI   v4, v2, 0x1(1), none",
            "VFADD.VV        v5, v17, v3, none",
            "VFADD.VV        v6, v2, v4, none",
            "VMV.V.I         v0, 0x5(5)",
            "VCOMPRESS.VM    v7, v5, v0",
            "VCOMPRESS.VM    v1, v6, v0",
            "VSLIDEUP.VI     v7, v1, 0x2(2), none",
            "VMV.V.V         v17, v7"
        ],
        "disassembly": "haddps xmm1, [rdi]"
    },
    "660f7cdc": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v2, 0x0(0)",
            "VMV.V.I         v3, 0x0(0)",
            "VFREDUSUM.VS    v2, v20, v2, none",
            "VFREDUSUM.VS    v3, v19, v3, none",
            "VSLIDEUP.VI     v3, v2, 0x1(1), none",
            "VMV.V.V         v19, v3"
        ],
        "disassembly": "haddpd xmm3, xmm4"
    },
    "660f7cd2": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v2, 0x0(0)",
            "VMV.V.I         v3, 0x0(0)",
            "VFREDUSUM.VS    v2, v18, v2, none",
            "VFREDUSUM.VS    v3, v18, v3, none",
            "VSLIDEUP.VI     v3, v2, 0x1(1), none",
            "VMV.V.V         v18, v3"
        ],
        "disassembly": "haddpd xmm2, xmm2"
    },
    "660f7c0f": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v4, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v2, 0x0(0)",
            "VMV.V.I         v3, 0x0(0)",
            "VFREDUSUM.VS    v2, v4, v2, none",
            "VFREDUSUM.VS    v3, v17, v3, none",
            "VSLIDEUP.VI     v3, v2, 0x1(1), none",
            "VMV.V.V         v17, v3"
        ],
        "disassembly": "haddpd xmm1, [rdi]"
    },
    "f20f7ddc": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSLIDEDOWN.VI   v2, v19, 0x1(1), none",
            "VSLIDEDOWN.VI   v3, v20, 0x1(1), none",
            "VFSUB.VV        v4, v19, v2, none",
            "VFSUB.VV        v5, v20, v3, none",
            "VMV.V.I         v0, 0x5(5)",
            "VCOMPRESS.VM    v6, v4, v0",
            "VCOMPRESS.VM    v7, v5, v0",
            "VSLIDEUP.VI     v6, v7, 0x2(2), none",
            "VMV.V.V         v19, v6"
        ],
        "disassembly": "hsubps xmm3, xmm4"
    },
    "f20f7dd2": {
        "instruction_count": 10,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSLIDEDOWN.VI   v2, v18, 0x1(1), none",
            "VSLIDEDOWN.VI   v3, v18, 0x1(1), none",
            "VFSUB.VV        v4, v18, v2, none",
            "VFSUB.VV        v5, v18, v3, none",
            "VMV.V.I         v0, 0x5(5)",
            "VCOMPRESS.VM    v6, v4, v0",
            "VCOMPRESS.VM    v7, v5, v0",
            "VSLIDEUP.VI     v6, v7, 0x2(2), none",
            "VMV.V.V         v18, v6"
        ],
        "disassembly": "hsubps xmm2, xmm2"
    },
    "f20f7d0f": {
        "instruction_count": 12,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VSLIDEDOWN.VI   v3, v17, 0x1(1), none",
            "VSLIDEDOWN.VI   v4, v2, 0x1(1), none",
            "VFSUB.VV        v5, v17, v3, none",
            "VFSUB.VV        v6, v2, v4, none",
            "VMV.V.I         v0, 0x5(5)",
            "VCOMPRESS.VM    v7, v5, v0",
            "VCOMPRESS.VM    v1, v6, v0",
            "VSLIDEUP.VI     v7, v1, 0x2(2), none",
            "VMV.V.V         v17, v7"
        ],
        "disassembly": "hsubps xmm1, [rdi]"
    },
    "660f7ddc": {
        "instruction_count": 12,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.V         v4, v20",
            "VMV.V.V         v5, v19",
            "VMV.V.I         v0, 0x2(2)",
            "VFSGNJN.VV      v4, v4, v4, v0.t",
            "VFSGNJN.VV      v5, v5, v5, v0.t",
            "VMV.V.I         v2, 0x0(0)",
            "VMV.V.I         v3, 0x0(0)",
            "VFREDUSUM.VS    v2, v4, v2, none",
            "VFREDUSUM.VS    v3, v5, v3, none",
            "VSLIDEUP.VI     v3, v2, 0x1(1), none",
            "VMV.V.V         v19, v3"
        ],
        "disassembly": "hsubpd xmm3, xmm4"
    },
    "660f7dd2": {
        "instruction_count": 12,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.V         v4, v18",
            "VMV.V.V         v5, v18",
            "VMV.V.I         v0, 0x2(2)",
            "VFSGNJN.VV      v4, v4, v4, v0.t",
            "VFSGNJN.VV      v5, v5, v5, v0.t",
            "VMV.V.I         v2, 0x0(0)",
            "VMV.V.I         v3, 0x0(0)",
            "VFREDUSUM.VS    v2, v4, v2, none",
            "VFREDUSUM.VS    v3, v5, v3, none",
            "VSLIDEUP.VI     v3, v2, 0x1(1), none",
            "VMV.V.V         v18, v3"
        ],
        "disassembly": "hsubpd xmm2, xmm2"
    },
    "660f7d0f": {
        "instruction_count": 14,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v6, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.V         v4, v6",
            "VMV.V.V         v5, v17",
            "VMV.V.I         v0, 0x2(2)",
            "VFSGNJN.VV      v4, v4, v4, v0.t",
            "VFSGNJN.VV      v5, v5, v5, v0.t",
            "VMV.V.I         v2, 0x0(0)",
            "VMV.V.I         v3, 0x0(0)",
            "VFREDUSUM.VS    v2, v4, v2, none",
            "VFREDUSUM.VS    v3, v5, v3, none",
            "VSLIDEUP.VI     v3, v2, 0x1(1), none",
            "VMV.V.V         v17, v3"
        ],
        "disassembly": "hsubpd xmm1, [rdi]"
    },
    "f30f16dc": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSRL.VX         v3, v20, ra, none",
            "VSLL.VX         v2, v3, ra, none",
            "VOR.VV          v19, v2, v3, none"
        ],
        "disassembly": "movshdup xmm3, xmm4"
    },
    "f30f16d2": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSRL.VX         v3, v18, ra, none",
            "VSLL.VX         v2, v3, ra, none",
            "VOR.VV          v18, v2, v3, none"
        ],
        "disassembly": "movshdup xmm2, xmm2"
    },
    "f30f160f": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSRL.VX         v4, v2, ra, none",
            "VSLL.VX         v3, v4, ra, none",
            "VOR.VV          v17, v3, v4, none"
        ],
        "disassembly": "movshdup xmm1, [rdi]"
    },
    "f30f12dc": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VX         v2, v20, ra, none",
            "VSRL.VX         v3, v2, ra, none",
            "VOR.VV          v19, v2, v3, none"
        ],
        "disassembly": "movsldup xmm3, xmm4"
    },
    "f30f12d2": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VX         v2, v18, ra, none",
            "VSRL.VX         v3, v2, ra, none",
            "VOR.VV          v18, v2, v3, none"
        ],
        "disassembly": "movsldup xmm2, xmm2"
    },
    "f30f120f": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "ADDIW           ra, zero, 0x20(32)",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VSLL.VX         v3, v2, ra, none",
            "VSRL.VX         v4, v3, ra, none",
            "VOR.VV          v17, v3, v4, none"
        ],
        "disassembly": "movsldup xmm1, [rdi]"
    },
    "f20f12dc": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v3, 0x0(0)",
            "VRGATHER.VV     v2, v20, v3, none",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "movddup xmm3, xmm4"
    },
    "f20f12d2": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v3, 0x0(0)",
            "VRGATHER.VV     v2, v18, v3, none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "movddup xmm2, xmm2"
    },
    "f20f120f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 8, e8, m1, tu, mu",
            "VLE8.V          v4, a0, none, 1",
            "VSETIVLI        zero, 2, e64, m1, tu, mu",
            "VMV.V.I         v3, 0x0(0)",
            "VRGATHER.VV     v2, v4, v3, none",
            "VMV.V.V         v17, v2"
        ],
        "disassembly": "movddup xmm1, qword ptr [rdi]"
    },
    "f20ff01f": {
        "instruction_count": 3,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v2, a0, none, 1",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "lddqu xmm3, [rdi]"
    }
}