/*
 * Copyright 2014 Device Solutions Ltd
 *
 * Author: John Inglis <john@device.solutions>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */
/dts-v1/;
#include "imx6dl-opal.dtsi"
#include <dt-bindings/input/input.h>

/ {
	model = "Device Solutions Opal i.MX6DL Development Kit";
	compatible = "devicesolutions,imx6dl-opaldk", "fsl,imx6dl";

    aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

    sound {
		compatible = "fsl,imx6dl-opaldk-sgtl5000",
                     "fsl,imx-audio-sgtl5000";
		model = "imx6dl-opaldk-sgtl5000";
		ssi-controller = <&ssi1>;
		audio-codec = <&sgtl5000>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		mux-int-port = <1>;
		mux-ext-port = <3>;
        status = "okay";
	};

    sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
                     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
        status = "okay";
	};

    lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB565";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_1>;
		status = "disabled";
	};

    hannstar_cabc {
		compatible = "hannstar,cabc";

		lvds0 {
			gpios = <&gpio2 29 GPIO_ACTIVE_HIGH>;
		};

		lvds1 {
            gpios = <&gpio3 7 GPIO_ACTIVE_HIGH>;
		};
	};

    contrast {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
	};

    v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

    v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};

    v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str ="LDB-XGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str ="LDB-XGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

    user-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

        enter {  // user-button1
			label = "Enter";
            gpios = <&gpio3 31 GPIO_ACTIVE_LOW>;
            gpio-key,wakeup;
			linux,code = <KEY_ENTER>;
		};

		up {  // user-button2
			label = "Right";
			gpios = <&gpio3 30 GPIO_ACTIVE_LOW>;
			gpio-key,wakeup;
			linux,code = <KEY_RIGHT>;
		};

		down {  // user-button3
			label = "Left";
            gpios = <&gpio4 13 GPIO_ACTIVE_LOW>;
            gpio-key,wakeup;
			linux,code = <KEY_RIGHT>;
		};
	};

    user-leds {
        compatible = "gpio-leds";
        pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_leds>;

        user-led-g1 {
            label = "user-led-g1";
            gpios = <&gpio3 5 GPIO_ACTIVE_HIGH>;
            default-state = "off";
        };

        user-led-g2 {
            label = "user-led-g2";
            gpios = <&gpio3 1 GPIO_ACTIVE_HIGH>;
            default-state = "off";
        };

        user-led-r1 {
            label = "user-led-r1";
            gpios = <&gpio3 4 GPIO_ACTIVE_HIGH>;
            default-state = "off";
        };

        user-led-r2 {
            label = "user-led-r2";
            gpios = <&gpio3 14 GPIO_ACTIVE_HIGH>;
            default-state = "off";
        };
    };

    regulators {
		compatible = "simple-bus";

		reg_csi_1v8: csi_1v8 {
			compatible = "regulator-fixed";
			regulator-name = "CSI_1v8";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};
    };
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux_2>;
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&ldb {
	lvds-channel@0 {
		crtc = "ipu1-di0";
	};

	lvds-channel@1 {
		crtc = "ipu1-di1";
	};
};

&mipi_csi {
    status = "okay";
    ipu_id = <0>;
    csi_id = <1>;
    v_channel = <0>;
    lanes = <2>;
};

&ecspi2 {  /* External expansion */
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio2 26 0>, <&gpio2 27 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2_1>;
	status = "okay";

    spidev@0x00 {
        compatible = "spidev";
        spi-max-frequency = <20000000>;
        reg = <0>;
    };
    spidev@0x01 {
        compatible = "spidev";
        spi-max-frequency = <20000000>;
        reg = <1>;
    };
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1_3>;
	status = "okay";
};

&can2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2_2>;
	status = "okay";
};

&i2c1 {  /* PMIC also on this bus */
    sgtl5000: sgtl5000@0a {  // Audio
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_DCDC_3v3>;
		VDDIO-supply = <&reg_DCDC_3v3>;
	};
/*
    rtc@68 {
        compatible = "st,m41t80";
        reg = <0x68>;
        // RTC_INT1 GPIO3_22, RTC_INT2 GPIO2_6 - are these supported in driver?
        interrupt-parent = <&gpio3>;
        interrupts = <22 8>;
    };
*/
};

&i2c2 {
	status = "okay";
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2_1>;

    /* LVDS1 */
    egalax_ts@04 {
		compatible = "eeti,egalax_ts";
		reg = <0x04>;
        interrupt-parent = <&gpio6>;
		interrupts = <7 2>;
		wakeup-gpios = <&gpio6 7 0>;
	};

    ov564x_mipi: ov564x_mipi@3c {
		compatible = "ovti,ov564x_mipi";
		reg = <0x3c>;
		clocks = <&clks 200>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_csi_1v8>; // 1v8
		AVDD-supply = <&vgen5_2v8_reg>; // 2v8
		DVDD-supply = <&vgen1_1v5_reg>;  // 1v5
		pwn-gpios = <&gpio3 2 GPIO_ACTIVE_HIGH>;
		rst-gpios = <&gpio2 28 GPIO_ACTIVE_LOW>;
		csi_id = <1>;
		mclk = <24000000>;
		mclk_source = <0>;
	};

	hdmi_i2c: edid@50 {
        compatible = "fsl,imx6-hdmi-i2c";
        reg = <0x50>;
	};
};

&i2c3 {
	status = "okay";
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3_1>;

    /* LVDS0 */
    egalax_ts@04 {
		compatible = "eeti,egalax_ts";
		reg = <0x04>;
		interrupt-parent = <&gpio3>;
		interrupts = <21 2>;
		wakeup-gpios = <&gpio3 21 0>;
	};

    adv7180: adv7180@21 {
		compatible = "adv,adv7180";
		reg = <0x21>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_2>;
		clocks = <&clks IMX6QDL_CLK_CKO2>;  // IMX6QDL_CLK_CKO
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_csi_1v8>; // 1v8
		AVDD-supply = <&vgen5_2v8_reg>; // 2v8
		DVDD-supply = <&vgen1_1v5_reg>;  // 1v5
		PVDD-supply = <&vgen4_1v8_reg>;  /* 1.8v */
		pwn-gpios = <&gpio5 0 1>;
		rst-gpios = <&gpio3 9 0>;
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
		cvbs = <1>;
	};
};

&uart1 {  /* Telit modem */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_1 &pinctrl_uart1_modem_1>;
    fsl,uart-has-rtscts;
	status = "okay";
};

&uart2 {  /* RS485/Expansion */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_3>;
    fsl,rs485-mode;
    rs485-de-gpio = <&gpio3 28 0>;
    rs485-re-gpio = <&gpio3 29 0>;
	status = "okay";
};

&uart5 {  /* Bluetooth */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5_1>;
    fsl,uart-has-rtscts;
	status = "okay";
};

&usdhc1 {  /* wifi */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1_1>;
	no-1-8-v;
	status = "okay";
};

&usdhc2 {  /* sd card */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_2>;
	cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;
	no-1-8-v;
	status = "okay";
};

&usbh1 {
	/*vbus-supply = <&reg_usb_h1_vbus>;*/
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1_2>;
	status = "okay";
};

&pcie {
    power-on-gpio = <&gpio6 10 0>;
    reset-gpio = <&gpio4 11 0>;
    wake-up-gpio = <&gpio6 14 0>;
    disable-gpio = <&gpio4 10 0>;
    status = "ok";
};

&usbotg {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	dr_mode = "peripheral";
	status = "okay";
};

&iomuxc {
    pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6dl-opal6 {
		pinctrl_hog: hoggrp {
			fsl,pins = <
                /* Audio and camera clocks */
                MX6QDL_PAD_GPIO_0__CCM_CLKO1        0x130b0
                MX6QDL_PAD_GPIO_3__CCM_CLKO2        0x130b0
                /* sdhc2 */
                MX6QDL_PAD_GPIO_4__GPIO1_IO04       0x80000000
                MX6QDL_PAD_GPIO_2__GPIO1_IO02       0x80000000
                /* RTC interrupts */
                MX6QDL_PAD_EIM_D22__GPIO3_IO22      0x80000000
                MX6QDL_PAD_NANDF_ALE__GPIO6_IO08    0x80000000
                /* LVDS */
                MX6QDL_PAD_EIM_EB1__GPIO2_IO29      0x80000000
                MX6QDL_PAD_EIM_DA7__GPIO3_IO07      0x80000000
                MX6QDL_PAD_EIM_D21__GPIO3_IO21      0x80000000
                MX6QDL_PAD_NANDF_CLE__GPIO6_IO07    0x80000000
                /* MIPI camera */
                MX6QDL_PAD_EIM_DA2__GPIO3_IO02      0x130b0  // PWR
                MX6QDL_PAD_EIM_EB0__GPIO2_IO28      0x80000000  // RESET
                /* Parallel camera */
                MX6QDL_PAD_EIM_DA9__GPIO3_IO09      0x80000000
                MX6QDL_PAD_EIM_WAIT__GPIO5_IO00     0x80000000
                /* wifi */
                MX6QDL_PAD_EIM_DA0__GPIO3_IO00      0x80000000  // pwd_l
                MX6QDL_PAD_EIM_DA8__GPIO3_IO08      0x80000000  // reset
                /* modem */
                //MX6QDL_PAD_EIM_DA3__GPIO3_IO03      0x80000000
                //MX6QDL_PAD_EIM_DA6__GPIO3_IO06      0x80000000
                //MX6QDL_PAD_SD3_DAT2__GPIO7_IO06     0x80000000
                MX6QDL_PAD_NANDF_RB0__GPIO6_IO10    0x80000000
                MX6QDL_PAD_NANDF_CS1__GPIO6_IO14    0x80000000
                MX6QDL_PAD_KEY_COL2__GPIO4_IO10     0x80000000
                MX6QDL_PAD_KEY_ROW2__GPIO4_IO11     0x80000000

                MX6QDL_PAD_EIM_D28__GPIO3_IO28      0x80000000
                MX6QDL_PAD_EIM_D29__GPIO3_IO29      0x80000000

                MX6QDL_PAD_NANDF_D2__GPIO2_IO02     0x1f0b0
                MX6QDL_PAD_NANDF_D3__GPIO2_IO03     0x1f0b0
			>;
		};

		pinctrl_leds: ledsgrp {  /* LEDs */
		    fsl,pins = <
				MX6QDL_PAD_EIM_DA5__GPIO3_IO05      0x80000000
                MX6QDL_PAD_EIM_DA1__GPIO3_IO01      0x80000000
                MX6QDL_PAD_EIM_DA4__GPIO3_IO04      0x80000000
                MX6QDL_PAD_EIM_DA14__GPIO3_IO14     0x80000000
            >;
		};

        pinctrl_gpio_keys: gpio_keysgrp {  /* User Buttons */
            fsl,pins = <
                MX6QDL_PAD_EIM_D31__GPIO3_IO31      0x1b0b0
                MX6QDL_PAD_EIM_D30__GPIO3_IO30      0x1b0b0
                MX6QDL_PAD_KEY_ROW3__GPIO4_IO13     0x1b0b0
            >;
        };

        pinctrl_audmux_2: audmux-2 {
            fsl,pins = <
                MX6QDL_PAD_CSI0_DAT7__AUD3_RXD  0x130b0
                MX6QDL_PAD_CSI0_DAT4__AUD3_TXC  0x130b0
                MX6QDL_PAD_CSI0_DAT5__AUD3_TXD  0x110b0
                MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
            >;
        };

        pinctrl_flexcan1_3: flexcan1grp-3 {
            fsl,pins = <
                MX6QDL_PAD_SD3_CMD__FLEXCAN1_TX     0x80000000
                MX6QDL_PAD_SD3_CLK__FLEXCAN1_RX     0x80000000
            >;
        };

        pinctrl_flexcan2_2: flexcan2grp-2 {
            fsl,pins = <
                MX6QDL_PAD_SD3_DAT0__FLEXCAN2_TX    0x80000000
                MX6QDL_PAD_SD3_DAT1__FLEXCAN2_RX    0x80000000
            >;
        };

        pinctrl_ecspi2_1: ecspi2grp-1 {
            fsl,pins = <
                MX6QDL_PAD_EIM_OE__ECSPI2_MISO  0x100b1
                MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 0x100b1
                MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 0x100b1
                MX6QDL_PAD_EIM_A25__ECSPI2_RDY  0x100b1
                /* i.MX SPI driver only supports GPIO SS */
                MX6QDL_PAD_EIM_RW__GPIO2_IO26   0x80000000
                MX6QDL_PAD_EIM_LBA__GPIO2_IO27  0x80000000
            >;
        };

        pinctrl_i2c1_2: i2c1grp-2 {
            fsl,pins = <
                MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
                MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
            >;
        };

        pinctrl_i2c2_1: i2c2grp-1 {
            fsl,pins = <
                MX6QDL_PAD_EIM_EB2__I2C2_SCL 0x4001b8b1
                MX6QDL_PAD_EIM_D16__I2C2_SDA 0x4001b8b1
            >;
        };

        pinctrl_i2c3_1: i2c3grp-1 {
            fsl,pins = <
                MX6QDL_PAD_EIM_D17__I2C3_SCL 0x4001b8b1
                MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
            >;
        };

        pinctrl_i2c4_1: i2c4grp-1 {
            fsl,pins = <
                MX6QDL_PAD_NANDF_WP_B__I2C4_SCL 0x4001b8b1
                MX6QDL_PAD_NANDF_CS3__I2C4_SDA  0x4001b8b1
            >;
        };

        pinctrl_ipu1_1: ipu1grp {
            fsl,pins = <
                MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
                MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
                MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
                MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
                MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
                MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
                MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
                MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
                MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
                MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
                MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
                MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
                MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
                MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
                MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
                MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
                MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
                MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
                MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
                MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
                MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
                MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
                MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
                MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
                MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
                MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
                MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
                MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
                MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
            >;
        };

        pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
            fsl,pins = <
                MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
                MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
                MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
                MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
                MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
                MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
                MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
                MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
                MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000
                MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
                MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x80000000
                MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x80000000
            >;
        };

        pinctrl_uart1_1: uart1grp-1 {
            fsl,pins = <
                MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
                MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
            >;
        };

        pinctrl_uart1_modem_1: uart1_modemgrp-1 {
            fsl,pins = <
                MX6QDL_PAD_EIM_D19__UART1_CTS_B 0x1b0b1
                MX6QDL_PAD_EIM_D20__UART1_RTS_B 0x1b0b1
                MX6QDL_PAD_EIM_D23__UART1_DCD_B 0x1b0b1
                MX6QDL_PAD_EIM_D25__UART1_DSR_B 0x1b0b1
                MX6QDL_PAD_EIM_D24__UART1_DTR_B 0x1b0b1
                MX6QDL_PAD_EIM_EB3__UART1_RI_B  0x1b0b1
            >;
        };

        pinctrl_uart2_3: uart2grp-3 {
            fsl,pins = <
                MX6QDL_PAD_EIM_D26__UART2_TX_DATA   0x1b0b1
                MX6QDL_PAD_EIM_D27__UART2_RX_DATA   0x1b0b1
                //MX6QDL_PAD_EIM_D29__UART2_RTS_B     0x1b0b1
                //MX6QDL_PAD_EIM_D28__UART2_CTS_B     0x1b0b1
            >;
        };

        pinctrl_uart4_1: uart4grp-1 {
            fsl,pins = <
                MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
                MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
            >;
        };

        pinctrl_uart5_1: uart5grp-1 {
            fsl,pins = <
                MX6QDL_PAD_KEY_COL1__UART5_TX_DATA  0x1b0b1
                MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA  0x1b0b1
                MX6QDL_PAD_KEY_COL4__UART5_RTS_B    0x1b0b1
                MX6QDL_PAD_KEY_ROW4__UART5_CTS_B    0x1b0b1
            >;
        };

        pinctrl_pwm1_2: pwm1grp-2 {
            fsl,pins = <
                MX6QDL_PAD_GPIO_9__PWM1_OUT 0x1b0b1
            >;
        };

        pinctrl_usdhc1_1: usdhc1grp-1 {
            fsl,pins = <
                MX6QDL_PAD_SD1_CMD__SD1_CMD    0x17071
                MX6QDL_PAD_SD1_CLK__SD1_CLK    0x10071
                MX6QDL_PAD_SD1_DAT0__SD1_DATA0 0x17071
                MX6QDL_PAD_SD1_DAT1__SD1_DATA1 0x17071
                MX6QDL_PAD_SD1_DAT2__SD1_DATA2 0x17071
                MX6QDL_PAD_SD1_DAT3__SD1_DATA3 0x17071
            >;
        };

        pinctrl_usdhc2_2: usdhc2grp-2 {
            fsl,pins = <
                MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
                MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
                MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
                MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
                MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
                MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
            >;
        };

        pinctrl_usdhc4_1: usdhc4grp-1 {
            fsl,pins = <
                MX6QDL_PAD_SD4_CMD__SD4_CMD    0x17059
                MX6QDL_PAD_SD4_CLK__SD4_CLK    0x10059
                MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
                MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
                MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
                MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
                MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059
                MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059
                MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059
                MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059
            >;
        };

        pinctrl_usbotg: usbotggrp {
			fsl,pins = <
                MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x17059
			>;
		};
	};
};
