{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653105014061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653105014061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 20:50:13 2022 " "Processing started: Fri May 20 20:50:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653105014061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653105014061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SOC_D8M_LB_RTL -c DE1_SOC_D8M_LB_RTL " "Command: quartus_sta DE1_SOC_D8M_LB_RTL -c DE1_SOC_D8M_LB_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653105014061 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653105014209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653105017626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653105017626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105017669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105017669 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1653105019438 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC_D8M_LB_RTL.sdc " "Reading SDC File: 'DE1_SOC_D8M_LB_RTL.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1653105020261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 8 CLOCK2_50 port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(8): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC_D8M_LB_RTL.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SOC_D8M_LB_RTL.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  -name CLOCK2_50 \[get_ports CLOCK2_50\] " "create_clock -period \"50.0 MHz\"  -name CLOCK2_50 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020377 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 9 CLOCK3_50 port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(9): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC_D8M_LB_RTL.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SOC_D8M_LB_RTL.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  -name CLOCK3_50 \[get_ports CLOCK3_50\] " "create_clock -period \"50.0 MHz\"  -name CLOCK3_50 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020377 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 16 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(16): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC_D8M_LB_RTL.sdc 16 Argument <targets> is not an object ID " "Ignored create_clock at DE1_SOC_D8M_LB_RTL.sdc(16): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020378 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 17 altera_reserved_tdi port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(17): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 17 altera_reserved_tck clock " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(17): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_LB_RTL.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC_D8M_LB_RTL.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020379 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_LB_RTL.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC_D8M_LB_RTL.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 18 altera_reserved_tms port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(18): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_LB_RTL.sdc 18 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC_D8M_LB_RTL.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020379 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_LB_RTL.sdc 18 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC_D8M_LB_RTL.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 19 altera_reserved_tdo port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(19): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 19 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020380 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 19 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(19): Argument -clock is not an object ID" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 22 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(22): u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 23 DRAM_CLK port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(23): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020382 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE1_SOC_D8M_LB_RTL.sdc 22 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE1_SOC_D8M_LB_RTL.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020382 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 22 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE1_SOC_D8M_LB_RTL.sdc 22 Argument -source is an empty collection " "Ignored create_generated_clock at DE1_SOC_D8M_LB_RTL.sdc(22): Argument -source is an empty collection" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 25 u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(25): u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE1_SOC_D8M_LB_RTL.sdc 25 Argument -source is an empty collection " "Ignored create_generated_clock at DE1_SOC_D8M_LB_RTL.sdc(25): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] -invert " "create_generated_clock -source \[get_pins \{ u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] -invert" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020384 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020384 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "MIPI_PIXEL_CLK " "Overwriting existing clock: MIPI_PIXEL_CLK" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653105020384 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1653105020390 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1653105020390 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653105020390 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1653105020390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 68 DRAM_DQ* port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(68): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 68 clk_dram_ext clock " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(68): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_LB_RTL.sdc 68 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC_D8M_LB_RTL.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020391 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_LB_RTL.sdc 68 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC_D8M_LB_RTL.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_LB_RTL.sdc 69 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC_D8M_LB_RTL.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020391 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_LB_RTL.sdc 69 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC_D8M_LB_RTL.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 72 u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(72): u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE1_SOC_D8M_LB_RTL.sdc 71 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE1_SOC_D8M_LB_RTL.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                          -setup 2            " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                          -setup 2           " {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020392 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE1_SOC_D8M_LB_RTL.sdc 71 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE1_SOC_D8M_LB_RTL.sdc(71): Argument <to> is an empty collection" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 87 DRAM_*DQM port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(87): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 87 DRAM_DQ* port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(87): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020392 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020392 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(88): Argument -clock is not an object ID" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 89 DRAM_ADDR* port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(89): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 89 DRAM_BA* port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(89): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 89 DRAM_CAS_N port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(89): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 89 DRAM_CKE port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(89): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 89 DRAM_CS_N port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(89): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 89 DRAM_RAS_N port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(89): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 89 DRAM_WE_N port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(89): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020393 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(89): Argument -clock is not an object ID" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020393 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(90): Argument -clock is not an object ID" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 95 VGA_BLANK port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(95): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 95 clk_vga_ext clock " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(95): clk_vga_ext could not be matched with a clock" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 95 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(95): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020394 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_LB_RTL.sdc 96 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_LB_RTL.sdc(96): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020394 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020394 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE1_SOC_D8M_LB_RTL.sdc 101 Argument -group with value \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at DE1_SOC_D8M_LB_RTL.sdc(101): Argument -group with value \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                               -group \[get_clocks \{MIPI_PIXEL_CLK\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                               -group \[get_clocks \{MIPI_PIXEL_CLK\}\]" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653105020394 ""}  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 101 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_LB_RTL.sdc 109 HEX* port " "Ignored filter at DE1_SOC_D8M_LB_RTL.sdc(109): HEX* could not be matched with a port" {  } { { "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1653105020395 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_DELAY:u2\|oREADY " "Node: RESET_DELAY:u2\|oREADY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~1 RESET_DELAY:u2\|oREADY " "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~1 is being clocked by RESET_DELAY:u2\|oREADY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653105020506 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1653105020506 "|DE1_SOC_D8M_LB_RTL|RESET_DELAY:u2|oREADY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_PIXEL_HS " "Node: MIPI_PIXEL_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[0\] MIPI_PIXEL_HS " "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[0\] is being clocked by MIPI_PIXEL_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653105020506 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1653105020506 "|DE1_SOC_D8M_LB_RTL|MIPI_PIXEL_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653105020506 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1653105020506 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE~DUPLICATE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE~DUPLICATE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653105020506 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1653105020506 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653105020531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653105020531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653105020531 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653105020531 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653105020676 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653105020695 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653105020776 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653105022035 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653105022035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.706 " "Worst-case setup slack is -37.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.706           -4211.277 MIPI_PIXEL_CLK  " "  -37.706           -4211.277 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.893               0.000 CLOCK_50  " "   14.893               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105022046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.253 " "Worst-case hold slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 MIPI_PIXEL_CLK  " "    0.253               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 CLOCK_50  " "    0.458               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105022237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.512 " "Worst-case recovery slack is 12.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.512               0.000 MIPI_PIXEL_CLK  " "   12.512               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105022243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.986 " "Worst-case removal slack is 0.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 MIPI_PIXEL_CLK  " "    0.986               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105022254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.747               0.000 CLOCK_50  " "    8.747               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.693               0.000 MIPI_PIXEL_CLK  " "   18.693               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105022262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105022262 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653105022411 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653105022492 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653105035422 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_DELAY:u2\|oREADY " "Node: RESET_DELAY:u2\|oREADY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~1 RESET_DELAY:u2\|oREADY " "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~1 is being clocked by RESET_DELAY:u2\|oREADY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653105037058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1653105037058 "|DE1_SOC_D8M_LB_RTL|RESET_DELAY:u2|oREADY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_PIXEL_HS " "Node: MIPI_PIXEL_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[0\] MIPI_PIXEL_HS " "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[0\] is being clocked by MIPI_PIXEL_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653105037059 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1653105037059 "|DE1_SOC_D8M_LB_RTL|MIPI_PIXEL_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653105037059 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1653105037059 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE~DUPLICATE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE~DUPLICATE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653105037059 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1653105037059 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653105037082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653105037082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653105037082 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653105037082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653105037083 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653105037584 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653105037584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.501 " "Worst-case setup slack is -37.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.501           -4226.921 MIPI_PIXEL_CLK  " "  -37.501           -4226.921 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.858               0.000 CLOCK_50  " "   14.858               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105037595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 MIPI_PIXEL_CLK  " "    0.144               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 CLOCK_50  " "    0.454               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105037787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.784 " "Worst-case recovery slack is 12.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.784               0.000 MIPI_PIXEL_CLK  " "   12.784               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105037793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.872 " "Worst-case removal slack is 0.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.872               0.000 MIPI_PIXEL_CLK  " "    0.872               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105037838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.721               0.000 CLOCK_50  " "    8.721               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.659               0.000 MIPI_PIXEL_CLK  " "   18.659               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105037847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105037847 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653105037999 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653105038239 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653105053350 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_DELAY:u2\|oREADY " "Node: RESET_DELAY:u2\|oREADY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~1 RESET_DELAY:u2\|oREADY " "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~1 is being clocked by RESET_DELAY:u2\|oREADY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653105055007 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1653105055007 "|DE1_SOC_D8M_LB_RTL|RESET_DELAY:u2|oREADY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_PIXEL_HS " "Node: MIPI_PIXEL_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[0\] MIPI_PIXEL_HS " "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[0\] is being clocked by MIPI_PIXEL_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653105055007 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1653105055007 "|DE1_SOC_D8M_LB_RTL|MIPI_PIXEL_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653105055007 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1653105055007 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE~DUPLICATE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE~DUPLICATE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653105055007 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1653105055007 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653105055030 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653105055030 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653105055030 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653105055030 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653105055030 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653105055226 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653105055226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.425 " "Worst-case setup slack is -4.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.425            -287.397 MIPI_PIXEL_CLK  " "   -4.425            -287.397 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.800               0.000 CLOCK_50  " "   16.800               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105055237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 MIPI_PIXEL_CLK  " "    0.158               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 CLOCK_50  " "    0.228               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105055426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.488 " "Worst-case recovery slack is 14.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.488               0.000 MIPI_PIXEL_CLK  " "   14.488               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105055433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.005 " "Worst-case removal slack is 1.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.005               0.000 MIPI_PIXEL_CLK  " "    1.005               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105055438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.690               0.000 CLOCK_50  " "    8.690               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.246               0.000 MIPI_PIXEL_CLK  " "   18.246               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105055449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105055449 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653105055600 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_DELAY:u2\|oREADY " "Node: RESET_DELAY:u2\|oREADY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~1 RESET_DELAY:u2\|oREADY " "Latch D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~1 is being clocked by RESET_DELAY:u2\|oREADY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653105056803 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1653105056803 "|DE1_SOC_D8M_LB_RTL|RESET_DELAY:u2|oREADY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_PIXEL_HS " "Node: MIPI_PIXEL_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[0\] MIPI_PIXEL_HS " "Register D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|WR\[0\] is being clocked by MIPI_PIXEL_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653105056803 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1653105056803 "|DE1_SOC_D8M_LB_RTL|MIPI_PIXEL_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653105056803 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1653105056803 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE~DUPLICATE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE~DUPLICATE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653105056803 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1653105056803 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653105056842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653105056842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653105056842 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653105056842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653105056842 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653105057081 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653105057081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.784 " "Worst-case setup slack is -0.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.784             -30.231 MIPI_PIXEL_CLK  " "   -0.784             -30.231 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.027               0.000 CLOCK_50  " "   17.027               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105057093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.093 " "Worst-case hold slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 MIPI_PIXEL_CLK  " "    0.093               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 CLOCK_50  " "    0.220               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105057314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.223 " "Worst-case recovery slack is 15.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.223               0.000 MIPI_PIXEL_CLK  " "   15.223               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105057322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.682 " "Worst-case removal slack is 0.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 MIPI_PIXEL_CLK  " "    0.682               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105057328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 ref\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.668               0.000 CLOCK_50  " "    8.668               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.187               0.000 MIPI_PIXEL_CLK  " "   18.187               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653105057337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653105057337 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653105059406 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653105059464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 78 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5678 " "Peak virtual memory: 5678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653105059803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 20:50:59 2022 " "Processing ended: Fri May 20 20:50:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653105059803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653105059803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653105059803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653105059803 ""}
