
---------- Begin Simulation Statistics ----------
final_tick                                  902614500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49044                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748976                       # Number of bytes of host memory used
host_op_rate                                    89291                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.39                       # Real time elapsed on the host
host_tick_rate                               44267278                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1820645                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000903                       # Number of seconds simulated
sim_ticks                                   902614500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   1207376                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   801307                       # number of cc regfile writes
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1820645                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.805230                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.805230                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     83691                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    40196                       # number of floating regfile writes
system.cpu.idleCycles                          235494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                23482                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   236413                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.274079                       # Inst execution rate
system.cpu.iew.exec_refs                       448889                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     158136                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  225680                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                318027                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 66                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3372                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               177079                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2553256                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                290753                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             37021                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2300005                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2436                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 91184                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  19879                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 94677                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            304                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16472                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7010                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2765227                       # num instructions consuming a value
system.cpu.iew.wb_count                       2277097                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.602608                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1666349                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.261389                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2286697                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3344835                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1825918                       # number of integer regfile writes
system.cpu.ipc                               0.553946                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.553946                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             43001      1.84%      1.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1796192     76.86%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  900      0.04%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  4353      0.19%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2827      0.12%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2240      0.10%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 8389      0.36%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 6929      0.30%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7720      0.33%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3304      0.14%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               286163     12.24%     92.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              140995      6.03%     98.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           13494      0.58%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          20391      0.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2337030                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   70342                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              138097                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        63471                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             115687                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       36843                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015765                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   29619     80.39%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    235      0.64%     81.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    232      0.63%     81.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   119      0.32%     81.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   54      0.15%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2517      6.83%     88.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1728      4.69%     93.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               907      2.46%     96.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1432      3.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2260530                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            6147490                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2213626                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3170447                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2552938                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2337030                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 318                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          732592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4952                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            239                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       904567                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1569736                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.488804                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.213483                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              919290     58.56%     58.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              130653      8.32%     66.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              113613      7.24%     74.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               98101      6.25%     80.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               88523      5.64%     86.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               78519      5.00%     91.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               74304      4.73%     95.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               41527      2.65%     98.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               25206      1.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1569736                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.294589                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              7656                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13385                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               318027                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              177079                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  952958                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                          1805230                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4300                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24196                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           49                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        49413                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             49                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                  322155                       # Number of BP lookups
system.cpu.branchPred.condPredicted            248982                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             22008                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               137653                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  120282                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             87.380587                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   17871                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           14938                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               3643                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11295                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         2155                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          722198                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              79                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             19150                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      1464678                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.243034                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.333283                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          971141     66.30%     66.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          149236     10.19%     76.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           63952      4.37%     80.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           90669      6.19%     87.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           31869      2.18%     89.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           25628      1.75%     90.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           14742      1.01%     91.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           12098      0.83%     92.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          105343      7.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      1464678                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              1000000                       # Number of instructions committed
system.cpu.commit.opsCommitted                1820645                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      351783                       # Number of memory references committed
system.cpu.commit.loads                        221223                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                     198129                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      43923                       # Number of committed floating point instructions.
system.cpu.commit.integer                     1779159                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 11564                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        21991      1.21%      1.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      1420643     78.03%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult          843      0.05%     79.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         3787      0.21%     79.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd         1519      0.08%     79.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.01%     79.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1576      0.09%     79.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         5331      0.29%     79.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4888      0.27%     80.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         6770      0.37%     80.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1394      0.08%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       214778     11.80%     92.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       116250      6.39%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         6445      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        14310      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      1820645                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        105343                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       362157                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           362157                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       362803                       # number of overall hits
system.cpu.dcache.overall_hits::total          362803                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33041                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33041                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33063                       # number of overall misses
system.cpu.dcache.overall_misses::total         33063                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1577069998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1577069998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1577069998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1577069998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       395198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       395198                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       395866                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       395866                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.083606                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.083606                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.083521                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.083521                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47730.698163                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47730.698163                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47698.938330                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47698.938330                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        45233                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          165                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               986                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.875254                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           55                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7420                       # number of writebacks
system.cpu.dcache.writebacks::total              7420                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20329                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20329                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20329                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20329                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12712                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12712                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12731                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12731                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    600939998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    600939998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    601222498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    601222498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.032166                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032166                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.032160                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032160                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47273.442259                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47273.442259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47225.080355                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47225.080355                       # average overall mshr miss latency
system.cpu.dcache.replacements                  12218                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       236316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          236316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28313                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28313                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1301950000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1301950000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       264629                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       264629                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.106991                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.106991                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45984.176880                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45984.176880                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20287                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20287                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    331215000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    331215000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41267.754797                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41267.754797                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       125841                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         125841                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4728                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4728                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    275119998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    275119998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       130569                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       130569                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036211                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036211                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58189.508883                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58189.508883                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4686                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4686                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    269724998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    269724998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035889                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035889                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57559.752027                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57559.752027                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          646                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           646                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          668                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          668                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.032934                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.032934                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       282500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       282500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.028443                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.028443                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 14868.421053                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 14868.421053                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    902614500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           493.524050                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              375534                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12730                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.499921                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   493.524050                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.963914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.963914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            804462                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           804462                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    902614500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   442440                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                693158                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    370232                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 44027                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  19879                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               116955                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3269                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                2759136                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 14623                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      289406                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      158146                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1067                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           364                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    902614500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    902614500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    902614500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             495291                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        1590107                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      322155                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             141796                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       1047438                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   46142                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  571                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3273                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    222628                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  9454                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            1569736                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.868944                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.144469                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1101295     70.16%     70.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    26057      1.66%     71.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    35884      2.29%     74.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    23476      1.50%     75.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    28605      1.82%     77.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    33109      2.11%     79.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    24091      1.53%     81.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    36768      2.34%     83.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   260451     16.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              1569736                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.178456                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.880833                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       208392                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           208392                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       208392                       # number of overall hits
system.cpu.icache.overall_hits::total          208392                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14234                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14234                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14234                       # number of overall misses
system.cpu.icache.overall_misses::total         14234                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    422447998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    422447998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    422447998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    422447998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       222626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       222626                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       222626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       222626                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063937                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063937                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063937                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063937                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29678.797106                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29678.797106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29678.797106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29678.797106                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1770                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.837838                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        11976                       # number of writebacks
system.cpu.icache.writebacks::total             11976                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1746                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1746                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1746                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1746                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        12488                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12488                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12488                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12488                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    353013999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    353013999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    353013999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    353013999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.056094                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.056094                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.056094                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.056094                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28268.257447                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28268.257447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28268.257447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28268.257447                       # average overall mshr miss latency
system.cpu.icache.replacements                  11976                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       208392                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          208392                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14234                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14234                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    422447998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    422447998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       222626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       222626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063937                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063937                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29678.797106                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29678.797106                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1746                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1746                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12488                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12488                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    353013999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    353013999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.056094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.056094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28268.257447                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28268.257447                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    902614500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           492.504162                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              220880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12488                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.687380                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.504162                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961922                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.961922                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            457740                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           457740                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    902614500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      223184                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1096                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    902614500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    902614500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    902614500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       23296                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   96803                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  333                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 304                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  46517                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   24                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    709                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    902614500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  19879                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   467258                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  395377                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3087                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    385683                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                298452                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                2683579                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3425                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  55923                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   3483                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 235749                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands             3157805                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     6774318                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  4025671                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    117461                       # Number of floating rename lookups
system.cpu.rename.committedMaps               2175652                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   982106                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      81                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    189620                       # count of insts added to the skid buffer
system.cpu.rob.reads                          3896055                       # The number of ROB reads
system.cpu.rob.writes                         5191266                       # The number of ROB writes
system.cpu.thread_0.numInsts                  1000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                    1820645                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 9146                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5134                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14280                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                9146                       # number of overall hits
system.l2.overall_hits::.cpu.data                5134                       # number of overall hits
system.l2.overall_hits::total                   14280                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7596                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10930                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3334                       # number of overall misses
system.l2.overall_misses::.cpu.data              7596                       # number of overall misses
system.l2.overall_misses::total                 10930                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    237247000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    526957500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        764204500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    237247000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    526957500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       764204500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            12480                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            12730                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25210                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           12480                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           12730                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25210                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.267147                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.596701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.433558                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.267147                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.596701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.433558                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71159.868026                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 69373.025276                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69918.069533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71159.868026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 69373.025276                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69918.069533                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 671                       # number of writebacks
system.l2.writebacks::total                       671                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10930                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10930                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    203197250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    449327750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    652525000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    203197250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    449327750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    652525000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.267147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.596701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.433558                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.267147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.596701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.433558                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60946.985603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 59153.205635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 59700.365965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60946.985603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 59153.205635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59700.365965                       # average overall mshr miss latency
system.l2.replacements                           2847                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         7420                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             7420                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         7420                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         7420                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        11963                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11963                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        11963                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11963                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               962                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   962                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3724                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    252119500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     252119500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.794708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.794708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 67701.262084                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67701.262084                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    214031000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    214031000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.794708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.794708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 57473.415682                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 57473.415682                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           9146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               9146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    237247000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    237247000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        12480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          12480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.267147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.267147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71159.868026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71159.868026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    203197250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    203197250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.267147                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.267147                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60946.985603                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60946.985603                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4172                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4172                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3872                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3872                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    274838000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    274838000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.481353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.481353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70980.888430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70980.888430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3872                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3872                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    235296750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    235296750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.481353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.481353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60768.788740                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60768.788740                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    902614500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5819.881916                       # Cycle average of tags in use
system.l2.tags.total_refs                       49386                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10977                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.499043                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.148485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1475.802463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4320.930969                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.180152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.527457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.710435                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6843                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.992432                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    406065                       # Number of tag accesses
system.l2.tags.data_accesses                   406065                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    902614500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000276482500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           39                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           39                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               22615                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                607                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10930                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        671                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10930                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      671                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.12                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10930                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  671                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           39                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     279.461538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    118.510975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    969.691781                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            34     87.18%     87.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4     10.26%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      2.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            39                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           39                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.564103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.540461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.911762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               28     71.79%     71.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     28.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            39                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  699520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                42944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    774.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     47.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     902407500                       # Total gap between requests
system.mem_ctrls.avgGap                      77787.04                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       213376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       485888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        41344                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 236397709.099510371685                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 538311759.893066167831                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 45804715.080469012260                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3334                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         7596                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          671                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     93175000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    198699750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  13909142500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27946.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26158.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20728975.41                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       213376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       486144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        699520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       213376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       213376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        42944                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        42944                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3334                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         7596                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10930                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          671                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           671                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    236397709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    538595380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        774993090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    236397709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    236397709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     47577343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        47577343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     47577343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    236397709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    538595380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       822570433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                10926                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 646                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          815                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          553                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           77                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           87                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           45                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           48                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                87012250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              54630000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          291874750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7963.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26713.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                8943                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                467                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.85                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.29                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2153                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   343.126800                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   202.773543                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   347.353900                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          709     32.93%     32.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          524     24.34%     57.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          233     10.82%     68.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          127      5.90%     73.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           86      3.99%     77.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           57      2.65%     80.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           63      2.93%     83.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           33      1.53%     85.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          321     14.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2153                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                699264                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              41344                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              774.709469                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               45.804715                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.41                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    902614500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         7668360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4068240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       40490940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       1184940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 70683600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    345399480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     55741440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     525237000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   581.906229                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    141380250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     29900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    731334250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         7768320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4102395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       37520700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       2187180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 70683600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    373290150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     32254560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     527806905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   584.753408                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     80451000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     29900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    792263500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    902614500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7206                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          671                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2127                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3724                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3724                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7206                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        24658                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        24658                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  24658                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       742464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       742464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  742464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10930                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10930    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10930                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    902614500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             4103000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13662500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             20532                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8091                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11976                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6974                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4686                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         12488                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8044                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        36944                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        37680                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 74624                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1565184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1289600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                2854784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            2855                       # Total snoops (count)
system.tol2bus.snoopTraffic                     43456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            28066                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002565                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050585                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27994     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     72      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28066                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    902614500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           44102500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          18733996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19101488                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
