// Seed: 2317189645
module module_0 ();
endmodule
module module_1 #(
    parameter id_5 = 32'd58,
    parameter id_7 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire _id_7;
  input wire id_6;
  module_0 modCall_1 ();
  input wire _id_5;
  inout wire id_4;
  input wire id_3;
  inout reg id_2;
  input logic [7:0] id_1;
  tri1 [-1 : (  id_5  )] id_12 = id_6 + 1;
  parameter id_13 = 'd0;
  always @(*) id_2 <= id_1[id_7];
endmodule
