
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239013    0.001049    0.994836 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008478    0.090931    0.144962    1.139799 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.090931    0.000284    1.140082 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004832    0.086725    0.120613    1.260695 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.086726    0.000367    1.261062 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.006194    0.064316    0.089315    1.350377 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.064318    0.000658    1.351036 v _273_/A (sg13g2_nor2_1)
     1    0.006199    0.074731    0.086964    1.438000 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.074766    0.000655    1.438655 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003621    0.053207    0.069699    1.508353 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053207    0.000142    1.508495 v output15/A (sg13g2_buf_2)
     1    0.054809    0.093268    0.145060    1.653555 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.093611    0.004629    1.658184 v sine_out[1] (out)
                                              1.658184   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.658184   data arrival time
---------------------------------------------------------------------------------------------
                                              2.191816   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239013    0.001049    0.994836 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008478    0.090931    0.144962    1.139799 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.090931    0.000434    1.140232 v _235_/A2 (sg13g2_o21ai_1)
     1    0.005493    0.096600    0.118370    1.258602 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.096601    0.000730    1.259332 ^ _239_/B (sg13g2_and3_1)
     1    0.005374    0.040730    0.144533    1.403865 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.040731    0.000389    1.404254 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.004307    0.069180    0.071198    1.475452 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.069181    0.000302    1.475753 v output4/A (sg13g2_buf_2)
     1    0.054567    0.092970    0.152579    1.628332 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.093340    0.004526    1.632858 v sine_out[0] (out)
                                              1.632858   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.632858   data arrival time
---------------------------------------------------------------------------------------------
                                              2.217142   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239009    0.000611    0.994398 ^ _185_/B (sg13g2_nor2_2)
     5    0.021742    0.092327    0.121118    1.115517 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092392    0.002176    1.117692 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003241    0.077850    0.102667    1.220359 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.077850    0.000128    1.220487 ^ output29/A (sg13g2_buf_2)
     1    0.053973    0.116785    0.162633    1.383120 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.117026    0.004334    1.387454 ^ sine_out[32] (out)
                                              1.387454   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.387454   data arrival time
---------------------------------------------------------------------------------------------
                                              2.462546   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239009    0.000611    0.994398 ^ _185_/B (sg13g2_nor2_2)
     5    0.021742    0.092327    0.121118    1.115517 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092359    0.001564    1.117081 v _278_/B (sg13g2_nor2_1)
     1    0.007121    0.085475    0.096297    1.213378 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.085508    0.000485    1.213863 ^ output33/A (sg13g2_buf_2)
     1    0.052485    0.113830    0.164681    1.378543 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.114020    0.003809    1.382352 ^ sine_out[6] (out)
                                              1.382352   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.382352   data arrival time
---------------------------------------------------------------------------------------------
                                              2.467648   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239009    0.000611    0.994398 ^ _185_/B (sg13g2_nor2_2)
     5    0.021742    0.092327    0.121118    1.115517 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092392    0.002178    1.117695 v _186_/A2 (sg13g2_a21oi_1)
     1    0.003627    0.062027    0.097547    1.215242 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.062028    0.000142    1.215384 ^ output27/A (sg13g2_buf_2)
     1    0.053392    0.115571    0.154126    1.369509 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.115793    0.004139    1.373649 ^ sine_out[30] (out)
                                              1.373649   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.373649   data arrival time
---------------------------------------------------------------------------------------------
                                              2.476351   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239016    0.001239    0.995026 ^ _147_/B (sg13g2_nand2_1)
     2    0.008302    0.082515    0.125843    1.120869 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.082515    0.000266    1.121135 v _275_/B (sg13g2_nor2_1)
     1    0.004900    0.068053    0.078953    1.200088 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.068053    0.000197    1.200284 ^ output30/A (sg13g2_buf_2)
     1    0.052758    0.113799    0.157791    1.358075 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.113882    0.001835    1.359910 ^ sine_out[3] (out)
                                              1.359910   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.359910   data arrival time
---------------------------------------------------------------------------------------------
                                              2.490090   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239016    0.001239    0.995026 ^ _147_/B (sg13g2_nand2_1)
     2    0.008302    0.082515    0.125843    1.120869 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.082516    0.000424    1.121293 v _149_/B (sg13g2_nand2_1)
     1    0.007857    0.054559    0.071217    1.192510 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.054573    0.000779    1.193289 ^ output10/A (sg13g2_buf_2)
     1    0.052211    0.112671    0.150486    1.343776 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.112745    0.001662    1.345437 ^ sine_out[15] (out)
                                              1.345437   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.345437   data arrival time
---------------------------------------------------------------------------------------------
                                              2.504562   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039531    0.001382    0.825143 v _163_/A1 (sg13g2_o21ai_1)
     4    0.019937    0.224946    0.207384    1.032526 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.224954    0.001106    1.033633 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004616    0.070240    0.120240    1.153872 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.070240    0.000323    1.154195 v output17/A (sg13g2_buf_2)
     1    0.052654    0.090078    0.151391    1.305586 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.090363    0.003861    1.309447 v sine_out[21] (out)
                                              1.309447   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.309447   data arrival time
---------------------------------------------------------------------------------------------
                                              2.540553   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039531    0.001382    0.825143 v _163_/A1 (sg13g2_o21ai_1)
     4    0.019937    0.224946    0.207384    1.032526 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.224953    0.001083    1.033609 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004041    0.077293    0.113748    1.147357 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.077295    0.000159    1.147515 v output25/A (sg13g2_buf_2)
     1    0.053358    0.090597    0.156876    1.304391 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090650    0.002022    1.306413 v sine_out[29] (out)
                                              1.306413   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.306413   data arrival time
---------------------------------------------------------------------------------------------
                                              2.543587   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239017    0.001305    0.995092 ^ _171_/A (sg13g2_nand2_1)
     1    0.003968    0.069500    0.093115    1.088208 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.069500    0.000286    1.088494 v _172_/B (sg13g2_nand2_1)
     1    0.005655    0.044618    0.058803    1.147296 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.044619    0.000380    1.147677 ^ output21/A (sg13g2_buf_2)
     1    0.052473    0.113804    0.144423    1.292100 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113995    0.003812    1.295911 ^ sine_out[25] (out)
                                              1.295911   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.295911   data arrival time
---------------------------------------------------------------------------------------------
                                              2.554089   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039531    0.001382    0.825143 v _163_/A1 (sg13g2_o21ai_1)
     4    0.019937    0.224946    0.207384    1.032526 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.224948    0.000552    1.033078 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003091    0.062985    0.111766    1.144845 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.062986    0.000118    1.144962 v output5/A (sg13g2_buf_2)
     1    0.052165    0.088709    0.148896    1.293859 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088744    0.001651    1.295509 v sine_out[10] (out)
                                              1.295509   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.295509   data arrival time
---------------------------------------------------------------------------------------------
                                              2.554491   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039531    0.001382    0.825143 v _163_/A1 (sg13g2_o21ai_1)
     4    0.019937    0.224946    0.207384    1.032526 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.224950    0.000869    1.033395 ^ _276_/B (sg13g2_nor2_1)
     1    0.005909    0.059197    0.083548    1.116943 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.059203    0.000563    1.117505 v output31/A (sg13g2_buf_2)
     1    0.052994    0.089925    0.147827    1.265332 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.089973    0.001906    1.267238 v sine_out[4] (out)
                                              1.267238   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.267238   data arrival time
---------------------------------------------------------------------------------------------
                                              2.582762   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039534    0.001405    0.825165 v _138_/A (sg13g2_nor2_1)
     2    0.008320    0.106787    0.091573    0.916738 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.106823    0.000268    0.917006 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003865    0.051290    0.088395    1.005401 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.051290    0.000152    1.005554 v output8/A (sg13g2_buf_2)
     1    0.051889    0.088214    0.143012    1.148566 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088245    0.001563    1.150128 v sine_out[13] (out)
                                              1.150128   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.150128   data arrival time
---------------------------------------------------------------------------------------------
                                              2.699872   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002730    0.019089    0.160677    0.283886 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019089    0.000108    0.283994 v fanout68/A (sg13g2_buf_2)
     5    0.033091    0.062947    0.102950    0.386944 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.062982    0.001388    0.388332 v fanout67/A (sg13g2_buf_8)
     8    0.034398    0.028974    0.095178    0.483509 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029263    0.002795    0.486305 v _142_/A (sg13g2_or2_1)
     7    0.026819    0.095323    0.168652    0.654957 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095342    0.001310    0.656266 v _143_/B (sg13g2_nor2_1)
     2    0.008369    0.095082    0.105363    0.761630 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.095085    0.000440    0.762070 ^ _144_/B (sg13g2_nand2_1)
     2    0.007310    0.066593    0.088551    0.850621 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066596    0.000507    0.851127 v _212_/B (sg13g2_nor2_1)
     2    0.008397    0.091064    0.095646    0.946773 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.091065    0.000243    0.947016 ^ output26/A (sg13g2_buf_2)
     1    0.053740    0.115818    0.170326    1.117342 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.115918    0.002141    1.119483 ^ sine_out[2] (out)
                                              1.119483   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.119483   data arrival time
---------------------------------------------------------------------------------------------
                                              2.730517   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031825    0.002580    0.785263 v _128_/A (sg13g2_inv_2)
     5    0.020698    0.049792    0.050443    0.835706 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.049853    0.001418    0.837124 ^ _138_/A (sg13g2_nor2_1)
     2    0.008080    0.045338    0.054382    0.891506 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.045341    0.000411    0.891917 v _279_/B (sg13g2_nor2_1)
     1    0.004958    0.063051    0.067298    0.959216 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.063053    0.000376    0.959591 ^ output34/A (sg13g2_buf_2)
     1    0.052394    0.113572    0.153478    1.113069 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.113760    0.003781    1.116850 ^ sine_out[7] (out)
                                              1.116850   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.116850   data arrival time
---------------------------------------------------------------------------------------------
                                              2.733150   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002730    0.019089    0.160677    0.283886 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019089    0.000108    0.283994 v fanout68/A (sg13g2_buf_2)
     5    0.033091    0.062947    0.102950    0.386944 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.062982    0.001388    0.388332 v fanout67/A (sg13g2_buf_8)
     8    0.034398    0.028974    0.095178    0.483509 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029263    0.002795    0.486305 v _142_/A (sg13g2_or2_1)
     7    0.026819    0.095323    0.168652    0.654957 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095342    0.001310    0.656266 v _143_/B (sg13g2_nor2_1)
     2    0.008369    0.095082    0.105363    0.761630 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.095085    0.000440    0.762070 ^ _144_/B (sg13g2_nand2_1)
     2    0.007310    0.066593    0.088551    0.850621 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066596    0.000523    0.851143 v _145_/B (sg13g2_nand2_1)
     1    0.007858    0.052670    0.064751    0.915894 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.052705    0.001051    0.916945 ^ output9/A (sg13g2_buf_2)
     1    0.051877    0.112003    0.149161    1.066106 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.112073    0.001561    1.067667 ^ sine_out[14] (out)
                                              1.067667   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.067667   data arrival time
---------------------------------------------------------------------------------------------
                                              2.782333   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023319    0.000878    0.123041 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008994    0.036418    0.175911    0.298952 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036422    0.000377    0.299329 v fanout72/A (sg13g2_buf_8)
     8    0.049486    0.033471    0.087336    0.386665 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.033645    0.001757    0.388422 v fanout71/A (sg13g2_buf_8)
     8    0.030638    0.026804    0.080093    0.468516 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026890    0.001931    0.470447 v _126_/A (sg13g2_inv_1)
     3    0.013621    0.062413    0.059671    0.530118 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.062434    0.000946    0.531064 ^ _161_/B (sg13g2_nand2_1)
     3    0.013607    0.089655    0.104563    0.635627 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.089700    0.001084    0.636711 v _177_/B (sg13g2_nand2_1)
     3    0.013102    0.075208    0.092628    0.729339 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.075220    0.000782    0.730122 ^ _179_/A (sg13g2_nand2_1)
     2    0.006387    0.055706    0.072454    0.802575 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.055706    0.000193    0.802769 v _281_/B (sg13g2_nor2_1)
     1    0.007792    0.084860    0.088055    0.890824 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.084865    0.000544    0.891368 ^ output35/A (sg13g2_buf_2)
     1    0.051987    0.112330    0.165175    1.056543 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.112354    0.001595    1.058138 ^ sine_out[8] (out)
                                              1.058138   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.058138   data arrival time
---------------------------------------------------------------------------------------------
                                              2.791862   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005611    0.033602    0.171821    0.295006 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033602    0.000357    0.295363 ^ fanout63/A (sg13g2_buf_2)
     5    0.030361    0.071629    0.106066    0.401429 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.071671    0.001449    0.402878 ^ fanout62/A (sg13g2_buf_1)
     4    0.025429    0.109904    0.143463    0.546341 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.109906    0.000641    0.546982 ^ fanout61/A (sg13g2_buf_1)
     4    0.020104    0.090046    0.142077    0.689058 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.090080    0.001642    0.690700 ^ _181_/A (sg13g2_and2_1)
     4    0.016304    0.077598    0.143060    0.833760 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.077602    0.000643    0.834403 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.004507    0.047503    0.063223    0.897626 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.047504    0.000316    0.897941 v output28/A (sg13g2_buf_2)
     1    0.054363    0.092550    0.141938    1.039879 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.092870    0.004457    1.044336 v sine_out[31] (out)
                                              1.044336   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.044336   data arrival time
---------------------------------------------------------------------------------------------
                                              2.805664   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023319    0.000878    0.123041 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008994    0.036418    0.175911    0.298952 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036422    0.000377    0.299329 v fanout72/A (sg13g2_buf_8)
     8    0.049486    0.033471    0.087336    0.386665 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.033645    0.001757    0.388422 v fanout71/A (sg13g2_buf_8)
     8    0.030638    0.026804    0.080093    0.468516 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026881    0.001864    0.470380 v _141_/B (sg13g2_or2_1)
     3    0.012966    0.056146    0.123677    0.594057 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.056149    0.000490    0.594547 v _173_/A2 (sg13g2_o21ai_1)
     2    0.011760    0.148433    0.149532    0.744079 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.148440    0.000816    0.744896 ^ _174_/B (sg13g2_nand2_1)
     1    0.003616    0.047104    0.082846    0.827742 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.047104    0.000145    0.827887 v _175_/B (sg13g2_nand2_1)
     1    0.007735    0.047886    0.056708    0.884594 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.047925    0.000761    0.885356 ^ output22/A (sg13g2_buf_2)
     1    0.052694    0.114265    0.146333    1.031689 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.114461    0.003875    1.035564 ^ sine_out[26] (out)
                                              1.035564   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.035564   data arrival time
---------------------------------------------------------------------------------------------
                                              2.814436   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005611    0.033602    0.171821    0.295006 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033602    0.000357    0.295363 ^ fanout63/A (sg13g2_buf_2)
     5    0.030361    0.071629    0.106066    0.401429 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.071671    0.001449    0.402878 ^ fanout62/A (sg13g2_buf_1)
     4    0.025429    0.109904    0.143463    0.546341 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.109906    0.000641    0.546982 ^ fanout61/A (sg13g2_buf_1)
     4    0.020104    0.090046    0.142077    0.689058 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.090087    0.001794    0.690852 ^ _150_/A (sg13g2_and2_1)
     3    0.011492    0.059079    0.128213    0.819065 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.059079    0.000307    0.819372 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.004402    0.051669    0.069943    0.889316 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.051669    0.000308    0.889623 v output18/A (sg13g2_buf_2)
     1    0.051874    0.088194    0.143179    1.032802 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088225    0.001560    1.034362 v sine_out[22] (out)
                                              1.034362   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.034362   data arrival time
---------------------------------------------------------------------------------------------
                                              2.815638   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005611    0.033602    0.171821    0.295006 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033602    0.000357    0.295363 ^ fanout63/A (sg13g2_buf_2)
     5    0.030361    0.071629    0.106066    0.401429 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.071671    0.001449    0.402878 ^ fanout62/A (sg13g2_buf_1)
     4    0.025429    0.109904    0.143463    0.546341 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.109906    0.000641    0.546982 ^ fanout61/A (sg13g2_buf_1)
     4    0.020104    0.090046    0.142077    0.689058 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.090087    0.001794    0.690852 ^ _150_/A (sg13g2_and2_1)
     3    0.011492    0.059079    0.128213    0.819065 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.059080    0.000338    0.819403 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.003996    0.049475    0.068106    0.887510 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.049476    0.000298    0.887808 v output16/A (sg13g2_buf_2)
     1    0.051898    0.088215    0.142145    1.029953 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088246    0.001566    1.031519 v sine_out[20] (out)
                                              1.031519   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.031519   data arrival time
---------------------------------------------------------------------------------------------
                                              2.818481   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023311    0.000536    0.122699 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009452    0.047922    0.183005    0.305705 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047924    0.000399    0.306104 ^ fanout75/A (sg13g2_buf_8)
     6    0.032887    0.029999    0.081886    0.387989 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030136    0.001898    0.389888 ^ fanout74/A (sg13g2_buf_1)
     4    0.020097    0.089398    0.109827    0.499714 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.089422    0.001226    0.500941 ^ _137_/B (sg13g2_nand3_1)
     5    0.018309    0.174571    0.186959    0.687900 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.174575    0.000750    0.688650 v _156_/B (sg13g2_nand2b_1)
     2    0.009225    0.077392    0.103568    0.792218 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.077396    0.000651    0.792869 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006079    0.058690    0.088109    0.880978 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.058694    0.000640    0.881617 v output13/A (sg13g2_buf_2)
     1    0.052224    0.088767    0.146887    1.028504 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088803    0.001665    1.030169 v sine_out[18] (out)
                                              1.030169   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.030169   data arrival time
---------------------------------------------------------------------------------------------
                                              2.819831   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002730    0.019089    0.160677    0.283886 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019089    0.000108    0.283994 v fanout68/A (sg13g2_buf_2)
     5    0.033091    0.062947    0.102950    0.386944 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.062982    0.001388    0.388332 v fanout67/A (sg13g2_buf_8)
     8    0.034398    0.028974    0.095178    0.483509 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029263    0.002795    0.486305 v _142_/A (sg13g2_or2_1)
     7    0.026819    0.095323    0.168652    0.654957 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095326    0.000696    0.655653 v _168_/B (sg13g2_nor2_1)
     2    0.007370    0.087730    0.098975    0.754628 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.087730    0.000226    0.754854 ^ _169_/B (sg13g2_nand2_1)
     1    0.005151    0.055862    0.076009    0.830863 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.055864    0.000391    0.831254 v _170_/B (sg13g2_nand2_1)
     1    0.003834    0.035652    0.047841    0.879095 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.035653    0.000277    0.879372 ^ output20/A (sg13g2_buf_2)
     1    0.052297    0.112816    0.141240    1.020612 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.112853    0.001693    1.022305 ^ sine_out[24] (out)
                                              1.022305   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.022305   data arrival time
---------------------------------------------------------------------------------------------
                                              2.827696   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023311    0.000536    0.122699 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009165    0.036917    0.176322    0.299021 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036920    0.000386    0.299408 v fanout75/A (sg13g2_buf_8)
     6    0.032073    0.027374    0.082062    0.381469 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027475    0.001849    0.383318 v fanout74/A (sg13g2_buf_1)
     4    0.019674    0.069317    0.101689    0.485007 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.069343    0.001243    0.486249 v _140_/A (sg13g2_nor2_2)
     5    0.023491    0.112545    0.125923    0.612172 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.112552    0.000719    0.612891 ^ _152_/B (sg13g2_nor2_2)
     4    0.016172    0.051555    0.075135    0.688026 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.051559    0.000429    0.688456 v _155_/B1 (sg13g2_a221oi_1)
     1    0.005358    0.133940    0.145936    0.834392 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.133940    0.000357    0.834749 ^ output12/A (sg13g2_buf_2)
     1    0.051865    0.112556    0.183234    1.017983 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112578    0.001557    1.019541 ^ sine_out[17] (out)
                                              1.019541   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.019541   data arrival time
---------------------------------------------------------------------------------------------
                                              2.830460   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023311    0.000536    0.122699 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009452    0.047922    0.183005    0.305705 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047924    0.000399    0.306104 ^ fanout75/A (sg13g2_buf_8)
     6    0.032887    0.029999    0.081886    0.387989 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030136    0.001898    0.389888 ^ fanout74/A (sg13g2_buf_1)
     4    0.020097    0.089398    0.109827    0.499714 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.089422    0.001226    0.500941 ^ _137_/B (sg13g2_nand3_1)
     5    0.018309    0.174571    0.186959    0.687900 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.174575    0.000750    0.688650 v _156_/B (sg13g2_nand2b_1)
     2    0.009225    0.077392    0.103568    0.792218 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.077397    0.000664    0.792882 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003981    0.049313    0.070534    0.863416 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.049313    0.000155    0.863571 v output23/A (sg13g2_buf_2)
     1    0.053536    0.091310    0.142061    1.005633 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.091595    0.004179    1.009812 v sine_out[27] (out)
                                              1.009812   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.009812   data arrival time
---------------------------------------------------------------------------------------------
                                              2.840189   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005611    0.033602    0.171821    0.295006 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033602    0.000357    0.295363 ^ fanout63/A (sg13g2_buf_2)
     5    0.030361    0.071629    0.106066    0.401429 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.071671    0.001449    0.402878 ^ fanout62/A (sg13g2_buf_1)
     4    0.025429    0.109904    0.143463    0.546341 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.109951    0.000886    0.547227 ^ fanout60/A (sg13g2_buf_8)
     8    0.032145    0.032524    0.109588    0.656815 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.032681    0.002816    0.659631 ^ _151_/A (sg13g2_nand2_2)
     5    0.021206    0.074351    0.076610    0.736242 v _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.074406    0.001672    0.737914 v _159_/B1 (sg13g2_a21oi_1)
     1    0.003812    0.065959    0.081185    0.819099 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.065959    0.000151    0.819250 ^ _160_/B (sg13g2_nor2_1)
     1    0.006342    0.034635    0.050592    0.869842 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.034660    0.000480    0.870322 v output14/A (sg13g2_buf_2)
     1    0.051786    0.087943    0.134899    1.005221 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.087973    0.001533    1.006754 v sine_out[19] (out)
                                              1.006754   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.006754   data arrival time
---------------------------------------------------------------------------------------------
                                              2.843246   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023319    0.000878    0.123041 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008994    0.036418    0.175911    0.298952 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036422    0.000377    0.299329 v fanout72/A (sg13g2_buf_8)
     8    0.049486    0.033471    0.087336    0.386665 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.033645    0.001757    0.388422 v fanout71/A (sg13g2_buf_8)
     8    0.030638    0.026804    0.080093    0.468516 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026890    0.001931    0.470447 v _126_/A (sg13g2_inv_1)
     3    0.013621    0.062413    0.059671    0.530118 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.062434    0.000946    0.531064 ^ _161_/B (sg13g2_nand2_1)
     3    0.013607    0.089655    0.104563    0.635627 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.089700    0.001084    0.636711 v _177_/B (sg13g2_nand2_1)
     3    0.013102    0.075208    0.092628    0.729339 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.075220    0.000782    0.730122 ^ _179_/A (sg13g2_nand2_1)
     2    0.006387    0.055706    0.072454    0.802575 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.055706    0.000199    0.802774 v _180_/B (sg13g2_nand2_1)
     1    0.004780    0.038943    0.050799    0.853573 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.038944    0.000349    0.853922 ^ output24/A (sg13g2_buf_2)
     1    0.053026    0.114273    0.143736    0.997658 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.114321    0.001918    0.999577 ^ sine_out[28] (out)
                                              0.999577   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.999577   data arrival time
---------------------------------------------------------------------------------------------
                                              2.850424   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005611    0.033602    0.171821    0.295006 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033602    0.000357    0.295363 ^ fanout63/A (sg13g2_buf_2)
     5    0.030361    0.071629    0.106066    0.401429 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.071671    0.001449    0.402878 ^ fanout62/A (sg13g2_buf_1)
     4    0.025429    0.109904    0.143463    0.546341 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.109951    0.000886    0.547227 ^ fanout60/A (sg13g2_buf_8)
     8    0.032145    0.032524    0.109588    0.656815 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.032681    0.002816    0.659631 ^ _151_/A (sg13g2_nand2_2)
     5    0.021206    0.074351    0.076610    0.736242 v _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.074376    0.001135    0.737376 v _166_/B (sg13g2_nor2_1)
     1    0.004798    0.072800    0.075640    0.813017 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.072800    0.000356    0.813373 ^ _167_/B (sg13g2_nor2_1)
     1    0.004665    0.031329    0.047943    0.861316 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.031330    0.000187    0.861503 v output19/A (sg13g2_buf_2)
     1    0.052519    0.089635    0.132515    0.994018 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.089876    0.003809    0.997827 v sine_out[23] (out)
                                              0.997827   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.997827   data arrival time
---------------------------------------------------------------------------------------------
                                              2.852173   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005523    0.026478    0.167430    0.290614 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026478    0.000349    0.290963 v fanout63/A (sg13g2_buf_2)
     5    0.029989    0.058820    0.101179    0.392143 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.059209    0.003910    0.396053 v fanout59/A (sg13g2_buf_8)
     8    0.029956    0.027409    0.092367    0.488420 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027419    0.000861    0.489281 v _130_/A (sg13g2_nor2_1)
     2    0.012656    0.119351    0.112430    0.601711 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.119376    0.001420    0.603131 ^ _136_/B (sg13g2_nand2b_2)
     4    0.018828    0.081782    0.101026    0.704157 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.081838    0.001754    0.705910 v _277_/A (sg13g2_nor2_1)
     1    0.005215    0.064936    0.086784    0.792694 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.064938    0.000371    0.793065 ^ output32/A (sg13g2_buf_2)
     1    0.053156    0.114576    0.156728    0.949794 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.114665    0.001958    0.951751 ^ sine_out[5] (out)
                                              0.951751   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.951751   data arrival time
---------------------------------------------------------------------------------------------
                                              2.898248   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023311    0.000536    0.122699 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009165    0.036917    0.176322    0.299021 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036920    0.000386    0.299408 v fanout75/A (sg13g2_buf_8)
     6    0.032073    0.027374    0.082062    0.381469 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027475    0.001849    0.383318 v fanout74/A (sg13g2_buf_1)
     4    0.019674    0.069317    0.101689    0.485007 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.069343    0.001243    0.486249 v _140_/A (sg13g2_nor2_2)
     5    0.023491    0.112545    0.125923    0.612172 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.112552    0.000719    0.612891 ^ _152_/B (sg13g2_nor2_2)
     4    0.016172    0.051555    0.075135    0.688026 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.051570    0.000806    0.688833 v _283_/A2 (sg13g2_a21oi_1)
     1    0.004987    0.076241    0.090523    0.779356 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.076241    0.000368    0.779724 ^ output6/A (sg13g2_buf_2)
     1    0.051935    0.112198    0.160853    0.940578 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.112269    0.001579    0.942157 ^ sine_out[11] (out)
                                              0.942157   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.942157   data arrival time
---------------------------------------------------------------------------------------------
                                              2.907843   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002730    0.019089    0.160677    0.283886 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019089    0.000108    0.283994 v fanout68/A (sg13g2_buf_2)
     5    0.033091    0.062947    0.102950    0.386944 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.062982    0.001388    0.388332 v fanout67/A (sg13g2_buf_8)
     8    0.034398    0.028974    0.095178    0.483509 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029263    0.002795    0.486305 v _142_/A (sg13g2_or2_1)
     7    0.026819    0.095323    0.168652    0.654957 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095340    0.001268    0.656224 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004433    0.067806    0.103531    0.759755 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.067806    0.000177    0.759932 ^ output11/A (sg13g2_buf_2)
     1    0.051855    0.112011    0.156593    0.916525 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.112081    0.001554    0.918079 ^ sine_out[16] (out)
                                              0.918079   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.918079   data arrival time
---------------------------------------------------------------------------------------------
                                              2.931921   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005523    0.026478    0.167430    0.290614 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026478    0.000349    0.290963 v fanout63/A (sg13g2_buf_2)
     5    0.029989    0.058820    0.101179    0.392143 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.059209    0.003910    0.396053 v fanout59/A (sg13g2_buf_8)
     8    0.029956    0.027409    0.092367    0.488420 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027411    0.000738    0.489158 v _131_/A (sg13g2_or2_1)
     6    0.024112    0.086948    0.161843    0.651001 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.086962    0.001091    0.652092 v _280_/B1 (sg13g2_a21oi_1)
     1    0.005056    0.076726    0.093463    0.745556 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.076726    0.000380    0.745936 ^ output36/A (sg13g2_buf_2)
     1    0.052101    0.112527    0.161294    0.907230 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.112600    0.001628    0.908858 ^ sine_out[9] (out)
                                              0.908858   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.908858   data arrival time
---------------------------------------------------------------------------------------------
                                              2.941142   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005523    0.026478    0.167430    0.290614 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026478    0.000349    0.290963 v fanout63/A (sg13g2_buf_2)
     5    0.029989    0.058820    0.101179    0.392143 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.059209    0.003910    0.396053 v fanout59/A (sg13g2_buf_8)
     8    0.029956    0.027409    0.092367    0.488420 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027419    0.000861    0.489281 v _130_/A (sg13g2_nor2_1)
     2    0.012656    0.119351    0.112430    0.601711 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.119369    0.001223    0.602934 ^ _284_/A (sg13g2_and2_1)
     1    0.005136    0.036679    0.117522    0.720456 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.036680    0.000355    0.720811 ^ output7/A (sg13g2_buf_2)
     1    0.052639    0.114116    0.140708    0.861520 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.114311    0.003860    0.865380 ^ sine_out[12] (out)
                                              0.865380   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.865380   data arrival time
---------------------------------------------------------------------------------------------
                                              2.984620   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039470    0.000514    0.824274 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010107    0.135189    0.138474    0.962748 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135189    0.000275    0.963023 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011739    0.100630    0.133378    1.096401 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.100672    0.000672    1.097073 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011687    0.149517    0.172776    1.269849 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.149525    0.000831    1.270680 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.011687    0.098455    0.138531    1.409210 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.098503    0.000854    1.410064 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007292    0.112690    0.134361    1.544425 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.112706    0.000594    1.545019 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002817    0.062315    0.113915    1.658934 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.062315    0.000102    1.659036 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.659036   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    5.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    5.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    5.123198 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973197   clock uncertainty
                                  0.000000    4.973197   clock reconvergence pessimism
                                 -0.126019    4.847178   library setup time
                                              4.847178   data required time
---------------------------------------------------------------------------------------------
                                              4.847178   data required time
                                             -1.659036   data arrival time
---------------------------------------------------------------------------------------------
                                              3.188142   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039470    0.000514    0.824274 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010107    0.135189    0.138474    0.962748 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135189    0.000275    0.963023 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011739    0.100630    0.133378    1.096401 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.100672    0.000672    1.097073 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011687    0.149517    0.172776    1.269849 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.149525    0.000831    1.270680 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.011687    0.098455    0.138531    1.409210 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.098504    0.000894    1.410104 v _208_/B (sg13g2_xor2_1)
     1    0.002484    0.054674    0.116822    1.526926 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.054675    0.000087    1.527013 v _298_/D (sg13g2_dfrbpq_1)
                                              1.527013   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    5.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    5.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    5.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973185   clock uncertainty
                                  0.000000    4.973185   clock reconvergence pessimism
                                 -0.124317    4.848868   library setup time
                                              4.848868   data required time
---------------------------------------------------------------------------------------------
                                              4.848868   data required time
                                             -1.527013   data arrival time
---------------------------------------------------------------------------------------------
                                              3.321855   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023314    0.000793    0.122955 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009953    0.039217    0.178241    0.301197 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039218    0.000273    0.301470 v _127_/A (sg13g2_inv_1)
     1    0.007515    0.040868    0.045846    0.347316 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.040888    0.000726    0.348041 ^ output3/A (sg13g2_buf_2)
     1    0.051965    0.112634    0.142698    0.490739 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.112723    0.002606    0.493345 ^ signB (out)
                                              0.493345   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.493345   data arrival time
---------------------------------------------------------------------------------------------
                                              3.356655   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023314    0.000793    0.122955 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010107    0.050482    0.184906    0.307861 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.050486    0.000478    0.308340 ^ output2/A (sg13g2_buf_2)
     1    0.051427    0.111568    0.146808    0.455148 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.111648    0.002441    0.457588 ^ sign (out)
                                              0.457588   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.457588   data arrival time
---------------------------------------------------------------------------------------------
                                              3.392412   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039470    0.000514    0.824274 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010107    0.135189    0.138474    0.962748 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135189    0.000275    0.963023 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011739    0.100630    0.133378    1.096401 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.100672    0.000672    1.097073 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011687    0.149517    0.172776    1.269849 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.149526    0.000900    1.270748 ^ _204_/B (sg13g2_xor2_1)
     1    0.002550    0.057053    0.129764    1.400512 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.057053    0.000086    1.400599 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.400599   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    5.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    5.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    5.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973209   clock uncertainty
                                  0.000000    4.973209   clock reconvergence pessimism
                                 -0.124310    4.848899   library setup time
                                              4.848899   data required time
---------------------------------------------------------------------------------------------
                                              4.848899   data required time
                                             -1.400599   data arrival time
---------------------------------------------------------------------------------------------
                                              3.448300   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039470    0.000514    0.824274 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010107    0.135189    0.138474    0.962748 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135189    0.000275    0.963023 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011739    0.100630    0.133378    1.096401 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.100675    0.000805    1.097206 v _200_/A (sg13g2_xor2_1)
     1    0.002429    0.052243    0.121576    1.218782 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.052243    0.000164    1.218946 v _296_/D (sg13g2_dfrbpq_1)
                                              1.218946   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    5.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    5.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023140    0.001534    5.123386 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973386   clock uncertainty
                                  0.000000    4.973386   clock reconvergence pessimism
                                 -0.123438    4.849948   library setup time
                                              4.849948   data required time
---------------------------------------------------------------------------------------------
                                              4.849948   data required time
                                             -1.218946   data arrival time
---------------------------------------------------------------------------------------------
                                              3.631002   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002730    0.019089    0.160677    0.283886 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019089    0.000108    0.283994 v fanout68/A (sg13g2_buf_2)
     5    0.033091    0.062947    0.102950    0.386944 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.062982    0.001388    0.388332 v fanout67/A (sg13g2_buf_8)
     8    0.034398    0.028974    0.095178    0.483509 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029263    0.002795    0.486305 v _142_/A (sg13g2_or2_1)
     7    0.026819    0.095323    0.168652    0.654957 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095342    0.001310    0.656266 v _143_/B (sg13g2_nor2_1)
     2    0.008369    0.095082    0.105363    0.761630 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.095085    0.000440    0.762070 ^ _144_/B (sg13g2_nand2_1)
     2    0.007310    0.066593    0.088551    0.850621 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066596    0.000507    0.851127 v _212_/B (sg13g2_nor2_1)
     2    0.008397    0.091064    0.095646    0.946773 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.091065    0.000276    0.947049 ^ _213_/C (sg13g2_nand3_1)
     2    0.011865    0.119727    0.148916    1.095965 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.119727    0.000469    1.096434 v _214_/B (sg13g2_xnor2_1)
     1    0.003765    0.044092    0.121723    1.218157 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.044093    0.000231    1.218388 v _300_/D (sg13g2_dfrbpq_1)
                                              1.218388   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    5.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    5.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023314    0.000793    5.122955 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972956   clock uncertainty
                                  0.000000    4.972956   clock reconvergence pessimism
                                 -0.120458    4.852498   library setup time
                                              4.852498   data required time
---------------------------------------------------------------------------------------------
                                              4.852498   data required time
                                             -1.218388   data arrival time
---------------------------------------------------------------------------------------------
                                              3.634109   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002730    0.019089    0.160677    0.283886 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019089    0.000108    0.283994 v fanout68/A (sg13g2_buf_2)
     5    0.033091    0.062947    0.102950    0.386944 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.062982    0.001388    0.388332 v fanout67/A (sg13g2_buf_8)
     8    0.034398    0.028974    0.095178    0.483509 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029263    0.002795    0.486305 v _142_/A (sg13g2_or2_1)
     7    0.026819    0.095323    0.168652    0.654957 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095342    0.001310    0.656266 v _143_/B (sg13g2_nor2_1)
     2    0.008369    0.095082    0.105363    0.761630 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.095085    0.000440    0.762070 ^ _144_/B (sg13g2_nand2_1)
     2    0.007310    0.066593    0.088551    0.850621 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066596    0.000507    0.851127 v _212_/B (sg13g2_nor2_1)
     2    0.008397    0.091064    0.095646    0.946773 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.091065    0.000276    0.947049 ^ _213_/C (sg13g2_nand3_1)
     2    0.011865    0.119727    0.148916    1.095965 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.119770    0.000578    1.096543 v _218_/B1 (sg13g2_o21ai_1)
     1    0.005490    0.089824    0.074537    1.171080 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.089825    0.000376    1.171457 ^ _219_/A (sg13g2_inv_1)
     1    0.002395    0.027431    0.042661    1.214118 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.027431    0.000166    1.214284 v _301_/D (sg13g2_dfrbpq_1)
                                              1.214284   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    5.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    5.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023320    0.000891    5.123054 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973054   clock uncertainty
                                  0.000000    4.973054   clock reconvergence pessimism
                                 -0.114454    4.858600   library setup time
                                              4.858600   data required time
---------------------------------------------------------------------------------------------
                                              4.858600   data required time
                                             -1.214284   data arrival time
---------------------------------------------------------------------------------------------
                                              3.644316   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039470    0.000514    0.824274 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010107    0.135189    0.138474    0.962748 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135189    0.000364    0.963112 ^ _196_/A (sg13g2_xor2_1)
     1    0.002428    0.057269    0.129553    1.092665 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.057269    0.000165    1.092830 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.092830   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    5.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    5.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023319    0.000878    5.123041 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973041   clock uncertainty
                                  0.000000    4.973041   clock reconvergence pessimism
                                 -0.124352    4.848689   library setup time
                                              4.848689   data required time
---------------------------------------------------------------------------------------------
                                              4.848689   data required time
                                             -1.092830   data arrival time
---------------------------------------------------------------------------------------------
                                              3.755859   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035600    0.002385    0.777430 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002106    0.063852    0.083032    0.860462 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.063852    0.000077    0.860538 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.860538   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    5.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    5.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023311    0.000536    5.122699 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972699   clock uncertainty
                                  0.000000    4.972699   clock reconvergence pessimism
                                 -0.126492    4.846208   library setup time
                                              4.846208   data required time
---------------------------------------------------------------------------------------------
                                              4.846208   data required time
                                             -0.860538   data arrival time
---------------------------------------------------------------------------------------------
                                              3.985669   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031825    0.002580    0.785263 v _128_/A (sg13g2_inv_2)
     5    0.020698    0.049792    0.050443    0.835706 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.049813    0.000839    0.836546 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.836546   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    5.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    5.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    5.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972862   clock uncertainty
                                  0.000000    4.972862   clock reconvergence pessimism
                                 -0.121932    4.850930   library setup time
                                              4.850930   data required time
---------------------------------------------------------------------------------------------
                                              4.850930   data required time
                                             -0.836546   data arrival time
---------------------------------------------------------------------------------------------
                                              4.014384   slack (MET)



