Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 406894834a8b47f882941244794c8ddb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RAM_behav xil_defaultlib.RAM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.glbl
Built simulation snapshot RAM_behav
