verilog logsys_axi_sdram_ctrl_v1_00_a F:\curr_ISE_proj\mikrorendszerek\SP6BoardLinuxAXI_14_7\SP6BoardLinuxAXI\pcores\logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/axi_interface.v
verilog logsys_axi_sdram_ctrl_v1_00_a F:\curr_ISE_proj\mikrorendszerek\SP6BoardLinuxAXI_14_7\SP6BoardLinuxAXI\pcores\logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/fifo.v
verilog logsys_axi_sdram_ctrl_v1_00_a F:\curr_ISE_proj\mikrorendszerek\SP6BoardLinuxAXI_14_7\SP6BoardLinuxAXI\pcores\logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/sdram_ctrl.v
verilog logsys_axi_sdram_ctrl_v1_00_a F:\curr_ISE_proj\mikrorendszerek\SP6BoardLinuxAXI_14_7\SP6BoardLinuxAXI\pcores\logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/sdram_timing.v
verilog logsys_axi_sdram_ctrl_v1_00_a F:\curr_ISE_proj\mikrorendszerek\SP6BoardLinuxAXI_14_7\SP6BoardLinuxAXI\pcores\logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/bank_state.v
verilog logsys_axi_sdram_ctrl_v1_00_a F:\curr_ISE_proj\mikrorendszerek\SP6BoardLinuxAXI_14_7\SP6BoardLinuxAXI\pcores\logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/phy.v
verilog logsys_axi_sdram_ctrl_v1_00_a F:\curr_ISE_proj\mikrorendszerek\SP6BoardLinuxAXI_14_7\SP6BoardLinuxAXI\pcores\logsys_axi_sdram_ctrl_v1_00_a/hdl/verilog/logsys_axi_sdram_ctrl.v
verilog work ../hdl/system_sdram_wrapper.v
