// Seed: 3745093689
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1
);
  supply1 id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4
  );
  final $unsigned(6);
  ;
  assign id_3 = 1;
  assign id_0 = id_1;
  uwire id_5;
  ;
  assign id_5 = -1;
endmodule
