// Seed: 3194396241
module module_0 (
    output wire  id_0,
    input  tri   id_1,
    output uwire id_2,
    output tri1  id_3
);
  wire id_5;
  assign id_2 = -1;
  logic id_6;
  ;
  assign id_6 = -1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_7 = 32'd60
) (
    output tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri1 id_3[id_7 : -1],
    output wire id_4,
    output uwire id_5,
    input supply0 id_6,
    input uwire _id_7,
    input supply1 id_8,
    output wor id_9,
    input wand id_10,
    input tri1 id_11,
    output uwire id_12,
    output uwire id_13,
    input tri1 id_14
);
  assign id_12 = 1;
  and primCall (id_9, id_6, id_11, id_2, id_3, id_14, id_8, id_1, id_10);
  module_0 modCall_1 (
      id_5,
      id_10,
      id_5,
      id_9
  );
  assign modCall_1.id_6 = 0;
endmodule
