#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Dec 26 16:52:57 2022
# Process ID: 9788
# Current directory: C:/Users/vikto/Experiments/MicroblazeTest2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5676 C:\Users\vikto\Experiments\MicroblazeTest2\MicroblazeTest2.xpr
# Log file: C:/Users/vikto/Experiments/MicroblazeTest2/vivado.log
# Journal file: C:/Users/vikto/Experiments/MicroblazeTest2\vivado.jou
# Running On: DESKTOP-Q90JH2A, OS: Windows, CPU Frequency: 2594 MHz, CPU Physical cores: 2, Host memory: 8501 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/vikto/Experiments'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/vikto/Experiments' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/vikto/Experiments/MicroblazeTest2'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 1268.137 ; gain = 452.512
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:user:Mux8x7Seg:1.0 - Mux8x7Seg_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_d0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_d1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_d2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_d3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_d4
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_d5
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_d6
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_d7
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_buttons
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_leds
Successfully read diagram <design_1> from block design file <C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1367.836 ; gain = 99.699
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_0/UART" -diagram "design_1" 
INFO: [BoardInterface 100-3] current_bd_design design_1
INFO: [BoardInterface 100-10] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_uartlite_0]
INFO: [BoardInterface 100-12] set_property CONFIG.UARTLITE_BOARD_INTERFACE usb_uart [get_bd_cells -quiet /axi_uartlite_0]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart
INFO: [BoardInterface 100-109] connect_bd_intf_net /usb_uart /axi_uartlite_0/UART
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4060_0000 [ 64K ]>.
apply_bd_automation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1550.617 ; gain = 25.652
regenerate_bd_layout
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
save_bd_design
Wrote  : <C:\Users\vikto\Experiments\MicroblazeTest2\MicroblazeTest2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
VHDL Output written to : c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_uartlite_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_uartlite_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 77db133a72806da3 to dir: c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/vikto/Experiments/Lab05/Lab05.cache/ip/2022.2/7/7/77db133a72806da3/design_1_axi_uartlite_0_0.dcp to c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/vikto/Experiments/Lab05/Lab05.cache/ip/2022.2/7/7/77db133a72806da3/design_1_axi_uartlite_0_0_sim_netlist.v to c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/vikto/Experiments/Lab05/Lab05.cache/ip/2022.2/7/7/77db133a72806da3/design_1_axi_uartlite_0_0_sim_netlist.vhdl to c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/vikto/Experiments/Lab05/Lab05.cache/ip/2022.2/7/7/77db133a72806da3/design_1_axi_uartlite_0_0_stub.v to c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/vikto/Experiments/Lab05/Lab05.cache/ip/2022.2/7/7/77db133a72806da3/design_1_axi_uartlite_0_0_stub.vhdl to c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_uartlite_0_0, cache-ID = 77db133a72806da3; cache size = 12.082 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
[Mon Dec 26 17:31:42 2022] Launched design_1_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/design_1_xbar_0_synth_1/runme.log
synth_1: C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/synth_1/runme.log
[Mon Dec 26 17:31:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1837.406 ; gain = 264.973
write_hw_platform -fixed -include_bit -force -file C:/Users/vikto/Experiments/MicroblazeTest2/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/vikto/Experiments/MicroblazeTest2/design_1_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/vikto/Experiments/MicroblazeTest2/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.2/data/embeddedsw) loading 2 seconds
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.758 ; gain = 166.352
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_0_xlconcat/In0]
regenerate_bd_layout
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
save_bd_design
Wrote  : <C:\Users\vikto\Experiments\MicroblazeTest2\MicroblazeTest2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_microblaze_0_axi_intc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
VHDL Output written to : c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
Exporting to file c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_microblaze_0_axi_intc_0
[Mon Dec 26 18:18:55 2022] Launched design_1_microblaze_0_axi_intc_0_synth_1, synth_1...
Run output will be captured here:
design_1_microblaze_0_axi_intc_0_synth_1: C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/design_1_microblaze_0_axi_intc_0_synth_1/runme.log
synth_1: C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/synth_1/runme.log
[Mon Dec 26 18:18:55 2022] Launched impl_1...
Run output will be captured here: C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2003.758 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file C:/Users/vikto/Experiments/MicroblazeTest2/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/vikto/Experiments/MicroblazeTest2/design_1_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/vikto/Experiments/MicroblazeTest2/design_1_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property CONFIG.C_OPERATION {not} [get_bd_cells util_vector_logic_0]
disconnect_bd_net /rst_clk_wiz_1_100M_peripheral_aresetn [get_bd_pins Mux8x7Seg_0/RESET]
connect_bd_net [get_bd_pins Mux8x7Seg_0/RESET] [get_bd_pins util_vector_logic_0/Res]
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn] [get_bd_pins util_vector_logic_0/Op1]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\vikto\Experiments\MicroblazeTest2\MicroblazeTest2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /Mux8x7Seg_0/RESET have been updated from connected ip, but BD cell '/Mux8x7Seg_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </Mux8x7Seg_0> to completely resolve these warnings.
Wrote  : <C:\Users\vikto\Experiments\MicroblazeTest2\MicroblazeTest2.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/util_vector_logic_0/Op1'(8) to pin '/rst_clk_wiz_1_100M/peripheral_aresetn'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/util_vector_logic_0/Op1'(8) to pin '/rst_clk_wiz_1_100M/peripheral_aresetn'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_util_vector_logic_0_0
[Mon Dec 26 18:45:22 2022] Launched design_1_util_vector_logic_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_util_vector_logic_0_0_synth_1: C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/design_1_util_vector_logic_0_0_synth_1/runme.log
synth_1: C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/synth_1/runme.log
[Mon Dec 26 18:45:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/vikto/Experiments/MicroblazeTest2/MicroblazeTest2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 2035.777 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file C:/Users/vikto/Experiments/MicroblazeTest2/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/vikto/Experiments/MicroblazeTest2/design_1_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/vikto/Experiments/MicroblazeTest2/design_1_wrapper.xsa
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 19:00:03 2022...
