###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-06.ucsd.edu)
#  Generated on:      Sat Mar 15 15:47:41 2025
#  Design:            sram_w16
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin memory8_reg_111_/CP 
Endpoint:   memory8_reg_111_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[0]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.159
- Setup                         0.084
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.075
- Arrival Time                  1.057
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[0] v       |         |       |   0.200 |    0.218 | 
     | FE_OFC114_A_0_   | I v -> ZN ^  | INVD1   | 0.034 |   0.234 |    0.252 | 
     | U2055            | A2 ^ -> ZN v | CKND2D2 | 0.053 |   0.287 |    0.305 | 
     | U1944            | A1 v -> ZN ^ | NR2D1   | 0.090 |   0.377 |    0.395 | 
     | FE_OFC14_n1376   | I ^ -> Z ^   | BUFFD4  | 0.093 |   0.470 |    0.488 | 
     | FE_OFC397_n1376  | I ^ -> Z ^   | BUFFD1  | 0.078 |   0.547 |    0.565 | 
     | U1928            | A1 ^ -> ZN ^ | INR2XD0 | 0.072 |   0.619 |    0.637 | 
     | FE_OFC203_N250   | I ^ -> ZN v  | INVD1   | 0.054 |   0.674 |    0.692 | 
     | FE_OFC204_N250   | I v -> ZN ^  | CKND6   | 0.175 |   0.849 |    0.867 | 
     | FE_OFC212_N250   | I ^ -> Z ^   | CKBD4   | 0.203 |   1.052 |    1.070 | 
     | memory8_reg_111_ | E ^          | EDFQD1  | 0.005 |   1.057 |    1.075 | 
     +------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory8_reg_110_/CP 
Endpoint:   memory8_reg_110_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[0]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.160
- Setup                         0.084
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.076
- Arrival Time                  1.057
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[0] v       |         |       |   0.200 |    0.219 | 
     | FE_OFC114_A_0_   | I v -> ZN ^  | INVD1   | 0.034 |   0.234 |    0.253 | 
     | U2055            | A2 ^ -> ZN v | CKND2D2 | 0.053 |   0.287 |    0.306 | 
     | U1944            | A1 v -> ZN ^ | NR2D1   | 0.090 |   0.377 |    0.396 | 
     | FE_OFC14_n1376   | I ^ -> Z ^   | BUFFD4  | 0.093 |   0.470 |    0.488 | 
     | FE_OFC397_n1376  | I ^ -> Z ^   | BUFFD1  | 0.078 |   0.547 |    0.566 | 
     | U1928            | A1 ^ -> ZN ^ | INR2XD0 | 0.072 |   0.619 |    0.638 | 
     | FE_OFC203_N250   | I ^ -> ZN v  | INVD1   | 0.054 |   0.674 |    0.692 | 
     | FE_OFC204_N250   | I v -> ZN ^  | CKND6   | 0.175 |   0.849 |    0.868 | 
     | FE_OFC212_N250   | I ^ -> Z ^   | CKBD4   | 0.203 |   1.052 |    1.071 | 
     | memory8_reg_110_ | E ^          | EDFQD1  | 0.005 |   1.057 |    1.076 | 
     +------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory8_reg_112_/CP 
Endpoint:   memory8_reg_112_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[0]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.160
- Setup                         0.084
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.076
- Arrival Time                  1.057
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[0] v       |         |       |   0.200 |    0.219 | 
     | FE_OFC114_A_0_   | I v -> ZN ^  | INVD1   | 0.034 |   0.234 |    0.253 | 
     | U2055            | A2 ^ -> ZN v | CKND2D2 | 0.053 |   0.287 |    0.307 | 
     | U1944            | A1 v -> ZN ^ | NR2D1   | 0.090 |   0.377 |    0.396 | 
     | FE_OFC14_n1376   | I ^ -> Z ^   | BUFFD4  | 0.093 |   0.470 |    0.489 | 
     | FE_OFC397_n1376  | I ^ -> Z ^   | BUFFD1  | 0.078 |   0.547 |    0.567 | 
     | U1928            | A1 ^ -> ZN ^ | INR2XD0 | 0.072 |   0.619 |    0.639 | 
     | FE_OFC203_N250   | I ^ -> ZN v  | INVD1   | 0.054 |   0.674 |    0.693 | 
     | FE_OFC204_N250   | I v -> ZN ^  | CKND6   | 0.175 |   0.849 |    0.868 | 
     | FE_OFC212_N250   | I ^ -> Z ^   | CKBD4   | 0.203 |   1.052 |    1.072 | 
     | memory8_reg_112_ | E ^          | EDFQD1  | 0.005 |   1.057 |    1.076 | 
     +------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory8_reg_38_/CP 
Endpoint:   memory8_reg_38_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[0]              (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.162
- Setup                         0.084
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.078
- Arrival Time                  1.057
= Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | A[0] v       |         |       |   0.200 |    0.221 | 
     | FE_OFC114_A_0_  | I v -> ZN ^  | INVD1   | 0.034 |   0.234 |    0.255 | 
     | U2055           | A2 ^ -> ZN v | CKND2D2 | 0.053 |   0.287 |    0.308 | 
     | U1944           | A1 v -> ZN ^ | NR2D1   | 0.090 |   0.377 |    0.397 | 
     | FE_OFC14_n1376  | I ^ -> Z ^   | BUFFD4  | 0.093 |   0.470 |    0.490 | 
     | FE_OFC397_n1376 | I ^ -> Z ^   | BUFFD1  | 0.078 |   0.547 |    0.568 | 
     | U1928           | A1 ^ -> ZN ^ | INR2XD0 | 0.072 |   0.619 |    0.640 | 
     | FE_OFC203_N250  | I ^ -> ZN v  | INVD1   | 0.054 |   0.674 |    0.694 | 
     | FE_OFC204_N250  | I v -> ZN ^  | CKND6   | 0.175 |   0.849 |    0.870 | 
     | FE_OFC217_N250  | I ^ -> Z ^   | BUFFD1  | 0.208 |   1.057 |    1.078 | 
     | memory8_reg_38_ | E ^          | EDFQD1  | 0.000 |   1.057 |    1.078 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory8_reg_114_/CP 
Endpoint:   memory8_reg_114_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[0]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.162
- Setup                         0.084
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.078
- Arrival Time                  1.057
= Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[0] v       |         |       |   0.200 |    0.221 | 
     | FE_OFC114_A_0_   | I v -> ZN ^  | INVD1   | 0.034 |   0.234 |    0.255 | 
     | U2055            | A2 ^ -> ZN v | CKND2D2 | 0.053 |   0.287 |    0.308 | 
     | U1944            | A1 v -> ZN ^ | NR2D1   | 0.090 |   0.377 |    0.398 | 
     | FE_OFC14_n1376   | I ^ -> Z ^   | BUFFD4  | 0.093 |   0.470 |    0.490 | 
     | FE_OFC397_n1376  | I ^ -> Z ^   | BUFFD1  | 0.078 |   0.547 |    0.568 | 
     | U1928            | A1 ^ -> ZN ^ | INR2XD0 | 0.072 |   0.619 |    0.640 | 
     | FE_OFC203_N250   | I ^ -> ZN v  | INVD1   | 0.054 |   0.674 |    0.694 | 
     | FE_OFC204_N250   | I v -> ZN ^  | CKND6   | 0.175 |   0.849 |    0.870 | 
     | FE_OFC212_N250   | I ^ -> Z ^   | CKBD4   | 0.203 |   1.052 |    1.073 | 
     | memory8_reg_114_ | E ^          | EDFQD1  | 0.005 |   1.057 |    1.078 | 
     +------------------------------------------------------------------------+ 

