;redcode
;assert 1
	SPL 0, <402
	CMP -307, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 700, @800
	SLT -7, -0
	SLT 30, @12
	CMP @127, 106
	DJN <0, 0
	SUB 700, @800
	SUB @0, @62
	SUB @0, @62
	MOV -603, <-28
	SUB @0, @2
	CMP -7, -0
	SUB @121, 106
	MOV -7, <-20
	JMN 0, <402
	MOV 100, 600
	JMZ <-127, -100
	SUB #0, -40
	SUB @121, 103
	MOV -7, <-20
	SLT -7, -0
	SUB 0, 85
	SLT -7, -0
	SLT -7, -0
	ADD @610, 60
	ADD 210, 60
	JMP 0, -40
	ADD @610, 60
	DJN 0, 0
	SPL 0, <2
	MOV @-127, -100
	SUB #0, -40
	SUB #0, 0
	MOV -7, <-20
	SUB @127, 106
	SUB 0, 2
	CMP -307, <-126
	SUB #0, 0
	JMZ <0, 0
	SUB 107, 901
	MOV -7, <-20
	ADD 3, 21
	SPL @300, 90
	SPL 0, <402
	SPL 0, <402
	CMP -307, <-126
	CMP -307, <-126
