Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 23 12:56:28 2018
| Host         : Monsoon-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |             124 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|    Clock Signal    |                       Enable Signal                       |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count |
+--------------------+-----------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|  ip1/inst/clk_out1 |                                                           |                                                                  |                1 |              2 |
|  ip1/inst/clk_out1 | ip3/CE                                                    | counter0/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  ip1/inst/clk_out1 | counter0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 | counter1/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  ip1/inst/clk_out1 |                                                           | ip3/clk_1Hz_reg_0                                                |                6 |             62 |
| ~ip1/inst/clk_out1 |                                                           | ip3/clk_1Hz_reg_0                                                |                7 |             62 |
+--------------------+-----------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+


