<!doctype html><html lang="zh-hans"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"><title>AMD 3D堆栈SRAM BUMPLESSLY AMD 3D Stacks SRAM Bumplessly</title><link rel="stylesheet" href="https://stackpath.bootstrapcdn.com/bootstrap/4.3.1/css/bootstrap.min.css" integrity="sha384-ggOyR0iXCbMQv3Xipma34MD+dH/1fQ784/j6cY/iJTQUOhcWr7x9JvoRxT2MZw1T" crossorigin="anonymous"><link rel="stylesheet" href="/img/css.css?random="><link data-rh="true" rel="icon" href="/img/favicon.ico"/><script data-ad-client="ca-pub-6067137220025946" async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script><script type="text/javascript" src="https://platform-api.sharethis.com/js/sharethis.js#property=5effb96910009800120b8d4d&product=inline-share-buttons" async="async"></script>
<script>var _hmt = _hmt || [];(function() {var hm = document.createElement("script");hm.src = "https://hm.baidu.com/hm.js?03c1a0f31299b4a2fbb83c34d6beaac9";var s = document.getElementsByTagName("script")[0]; s.parentNode.insertBefore(hm, s);})();</script></head><body><div id="my_header"><div class="container"><nav class="navbar navbar-expand-lg"><a class="navbar-brand" href="/"><img alt="diglog" src="/img/logo.v1.gif" class="rounded-sm"></a><button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarNavAltMarkup" aria-controls="navbarNavAltMarkup" aria-expanded="false" aria-label="Toggle navigation"><span class="navbar-toggler-icon"></span></button><div class="collapse navbar-collapse" id="navbarNavAltMarkup"><div class="navbar-nav"></div></div></nav></div></div><div class="container"><div id="my_content"><h1 class="page_narrow">AMD 3D Stacks SRAM Bumplessly<br/>AMD 3D堆栈SRAM BUMPLESSLY </h1><div class="row"><div class="col-lg-12 col-12"><div class="my_story_list_item shadow p-3 mb-5 bg-white rounded"><div class="story_page_pub_time page_narrow">2021-06-09 21:58:31</div><div class="story_img_container"><a href="http://img2.diglog.com/img/2021/6/fba634e769c0875d34fdc62d85d3fabf.png"><img src="http://img2.diglog.com/img/2021/6/fba634e769c0875d34fdc62d85d3fabf.png" class="img-fluid my_story_img" onerror="this.style.display='none'"></a></div><div class="page_narrow text-break page_content"><p>Last week Computex Taipei 2021 was held virtually. While the event was largely a hit or miss among the chip vendors, one of the more interesting announcements that were delivered at the event was AMD’s 3D V-Cache – a 3D stacked SRAM. But while the stacked SRAM is interesting enough, the real announcement was the introduction of DBI into mass production in their highest-end chips by next year.</p><p>上周Computex Taipei 2021实际上保持着。虽然该活动在很大程度上在很大程度上在芯片供应商中受到了击中或错过，但在活动中交付的更有趣的公告之一是AMD的3D V-Cache  - 一个堆叠SRAM的3D。但是，虽然堆积的SRAM足够有趣，但真正的公告是在明年将DBI引入其最高芯片的大规模生产。</p><p>  At the closing portion of the AMD event, AMD president and chief executive officer, Dr. Lisa Su went onto talking about some of the advanced technologies the company is working on. AMD disclosed their first application of true 3D chiplet stacking they called “3D V-Cache”.</p><p>  在AMD活动的截止部分，AMD总裁兼首席执行官Lisa Su博士谈论了公司正在努力的一些先进技术。 AMD披露了他们的第一次应用于真正的3D小芯片堆叠，它们称为“3D V-Cache”。</p><p>   A prototype chip was also shown at the event. AMD showed a Ryzen 5000-series microprocessor that incorporated the V-Cache. The Ryzen 5000-series microprocessors incorporate one or two Core Complex Dies (CCDs) along with an I/O Die (IOD). The V-Cache is a 64 MiB SRAM die that is said to be fabricated on TSMC’s 7-nanometer process. The V-Cache die is thinned and is then stacked directly on top of each CCD directly above the existing L3 cache area. On the Ryzen 5000-series microprocessors, each CCD features 32 MiB of L3 cache, therefore the V-Cache effectively triples the L3 capacity of each CPU. Two additional structural dies are added on top of the CCDs above the CPU complex. It’s unknown if those structural dies are blank silicon or if they include anything special (e.g., inactive thick copper traces which can enhance the thermal conductivity of the dummy die).</p><p>   此次发生原型芯片。 AMD显示了一个Ryzen 5000系列的微处理器，它包含V-Cache。 Ryzen 5000系列微处理器包含一个或两个核心复合物模具（CCD）以及I / O模具（IOD）。 V-Cache是​​一个64 MIB SRAM模具，据说是在TSMC的7纳米工艺上制造的。 V-Cache Die被缩短，然后直接在现有L3高速缓存区域上方直接堆叠在每个CCD的顶部。在Ryzen 5000系列微处理器上，每个CCD具有32 MIB的L3缓存，因此V-Cache有效地重复每个CPU的L3容量。在CPU复合物上方的CCD顶部添加了两个额外的结构模具。如果这些结构模具是空白硅，或者如果它们包括任何特殊的（例如，可以增强虚设管芯的导热率的无活性厚的铜迹线），则尚不清楚。</p><p>  Below is a photo of Dr. Su holding a prototype chip with the left CCD exposed, showing the SRAM die.</p><p>  下面是苏博士的照片拿着一个原型芯片的左侧CCD暴露，显示SRAM模具。</p><p>  The 64 MiB 3D V-Cache die itself is measured 36 mm² (a 6 mm x 6 mm square). This is roughly 9 mm² more than the 32 MiB of L3 on the CCD which occupies around 27 mm² of silicon so the SRAM in the 3D V-Cache appears to be more tightly packed. Architecturally, the V-Cache die itself adds 64 MiB of SRAM capacity directly on top of the existing 32 MiB of L3 for a single, large, 96 MiB of L3 capacity. A complete chip with two CCDs would therefore have a maximum L3 capacity of 192 MiB per processor. The L3 bandwidth is said to be tripled to 2 TB/second while maintaining the same latency.</p><p>  测量64个MIB 3D V-Cache Die本身36mm²（6 mm x 6 mm平方）。这大约为9mm²，比CCD的32 MIB超过32 MIB，其占硅约27mm²，因此3D V-Cache中的SRAM似乎更加紧密。架构上，V-Cache Die本身将64个MIB的SRAM容量直接在L3的现有32 MIB的顶部，用于单个，大型96个MIB的L3容量。因此，具有两个CCD的完整芯片将最大L3容量为192个MIB。据说L3带宽将增加到2 TB /秒，同时保持相同的延迟。</p><p>  While the stacked SRAM is interesting, the bigger news appears to be the move to direct bond interconnect, or DBI. DBI or Hybrid Bonding is a permanent bond of the embedded copper interconnects directly without bumps or pillars. This isn’t the first time DBI has been used (Sony, for example, first used it in the  IMX260 which was used in the Samsung Galaxy S7 back in 2016), but this would appear to be the first time it’s used in high-performance logic applications.</p><p>  虽然堆叠的SRAM很有趣，但更大的消息似乎是直接键互连或DBI的移动。 DBI或混合粘合是嵌入式铜互连的永久键，直接没有凸块或柱子。这不是第一次使用dbi（例如，首先在2016年在三星Galaxy S7中使用的IMX260中使用它），但这似乎是它第一次用于高 - 性能逻辑应用程序。</p><p>    As part of the 3D V-Cache disclosure, Dr. Su went on to disclose some additional key technologies involved here. “We are using a hybrid bond approach with through-silicon via that provides over 200-times the interconnect density of 2D chiplets and more than 15 times the density compared to other 3D stacking solutions. This actually enables much more efficient and denser integration of our IP,” Dr. Su said.</p><p>    作为3D V-Cache披露的一部分，SU博士继续披露此处涉及的一些额外关键技术。 “我们正在使用具有通过硅通孔的混合键方法，其提供超过200倍的2D小芯片的互连密度，与其他3D堆叠解决方案相比，密度大于15倍。这实际上可以实现我们IP的更有效和更密度的整合，“苏博士说。 </p><p> Note that the &gt;200x interconnect density refers to “on-package 2D chiplet” (presumably standard MCP). The slide that was shown at the time specifically said “compared to micro bump 3D” when she referred to “other 3D stacking solutions” for both density and energy. “The die-to-die interface is using a direct copper-to-copper bond with no solder bumps of any kind. This approach dramatically improves the thermals, the transistor density, and interconnect pitch and is only one-third the energy-per-signal of micro bumps 3D approaches,” she added. “All of these things make this truly the most advanced and flexible active-on-active silicon stacking technology in the world.”</p><p>注意，＆gt; 200x互连密度是指“封装2D小芯片”（概述标准MCP）。当她提到密度和能量的“其他3D堆叠解决方案”时，当时示出的幻灯片具体地表示“与微凸块3D”相比。 “模切界面正在使用直接铜到铜键，没有任何焊料凸块。这种方法显着改善了热量，晶体管密度和互连间距，并且仅是微凸块3D方法的每次信号的三分之一，“她添加。 “所有这些东西都使这个真正是世界上最先进和灵活的主动活性硅堆叠技术。”</p><p>  On a typical MCP such as the one AMD uses, we’re looking at as much as 100 bumps/mm² or so. By comparison, Intel’s current generation of Foveros – such as that found in Lakefield – uses 50 um pitch micro-bumps which yields a density of roughly 400 connections/mm². 15 times the density compared to the current Foveros generation implies around &gt;6,000 connections/mm². TSMC reported a bond pitch in excess of 10,000 for their SoIC so this seems about where you’d expect the first-generation DBI to be. Hybrid bonding smaller than 10-micron can far exceed 10,000 connections (e.g., Sony already exceeds 4-micron pitch in 2019 on their image sensors). Intel advertised their power for Lakefield at around 0.15 pJ/bit. V-Cache connections would be at around 0.05 pJ/bit or about a third. It’s worth pointing out that Intels’ Foveros does have a series of future generations including micro-bumps down to 25-micron (and density exceeding 1600 connections/mm²) as well as various 10-micron and below direct bond implementations similar to TSMC’s, albeit no product has yet been announced to utilize those technologies. Other companies such as GlobalFoundries have also announced hybrid bonding technologies.</p><p>  在典型的MCP，如一个AMD使用的MCP中，我们看起来多达100个颠簸/mm²左右。相比之下，英特尔目前的Foveros  - 例如在莱克菲尔德中发现的 - 使用50μm间距微凸块，从而产生大约400个连接/mm²的密度。与当前Foveros的生成相比的密度15倍，意味着6,000个连接/mm²。 TSMC报告的债券间距超过10,000的SOIC，所以这似乎是您预期第一代DBI的位置。杂交粘合小于10微米的粘合剂远远超过10,000个连接（例如，索尼在2019年在其图像传感器上超过4微米沥青）。英特尔在左右0.15 PJ /位的湖区广告权力。 V-Cache Connections将在0.05 pj /位或约三分之一。值得指出的是，Intels Foveros确实有一系列后代，包括低至25微米（和密度超过1600个连接/mm²）的微凸块，以及各种10微米，低于直接债券实现，尽管如此没有产品尚未宣布使用这些技术。 GlobalFoundries等其他公司还宣布了混合粘合技术。</p><p>   The disclosed information implies AMD will be utilizing TSMC’s System on Integrated Chips (SoIC) technology. SoIC is an umbrella brand term used by TSMC to describe a whole set of back-end 3D stacking packaging technologies which, in turn, can be holistically integrated into any other front-end technology such as flip-chip (as in the case of AMD), CoWoS, or InFO. A special characteristic of SoIC is its highly dense bonding pitch reaching sub-10 μm.</p><p>   所公开的信息意味着AMD将利用TSMC的集成芯片（SOIC）技术。 SOIC是TSMC使用的伞形品牌术语来描述一整套后端3D堆叠封装技术，又可以集成到任何其他前端技术（如倒装芯片）中（如AMD的情况下） ），小报或信息。 SOIC的特性是其高度致密的粘合间距到达SUB-10μm。</p><p> When 3D stacking, chiplets are interconnected either face-to-face or face-to-back (or both). If we assume the Ryzen 5000-series package used is largely unchanged, this implies they are using a face-to-back bonding flow (with the CCDs facing down as usual). Dr. Su did note that they are using Hybrid Bonding with TSVs which implies this is, in fact, a F2B process. Under this process flow, you’d have the CCD wafer mounted on a carrier that is thinned down to expose the TSVs from the backside. The hybrid bond terminal is then formed on the back side. The 3D V-Cache die is also thinned and is then attached face-down.</p><p> 当3D堆叠时，尖峰互连面对面或面对背（或两者）。如果我们假设使用的ryzen 5000系列封装在很大程度上没有变化，这意味着它们正在使用面对背键合流量（CCD正常朝下）。苏博士确实注意到它们使用的混合粘合与TSV，这意味着它实际上是F2B过程。在该过程流动下，您将安装在载体上的CCD晶片，其变薄下来以从后侧曝光TSV。然后在背面形成混合键端子。 3D V-Cache Die也变薄，然后朝下连接。</p><p>    An interesting consequence of using a F2B flow – as opposed to a face-to-face flow – is the fact that this process flow is actually repeatable. In other words, the 3D V-Cache itself can also be thinned down to expose its own TSVs from the back-side, allowing another 3D V-Cache die to then be attached face-down on top of it. This is somewhat similar to stacked HBM in spirit, but the packaging technology is obviously very different. It would also require the underlying logic implementation to support such a design. Note that currently, AMD is only talking about a single 3D V-Cache stacked. Nonetheless, the possibility is there.</p><p>    使用F2B流的有趣后果 - 与面对面流动相反 - 这是该过程流实际上是可重复的。换句话说，3D V-Cache本身也可以向下变薄以从后侧公开其自己的TSV，允许另一个3D V-Cache骰子在其顶部上朝下连接。这有点类似于精神堆积的HBM，但包装技术显然是非常不同的。它还需要潜在的逻辑实现来支持这种设计。请注意，目前，AMD仅讨论堆叠的单个3D V-Cache。尽管如此，可能性在那里。</p><p>   AMD said they expect to start production by the end of the year. AMD didn’t reveal which products will utilize the new technology other than to say that it’s their highest-end products. Production starting by the end of this year implies we can expect to see the tech in products in early 2022.</p><p>   AMD表示，他们希望在年底开始生产。 AMD没有透露哪些产品将利用新技术，除了说它是最高端的产品。从今年年底开始的生产意味着我们可以期望在2022年初看到产品的技术。 </p></div><div id="story_share_this"><div class="sharethis-inline-share-buttons"></div></div><div class="text-break sotry_link page_narrow"><a target="_blank" href="https://fuse.wikichip.org/news/5531/amd-3d-stacks-sram-bumplessly/">https://fuse.wikichip.org/news/5531/amd-3d-stacks-sram-bumplessly/</a></div><div class="story_tags page_narrow"><button type="button" class="btn btn-light my_tag"><a href="/tag/sram/">#sram</a></button></div></div><div class="my_movie_list_item shadow p-3 mb-5 bg-white rounded"><button type="button" class="btn btn-link my_tag"><a href="/tag/web2.0/">#web2.0</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/google/">#google</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/设计/">#设计</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/创意/">#创意</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/摄影/">#摄影</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/游戏/">#游戏</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/图片/">#图片</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/软件/">#软件</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/视频/">#视频</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/手机/">#手机</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/广告/">#广告</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/apple/">#apple</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/iphone/">#iphone</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/网站/">#网站</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/免费/">#免费</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/下载/">#下载</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/windows/">#windows</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/微软/">#微软</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/firefox/">#firefox</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/苹果/">#苹果</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/blog/">#blog</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/音乐/">#音乐</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/博客/">#博客</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/wordpress/">#wordpress</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/恶搞/">#恶搞</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/艺术/">#艺术</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/qq/">#qq</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/web/">#web</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/谷歌/">#谷歌</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/工具/">#工具</a></button></div></div></div><div id="my_footer"><div class=""><a href="/tags/">tags</a> <a href="/users/">users</a></div>&copy;2012-2021 diglog.com </div></div></body></html>