

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Jul 18 03:26:00 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  184135755|  184135755| 1.841 sec | 1.841 sec |  184135755|  184135755|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+----------+----------+----------+-----------+-----------+------+----------+
        |           |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_x    |  92031000|  92031000|   7669250|          -|          -|    12|    no    |
        | + l_y     |   7669248|   7669248|      9986|          -|          -|   768|    no    |
        |  ++ l_r   |      9984|      9984|        13|          -|          -|   768|    no    |
        |- l_C_x_0  |  92031000|  92031000|   7669250|          -|          -|    12|    no    |
        | + l_y_0   |   7669248|   7669248|      9986|          -|          -|   768|    no    |
        |  ++ l_r1  |      9984|      9984|        13|          -|          -|   768|    no    |
        |- l_D_x_1  |     73752|     73752|      6146|          -|          -|    12|    no    |
        | + l_y_1   |      6144|      6144|         8|          -|          -|   768|    no    |
        +-----------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    481|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |       64|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    367|    -|
|Register         |        -|      -|     621|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       64|      5|     969|   1559|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       22|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |top_fadd_32ns_32nbkb_U1  |top_fadd_32ns_32nbkb  |        0|      2|  205|  390|    0|
    |top_fmul_32ns_32ncud_U2  |top_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    | Memory| Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |B_U    |top_B  |       32|  0|   0|    0|  9216|   32|     1|       294912|
    |C_U    |top_B  |       32|  0|   0|    0|  9216|   32|     1|       294912|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |       |       64|  0|   0|    0| 18432|   64|     2|       589824|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln30_fu_433_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln31_fu_438_p2   |     +    |      0|  0|  28|          21|          21|
    |add_ln39_fu_403_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln50_fu_570_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln51_fu_575_p2   |     +    |      0|  0|  28|          21|          21|
    |add_ln59_fu_540_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln67_fu_647_p2   |     +    |      0|  0|  21|          15|          15|
    |r1_fu_556_p2         |     +    |      0|  0|  14|          10|           1|
    |r_fu_419_p2          |     +    |      0|  0|  14|          10|           1|
    |x_0_fu_458_p2        |     +    |      0|  0|  13|           4|           1|
    |x_1_fu_595_p2        |     +    |      0|  0|  13|           4|           1|
    |x_fu_321_p2          |     +    |      0|  0|  13|           4|           1|
    |y_0_fu_500_p2        |     +    |      0|  0|  14|          10|           1|
    |y_1_fu_637_p2        |     +    |      0|  0|  14|          10|           1|
    |y_fu_363_p2          |     +    |      0|  0|  14|          10|           1|
    |sub_ln30_fu_351_p2   |     -    |      0|  0|  21|          15|          15|
    |sub_ln31_fu_397_p2   |     -    |      0|  0|  28|          21|          21|
    |sub_ln50_fu_488_p2   |     -    |      0|  0|  21|          15|          15|
    |sub_ln51_fu_534_p2   |     -    |      0|  0|  28|          21|          21|
    |sub_ln67_fu_625_p2   |     -    |      0|  0|  21|          15|          15|
    |icmp_ln23_fu_315_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln24_fu_357_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln28_fu_413_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln43_fu_452_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln44_fu_494_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln48_fu_550_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln62_fu_589_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln63_fu_631_p2  |   icmp   |      0|  0|  13|          10|          10|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 481|         328|         274|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |B_address0     |   15|          3|   14|         42|
    |C_address0     |   15|          3|   14|         42|
    |ap_NS_fsm      |  181|         41|    1|         41|
    |grp_fu_288_p0  |   15|          3|   32|         96|
    |grp_fu_288_p1  |   21|          4|   32|        128|
    |grp_fu_294_p1  |   15|          3|   32|         96|
    |r1_0_reg_255   |    9|          2|   10|         20|
    |r_0_reg_196    |    9|          2|   10|         20|
    |v0_address0    |   15|          3|   14|         42|
    |v13_reg_207    |    9|          2|   32|         64|
    |v25_reg_242    |    9|          2|   32|         64|
    |x_0_0_reg_220  |    9|          2|    4|          8|
    |x_0_3_reg_174  |    9|          2|    4|          8|
    |x_1_0_reg_266  |    9|          2|    4|          8|
    |y_0_0_reg_231  |    9|          2|   10|         20|
    |y_0_4_reg_185  |    9|          2|   10|         20|
    |y_1_0_reg_277  |    9|          2|   10|         20|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  367|         80|  265|        739|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |B_addr_reg_685     |  14|   0|   14|          0|
    |C_addr_1_reg_745   |  14|   0|   14|          0|
    |add_ln30_reg_698   |  15|   0|   15|          0|
    |add_ln50_reg_758   |  15|   0|   15|          0|
    |ap_CS_fsm          |  40|   0|   40|          0|
    |r1_0_reg_255       |  10|   0|   10|          0|
    |r1_reg_753         |  10|   0|   10|          0|
    |r_0_reg_196        |  10|   0|   10|          0|
    |r_reg_693          |  10|   0|   10|          0|
    |reg_298            |  32|   0|   32|          0|
    |reg_303            |  32|   0|   32|          0|
    |reg_308            |  32|   0|   32|          0|
    |sext_ln67_reg_799  |  64|   0|   64|          0|
    |sub_ln30_reg_666   |   7|   0|   15|          8|
    |sub_ln31_reg_680   |  13|   0|   21|          8|
    |sub_ln50_reg_726   |   7|   0|   15|          8|
    |sub_ln51_reg_740   |  13|   0|   21|          8|
    |sub_ln67_reg_786   |   7|   0|   15|          8|
    |v11_reg_713        |  32|   0|   32|          0|
    |v13_reg_207        |  32|   0|   32|          0|
    |v23_reg_773        |  32|   0|   32|          0|
    |v25_reg_242        |  32|   0|   32|          0|
    |v30_reg_814        |  32|   0|   32|          0|
    |v31_reg_819        |  32|   0|   32|          0|
    |x_0_0_reg_220      |   4|   0|    4|          0|
    |x_0_3_reg_174      |   4|   0|    4|          0|
    |x_0_reg_721        |   4|   0|    4|          0|
    |x_1_0_reg_266      |   4|   0|    4|          0|
    |x_1_reg_781        |   4|   0|    4|          0|
    |x_reg_661          |   4|   0|    4|          0|
    |y_0_0_reg_231      |  10|   0|   10|          0|
    |y_0_4_reg_185      |  10|   0|   10|          0|
    |y_0_reg_735        |  10|   0|   10|          0|
    |y_1_0_reg_277      |  10|   0|   10|          0|
    |y_1_reg_794        |  10|   0|   10|          0|
    |y_reg_675          |  10|   0|   10|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 621|   0|  661|         40|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start     |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done      | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle      | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready     | out |    1| ap_ctrl_hs |      top     | return value |
|v0_address0  | out |   14|  ap_memory |      v0      |     array    |
|v0_ce0       | out |    1|  ap_memory |      v0      |     array    |
|v0_q0        |  in |   32|  ap_memory |      v0      |     array    |
|v1_address0  | out |   20|  ap_memory |      v1      |     array    |
|v1_ce0       | out |    1|  ap_memory |      v1      |     array    |
|v1_q0        |  in |   32|  ap_memory |      v1      |     array    |
|v2_address0  | out |   20|  ap_memory |      v2      |     array    |
|v2_ce0       | out |    1|  ap_memory |      v2      |     array    |
|v2_q0        |  in |   32|  ap_memory |      v2      |     array    |
|v3_address0  | out |   14|  ap_memory |      v3      |     array    |
|v3_ce0       | out |    1|  ap_memory |      v3      |     array    |
|v3_we0       | out |    1|  ap_memory |      v3      |     array    |
|v3_d0        | out |   32|  ap_memory |      v3      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 17 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 4 
17 --> 18 32 
18 --> 19 17 
19 --> 20 18 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 19 
32 --> 33 
33 --> 34 32 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 33 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v0) nounwind, !map !7"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v1) nounwind, !map !14"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v2) nounwind, !map !19"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v3) nounwind, !map !23"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 45 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%B = alloca [9216 x float], align 4" [kernel.cpp:22]   --->   Operation 46 'alloca' 'B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%C = alloca [9216 x float], align 4" [kernel.cpp:42]   --->   Operation 47 'alloca' 'C' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:23]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%x_0_3 = phi i4 [ 0, %0 ], [ %x, %l_B_x_end ]"   --->   Operation 49 'phi' 'x_0_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %x_0_3, -4" [kernel.cpp:23]   --->   Operation 50 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.73ns)   --->   "%x = add i4 %x_0_3, 1" [kernel.cpp:23]   --->   Operation 52 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.preheader1.preheader, label %l_B_x_begin" [kernel.cpp:23]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind" [kernel.cpp:23]   --->   Operation 54 'specloopname' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [kernel.cpp:23]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_3, i10 0)" [kernel.cpp:30]   --->   Operation 56 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i14 %tmp_5 to i15" [kernel.cpp:30]   --->   Operation 57 'zext' 'zext_ln30' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_3, i8 0)" [kernel.cpp:30]   --->   Operation 58 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i12 %tmp_6 to i15" [kernel.cpp:30]   --->   Operation 59 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.81ns)   --->   "%sub_ln30 = sub i15 %zext_ln30, %zext_ln30_1" [kernel.cpp:30]   --->   Operation 60 'sub' 'sub_ln30' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:24]   --->   Operation 61 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader1" [kernel.cpp:43]   --->   Operation 62 'br' <Predicate = (icmp_ln23)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%y_0_4 = phi i10 [ 0, %l_B_x_begin ], [ %y, %l_y_end ]"   --->   Operation 63 'phi' 'y_0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.77ns)   --->   "%icmp_ln24 = icmp eq i10 %y_0_4, -256" [kernel.cpp:24]   --->   Operation 64 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 65 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.73ns)   --->   "%y = add i10 %y_0_4, 1" [kernel.cpp:24]   --->   Operation 66 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %l_B_x_end, label %l_y_begin" [kernel.cpp:24]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [kernel.cpp:24]   --->   Operation 68 'specloopname' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [kernel.cpp:24]   --->   Operation 69 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %y_0_4 to i15" [kernel.cpp:31]   --->   Operation 70 'zext' 'zext_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_9 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_0_4, i10 0)" [kernel.cpp:31]   --->   Operation 71 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i20 %tmp_9 to i21" [kernel.cpp:31]   --->   Operation 72 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0_4, i8 0)" [kernel.cpp:31]   --->   Operation 73 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i18 %tmp_s to i21" [kernel.cpp:31]   --->   Operation 74 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.19ns)   --->   "%sub_ln31 = sub i21 %zext_ln31_1, %zext_ln31_2" [kernel.cpp:31]   --->   Operation 75 'sub' 'sub_ln31' <Predicate = (!icmp_ln24)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.94ns)   --->   "%add_ln39 = add i15 %sub_ln30, %zext_ln31" [kernel.cpp:39]   --->   Operation 76 'add' 'add_ln39' <Predicate = (!icmp_ln24)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i15 %add_ln39 to i64" [kernel.cpp:39]   --->   Operation 77 'sext' 'sext_ln39' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [9216 x float]* %B, i64 0, i64 %sext_ln39" [kernel.cpp:39]   --->   Operation 78 'getelementptr' 'B_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:28]   --->   Operation 79 'br' <Predicate = (!icmp_ln24)> <Delay = 1.76>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp) nounwind" [kernel.cpp:41]   --->   Operation 80 'specregionend' 'empty_8' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:23]   --->   Operation 81 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.47>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%r_0 = phi i10 [ 0, %l_y_begin ], [ %r, %4 ]"   --->   Operation 82 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%v13 = phi float [ 0.000000e+00, %l_y_begin ], [ %v14, %4 ]"   --->   Operation 83 'phi' 'v13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.77ns)   --->   "%icmp_ln28 = icmp eq i10 %r_0, -256" [kernel.cpp:28]   --->   Operation 84 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 85 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.73ns)   --->   "%r = add i10 %r_0, 1" [kernel.cpp:28]   --->   Operation 86 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %l_y_end, label %4" [kernel.cpp:28]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i10 %r_0 to i21" [kernel.cpp:30]   --->   Operation 88 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i10 %r_0 to i15" [kernel.cpp:30]   --->   Operation 89 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.94ns)   --->   "%add_ln30 = add i15 %sub_ln30, %zext_ln30_3" [kernel.cpp:30]   --->   Operation 90 'add' 'add_ln30' <Predicate = (!icmp_ln28)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (2.22ns)   --->   "%add_ln31 = add i21 %sub_ln31, %zext_ln30_2" [kernel.cpp:31]   --->   Operation 91 'add' 'add_ln31' <Predicate = (!icmp_ln28)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i21 %add_ln31 to i64" [kernel.cpp:31]   --->   Operation 92 'sext' 'sext_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln31" [kernel.cpp:31]   --->   Operation 93 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 94 [4/4] (3.25ns)   --->   "%v11 = load float* %v1_addr, align 4" [kernel.cpp:31]   --->   Operation 94 'load' 'v11' <Predicate = (!icmp_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 95 [1/1] (3.25ns)   --->   "store float %v13, float* %B_addr, align 4" [kernel.cpp:39]   --->   Operation 95 'store' <Predicate = (icmp_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3) nounwind" [kernel.cpp:40]   --->   Operation 96 'specregionend' 'empty_7' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:24]   --->   Operation 97 'br' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 98 [3/4] (3.25ns)   --->   "%v11 = load float* %v1_addr, align 4" [kernel.cpp:31]   --->   Operation 98 'load' 'v11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i15 %add_ln30 to i64" [kernel.cpp:30]   --->   Operation 99 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%v0_addr = getelementptr [9216 x float]* %v0, i64 0, i64 %sext_ln30" [kernel.cpp:30]   --->   Operation 100 'getelementptr' 'v0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [2/2] (3.25ns)   --->   "%v10 = load float* %v0_addr, align 4" [kernel.cpp:30]   --->   Operation 101 'load' 'v10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 102 [2/4] (3.25ns)   --->   "%v11 = load float* %v1_addr, align 4" [kernel.cpp:31]   --->   Operation 102 'load' 'v11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 103 [1/2] (3.25ns)   --->   "%v10 = load float* %v0_addr, align 4" [kernel.cpp:30]   --->   Operation 103 'load' 'v10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 104 [1/4] (3.25ns)   --->   "%v11 = load float* %v1_addr, align 4" [kernel.cpp:31]   --->   Operation 104 'load' 'v11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 105 [4/4] (5.70ns)   --->   "%v12 = fmul float %v10, %v11" [kernel.cpp:32]   --->   Operation 105 'fmul' 'v12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 106 [3/4] (5.70ns)   --->   "%v12 = fmul float %v10, %v11" [kernel.cpp:32]   --->   Operation 106 'fmul' 'v12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 107 [2/4] (5.70ns)   --->   "%v12 = fmul float %v10, %v11" [kernel.cpp:32]   --->   Operation 107 'fmul' 'v12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 108 [1/4] (5.70ns)   --->   "%v12 = fmul float %v10, %v11" [kernel.cpp:32]   --->   Operation 108 'fmul' 'v12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 109 [5/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:34]   --->   Operation 109 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 110 [4/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:34]   --->   Operation 110 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 111 [3/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:34]   --->   Operation 111 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 112 [2/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:34]   --->   Operation 112 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind" [kernel.cpp:28]   --->   Operation 113 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:34]   --->   Operation 114 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:28]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 2> <Delay = 1.81>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%x_0_0 = phi i4 [ %x_0, %l_C_x_0_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 116 'phi' 'x_0_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (1.30ns)   --->   "%icmp_ln43 = icmp eq i4 %x_0_0, -4" [kernel.cpp:43]   --->   Operation 117 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 118 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (1.73ns)   --->   "%x_0 = add i4 %x_0_0, 1" [kernel.cpp:43]   --->   Operation 119 'add' 'x_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %.preheader.preheader, label %l_C_x_0_begin" [kernel.cpp:43]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind" [kernel.cpp:43]   --->   Operation 121 'specloopname' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str3) nounwind" [kernel.cpp:43]   --->   Operation 122 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_7 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_0, i10 0)" [kernel.cpp:50]   --->   Operation 123 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i14 %tmp_7 to i15" [kernel.cpp:50]   --->   Operation 124 'zext' 'zext_ln50' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_0, i8 0)" [kernel.cpp:50]   --->   Operation 125 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i12 %tmp_8 to i15" [kernel.cpp:50]   --->   Operation 126 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (1.81ns)   --->   "%sub_ln50 = sub i15 %zext_ln50, %zext_ln50_1" [kernel.cpp:50]   --->   Operation 127 'sub' 'sub_ln50' <Predicate = (!icmp_ln43)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 128 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:44]   --->   Operation 128 'br' <Predicate = (!icmp_ln43)> <Delay = 1.76>
ST_17 : Operation 129 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:62]   --->   Operation 129 'br' <Predicate = (icmp_ln43)> <Delay = 1.76>

State 18 <SV = 3> <Delay = 2.19>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%y_0_0 = phi i10 [ 0, %l_C_x_0_begin ], [ %y_0, %l_y_0_end ]"   --->   Operation 130 'phi' 'y_0_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (1.77ns)   --->   "%icmp_ln44 = icmp eq i10 %y_0_0, -256" [kernel.cpp:44]   --->   Operation 131 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 132 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (1.73ns)   --->   "%y_0 = add i10 %y_0_0, 1" [kernel.cpp:44]   --->   Operation 133 'add' 'y_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %l_C_x_0_end, label %l_y_0_begin" [kernel.cpp:44]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [kernel.cpp:44]   --->   Operation 135 'specloopname' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4) nounwind" [kernel.cpp:44]   --->   Operation 136 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i10 %y_0_0 to i15" [kernel.cpp:51]   --->   Operation 137 'zext' 'zext_ln51' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_12 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_0_0, i10 0)" [kernel.cpp:51]   --->   Operation 138 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i20 %tmp_12 to i21" [kernel.cpp:51]   --->   Operation 139 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_13 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0_0, i8 0)" [kernel.cpp:51]   --->   Operation 140 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i18 %tmp_13 to i21" [kernel.cpp:51]   --->   Operation 141 'zext' 'zext_ln51_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (2.19ns)   --->   "%sub_ln51 = sub i21 %zext_ln51_1, %zext_ln51_2" [kernel.cpp:51]   --->   Operation 142 'sub' 'sub_ln51' <Predicate = (!icmp_ln44)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 143 [1/1] (1.94ns)   --->   "%add_ln59 = add i15 %sub_ln50, %zext_ln51" [kernel.cpp:59]   --->   Operation 143 'add' 'add_ln59' <Predicate = (!icmp_ln44)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i15 %add_ln59 to i64" [kernel.cpp:59]   --->   Operation 144 'sext' 'sext_ln59' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [9216 x float]* %C, i64 0, i64 %sext_ln59" [kernel.cpp:59]   --->   Operation 145 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (1.76ns)   --->   "br label %6" [kernel.cpp:48]   --->   Operation 146 'br' <Predicate = (!icmp_ln44)> <Delay = 1.76>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str3, i32 %tmp_1) nounwind" [kernel.cpp:61]   --->   Operation 147 'specregionend' 'empty_13' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "br label %.preheader1" [kernel.cpp:43]   --->   Operation 148 'br' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 19 <SV = 4> <Delay = 5.47>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%v25 = phi float [ 0.000000e+00, %l_y_0_begin ], [ %v26, %7 ]"   --->   Operation 149 'phi' 'v25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%r1_0 = phi i10 [ 0, %l_y_0_begin ], [ %r1, %7 ]"   --->   Operation 150 'phi' 'r1_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (1.77ns)   --->   "%icmp_ln48 = icmp eq i10 %r1_0, -256" [kernel.cpp:48]   --->   Operation 151 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 152 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (1.73ns)   --->   "%r1 = add i10 %r1_0, 1" [kernel.cpp:48]   --->   Operation 153 'add' 'r1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %l_y_0_end, label %7" [kernel.cpp:48]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i10 %r1_0 to i21" [kernel.cpp:50]   --->   Operation 155 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i10 %r1_0 to i15" [kernel.cpp:50]   --->   Operation 156 'zext' 'zext_ln50_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (1.94ns)   --->   "%add_ln50 = add i15 %sub_ln50, %zext_ln50_3" [kernel.cpp:50]   --->   Operation 157 'add' 'add_ln50' <Predicate = (!icmp_ln48)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (2.22ns)   --->   "%add_ln51 = add i21 %sub_ln51, %zext_ln50_2" [kernel.cpp:51]   --->   Operation 158 'add' 'add_ln51' <Predicate = (!icmp_ln48)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i21 %add_ln51 to i64" [kernel.cpp:51]   --->   Operation 159 'sext' 'sext_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr [589824 x float]* %v2, i64 0, i64 %sext_ln51" [kernel.cpp:51]   --->   Operation 160 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 161 [4/4] (3.25ns)   --->   "%v23 = load float* %v2_addr, align 4" [kernel.cpp:51]   --->   Operation 161 'load' 'v23' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 162 [1/1] (3.25ns)   --->   "store float %v25, float* %C_addr_1, align 4" [kernel.cpp:59]   --->   Operation 162 'store' <Predicate = (icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_4) nounwind" [kernel.cpp:60]   --->   Operation 163 'specregionend' 'empty_12' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:44]   --->   Operation 164 'br' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 3.25>
ST_20 : Operation 165 [3/4] (3.25ns)   --->   "%v23 = load float* %v2_addr, align 4" [kernel.cpp:51]   --->   Operation 165 'load' 'v23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 21 <SV = 6> <Delay = 3.25>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i15 %add_ln50 to i64" [kernel.cpp:50]   --->   Operation 166 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%v0_addr_1 = getelementptr [9216 x float]* %v0, i64 0, i64 %sext_ln50" [kernel.cpp:50]   --->   Operation 167 'getelementptr' 'v0_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [2/2] (3.25ns)   --->   "%v22 = load float* %v0_addr_1, align 4" [kernel.cpp:50]   --->   Operation 168 'load' 'v22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_21 : Operation 169 [2/4] (3.25ns)   --->   "%v23 = load float* %v2_addr, align 4" [kernel.cpp:51]   --->   Operation 169 'load' 'v23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 22 <SV = 7> <Delay = 3.25>
ST_22 : Operation 170 [1/2] (3.25ns)   --->   "%v22 = load float* %v0_addr_1, align 4" [kernel.cpp:50]   --->   Operation 170 'load' 'v22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_22 : Operation 171 [1/4] (3.25ns)   --->   "%v23 = load float* %v2_addr, align 4" [kernel.cpp:51]   --->   Operation 171 'load' 'v23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 23 <SV = 8> <Delay = 5.70>
ST_23 : Operation 172 [4/4] (5.70ns)   --->   "%v24 = fmul float %v22, %v23" [kernel.cpp:52]   --->   Operation 172 'fmul' 'v24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 5.70>
ST_24 : Operation 173 [3/4] (5.70ns)   --->   "%v24 = fmul float %v22, %v23" [kernel.cpp:52]   --->   Operation 173 'fmul' 'v24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 5.70>
ST_25 : Operation 174 [2/4] (5.70ns)   --->   "%v24 = fmul float %v22, %v23" [kernel.cpp:52]   --->   Operation 174 'fmul' 'v24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 5.70>
ST_26 : Operation 175 [1/4] (5.70ns)   --->   "%v24 = fmul float %v22, %v23" [kernel.cpp:52]   --->   Operation 175 'fmul' 'v24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 7.25>
ST_27 : Operation 176 [5/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:54]   --->   Operation 176 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 13> <Delay = 7.25>
ST_28 : Operation 177 [4/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:54]   --->   Operation 177 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 14> <Delay = 7.25>
ST_29 : Operation 178 [3/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:54]   --->   Operation 178 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 7.25>
ST_30 : Operation 179 [2/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:54]   --->   Operation 179 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 16> <Delay = 7.25>
ST_31 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str5) nounwind" [kernel.cpp:48]   --->   Operation 180 'specloopname' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 181 [1/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:54]   --->   Operation 181 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 182 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:48]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 3> <Delay = 1.81>
ST_32 : Operation 183 [1/1] (0.00ns)   --->   "%x_1_0 = phi i4 [ %x_1, %l_D_x_1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 183 'phi' 'x_1_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 184 [1/1] (1.30ns)   --->   "%icmp_ln62 = icmp eq i4 %x_1_0, -4" [kernel.cpp:62]   --->   Operation 184 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 185 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 185 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 186 [1/1] (1.73ns)   --->   "%x_1 = add i4 %x_1_0, 1" [kernel.cpp:62]   --->   Operation 186 'add' 'x_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %10, label %l_D_x_1_begin" [kernel.cpp:62]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind" [kernel.cpp:62]   --->   Operation 188 'specloopname' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_32 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind" [kernel.cpp:62]   --->   Operation 189 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_32 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_10 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_1_0, i10 0)" [kernel.cpp:67]   --->   Operation 190 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_32 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i14 %tmp_10 to i15" [kernel.cpp:67]   --->   Operation 191 'zext' 'zext_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_32 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_11 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_1_0, i8 0)" [kernel.cpp:67]   --->   Operation 192 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_32 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i12 %tmp_11 to i15" [kernel.cpp:67]   --->   Operation 193 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_32 : Operation 194 [1/1] (1.81ns)   --->   "%sub_ln67 = sub i15 %zext_ln67, %zext_ln67_1" [kernel.cpp:67]   --->   Operation 194 'sub' 'sub_ln67' <Predicate = (!icmp_ln62)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 195 [1/1] (1.76ns)   --->   "br label %8" [kernel.cpp:63]   --->   Operation 195 'br' <Predicate = (!icmp_ln62)> <Delay = 1.76>
ST_32 : Operation 196 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:70]   --->   Operation 196 'ret' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 33 <SV = 4> <Delay = 5.19>
ST_33 : Operation 197 [1/1] (0.00ns)   --->   "%y_1_0 = phi i10 [ 0, %l_D_x_1_begin ], [ %y_1, %9 ]"   --->   Operation 197 'phi' 'y_1_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 198 [1/1] (1.77ns)   --->   "%icmp_ln63 = icmp eq i10 %y_1_0, -256" [kernel.cpp:63]   --->   Operation 198 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 199 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 199 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 200 [1/1] (1.73ns)   --->   "%y_1 = add i10 %y_1_0, 1" [kernel.cpp:63]   --->   Operation 200 'add' 'y_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %l_D_x_1_end, label %9" [kernel.cpp:63]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i10 %y_1_0 to i15" [kernel.cpp:67]   --->   Operation 202 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_33 : Operation 203 [1/1] (1.94ns)   --->   "%add_ln67 = add i15 %sub_ln67, %zext_ln67_2" [kernel.cpp:67]   --->   Operation 203 'add' 'add_ln67' <Predicate = (!icmp_ln63)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i15 %add_ln67 to i64" [kernel.cpp:67]   --->   Operation 204 'sext' 'sext_ln67' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [9216 x float]* %B, i64 0, i64 %sext_ln67" [kernel.cpp:64]   --->   Operation 205 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_33 : Operation 206 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [9216 x float]* %C, i64 0, i64 %sext_ln67" [kernel.cpp:65]   --->   Operation 206 'getelementptr' 'C_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_33 : Operation 207 [2/2] (3.25ns)   --->   "%v30 = load float* %B_addr_1, align 4" [kernel.cpp:64]   --->   Operation 207 'load' 'v30' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_33 : Operation 208 [2/2] (3.25ns)   --->   "%v31 = load float* %C_addr, align 4" [kernel.cpp:65]   --->   Operation 208 'load' 'v31' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_2) nounwind" [kernel.cpp:69]   --->   Operation 209 'specregionend' 'empty_16' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_33 : Operation 210 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:62]   --->   Operation 210 'br' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 34 <SV = 5> <Delay = 3.25>
ST_34 : Operation 211 [1/2] (3.25ns)   --->   "%v30 = load float* %B_addr_1, align 4" [kernel.cpp:64]   --->   Operation 211 'load' 'v30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_34 : Operation 212 [1/2] (3.25ns)   --->   "%v31 = load float* %C_addr, align 4" [kernel.cpp:65]   --->   Operation 212 'load' 'v31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 35 <SV = 6> <Delay = 7.25>
ST_35 : Operation 213 [5/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:66]   --->   Operation 213 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 7> <Delay = 7.25>
ST_36 : Operation 214 [4/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:66]   --->   Operation 214 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 8> <Delay = 7.25>
ST_37 : Operation 215 [3/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:66]   --->   Operation 215 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 9> <Delay = 7.25>
ST_38 : Operation 216 [2/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:66]   --->   Operation 216 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 10> <Delay = 7.25>
ST_39 : Operation 217 [1/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:66]   --->   Operation 217 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 11> <Delay = 3.25>
ST_40 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [kernel.cpp:63]   --->   Operation 218 'specloopname' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 219 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln67" [kernel.cpp:67]   --->   Operation 219 'getelementptr' 'v3_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 220 [1/1] (3.25ns)   --->   "store float %v32, float* %v3_addr, align 4" [kernel.cpp:67]   --->   Operation 220 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_40 : Operation 221 [1/1] (0.00ns)   --->   "br label %8" [kernel.cpp:63]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000000000000000000]
B                 (alloca           ) [ 00111111111111111111111111111111111111111]
C                 (alloca           ) [ 00111111111111111111111111111111111111111]
br_ln23           (br               ) [ 01111111111111111000000000000000000000000]
x_0_3             (phi              ) [ 00100000000000000000000000000000000000000]
icmp_ln23         (icmp             ) [ 00111111111111111000000000000000000000000]
empty             (speclooptripcount) [ 00000000000000000000000000000000000000000]
x                 (add              ) [ 01111111111111111000000000000000000000000]
br_ln23           (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln23 (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp               (specregionbegin  ) [ 00011111111111111000000000000000000000000]
tmp_5             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln30         (zext             ) [ 00000000000000000000000000000000000000000]
tmp_6             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln30_1       (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln30          (sub              ) [ 00011111111111111000000000000000000000000]
br_ln24           (br               ) [ 00111111111111111000000000000000000000000]
br_ln43           (br               ) [ 00111111111111111111111111111111000000000]
y_0_4             (phi              ) [ 00010000000000000000000000000000000000000]
icmp_ln24         (icmp             ) [ 00111111111111111000000000000000000000000]
empty_5           (speclooptripcount) [ 00000000000000000000000000000000000000000]
y                 (add              ) [ 00111111111111111000000000000000000000000]
br_ln24           (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln24 (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_3             (specregionbegin  ) [ 00001111111111111000000000000000000000000]
zext_ln31         (zext             ) [ 00000000000000000000000000000000000000000]
tmp_9             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln31_1       (zext             ) [ 00000000000000000000000000000000000000000]
tmp_s             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln31_2       (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln31          (sub              ) [ 00001111111111111000000000000000000000000]
add_ln39          (add              ) [ 00000000000000000000000000000000000000000]
sext_ln39         (sext             ) [ 00000000000000000000000000000000000000000]
B_addr            (getelementptr    ) [ 00001111111111111000000000000000000000000]
br_ln28           (br               ) [ 00111111111111111000000000000000000000000]
empty_8           (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln23           (br               ) [ 01111111111111111000000000000000000000000]
r_0               (phi              ) [ 00001000000000000000000000000000000000000]
v13               (phi              ) [ 00001111111111111000000000000000000000000]
icmp_ln28         (icmp             ) [ 00111111111111111000000000000000000000000]
empty_6           (speclooptripcount) [ 00000000000000000000000000000000000000000]
r                 (add              ) [ 00111111111111111000000000000000000000000]
br_ln28           (br               ) [ 00000000000000000000000000000000000000000]
zext_ln30_2       (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln30_3       (zext             ) [ 00000000000000000000000000000000000000000]
add_ln30          (add              ) [ 00000110000000000000000000000000000000000]
add_ln31          (add              ) [ 00000000000000000000000000000000000000000]
sext_ln31         (sext             ) [ 00000000000000000000000000000000000000000]
v1_addr           (getelementptr    ) [ 00000111000000000000000000000000000000000]
store_ln39        (store            ) [ 00000000000000000000000000000000000000000]
empty_7           (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln24           (br               ) [ 00111111111111111000000000000000000000000]
sext_ln30         (sext             ) [ 00000000000000000000000000000000000000000]
v0_addr           (getelementptr    ) [ 00000001000000000000000000000000000000000]
v10               (load             ) [ 00000000111100000000000000000000000000000]
v11               (load             ) [ 00000000111100000000000000000000000000000]
v12               (fmul             ) [ 00000000000011111000000000000000000000000]
specloopname_ln28 (specloopname     ) [ 00000000000000000000000000000000000000000]
v14               (fadd             ) [ 00111111111111111000000000000000000000000]
br_ln28           (br               ) [ 00111111111111111000000000000000000000000]
x_0_0             (phi              ) [ 00000000000000000100000000000000000000000]
icmp_ln43         (icmp             ) [ 00000000000000000111111111111111000000000]
empty_9           (speclooptripcount) [ 00000000000000000000000000000000000000000]
x_0               (add              ) [ 00100000000000000111111111111111000000000]
br_ln43           (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln43 (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_1             (specregionbegin  ) [ 00000000000000000011111111111111000000000]
tmp_7             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln50         (zext             ) [ 00000000000000000000000000000000000000000]
tmp_8             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln50_1       (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln50          (sub              ) [ 00000000000000000011111111111111000000000]
br_ln44           (br               ) [ 00000000000000000111111111111111000000000]
br_ln62           (br               ) [ 00000000000000000111111111111111111111111]
y_0_0             (phi              ) [ 00000000000000000010000000000000000000000]
icmp_ln44         (icmp             ) [ 00000000000000000111111111111111000000000]
empty_10          (speclooptripcount) [ 00000000000000000000000000000000000000000]
y_0               (add              ) [ 00000000000000000111111111111111000000000]
br_ln44           (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln44 (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_4             (specregionbegin  ) [ 00000000000000000001111111111111000000000]
zext_ln51         (zext             ) [ 00000000000000000000000000000000000000000]
tmp_12            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln51_1       (zext             ) [ 00000000000000000000000000000000000000000]
tmp_13            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln51_2       (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln51          (sub              ) [ 00000000000000000001111111111111000000000]
add_ln59          (add              ) [ 00000000000000000000000000000000000000000]
sext_ln59         (sext             ) [ 00000000000000000000000000000000000000000]
C_addr_1          (getelementptr    ) [ 00000000000000000001111111111111000000000]
br_ln48           (br               ) [ 00000000000000000111111111111111000000000]
empty_13          (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln43           (br               ) [ 00100000000000000111111111111111000000000]
v25               (phi              ) [ 00000000000000000001111111111111000000000]
r1_0              (phi              ) [ 00000000000000000001000000000000000000000]
icmp_ln48         (icmp             ) [ 00000000000000000111111111111111000000000]
empty_11          (speclooptripcount) [ 00000000000000000000000000000000000000000]
r1                (add              ) [ 00000000000000000111111111111111000000000]
br_ln48           (br               ) [ 00000000000000000000000000000000000000000]
zext_ln50_2       (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln50_3       (zext             ) [ 00000000000000000000000000000000000000000]
add_ln50          (add              ) [ 00000000000000000000110000000000000000000]
add_ln51          (add              ) [ 00000000000000000000000000000000000000000]
sext_ln51         (sext             ) [ 00000000000000000000000000000000000000000]
v2_addr           (getelementptr    ) [ 00000000000000000000111000000000000000000]
store_ln59        (store            ) [ 00000000000000000000000000000000000000000]
empty_12          (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln44           (br               ) [ 00000000000000000111111111111111000000000]
sext_ln50         (sext             ) [ 00000000000000000000000000000000000000000]
v0_addr_1         (getelementptr    ) [ 00000000000000000000001000000000000000000]
v22               (load             ) [ 00000000000000000000000111100000000000000]
v23               (load             ) [ 00000000000000000000000111100000000000000]
v24               (fmul             ) [ 00000000000000000000000000011111000000000]
specloopname_ln48 (specloopname     ) [ 00000000000000000000000000000000000000000]
v26               (fadd             ) [ 00000000000000000111111111111111000000000]
br_ln48           (br               ) [ 00000000000000000111111111111111000000000]
x_1_0             (phi              ) [ 00000000000000000000000000000000100000000]
icmp_ln62         (icmp             ) [ 00000000000000000000000000000000111111111]
empty_14          (speclooptripcount) [ 00000000000000000000000000000000000000000]
x_1               (add              ) [ 00000000000000000100000000000000111111111]
br_ln62           (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln62 (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_2             (specregionbegin  ) [ 00000000000000000000000000000000011111111]
tmp_10            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln67         (zext             ) [ 00000000000000000000000000000000000000000]
tmp_11            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln67_1       (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln67          (sub              ) [ 00000000000000000000000000000000011111111]
br_ln63           (br               ) [ 00000000000000000000000000000000111111111]
ret_ln70          (ret              ) [ 00000000000000000000000000000000000000000]
y_1_0             (phi              ) [ 00000000000000000000000000000000010000000]
icmp_ln63         (icmp             ) [ 00000000000000000000000000000000111111111]
empty_15          (speclooptripcount) [ 00000000000000000000000000000000000000000]
y_1               (add              ) [ 00000000000000000000000000000000111111111]
br_ln63           (br               ) [ 00000000000000000000000000000000000000000]
zext_ln67_2       (zext             ) [ 00000000000000000000000000000000000000000]
add_ln67          (add              ) [ 00000000000000000000000000000000000000000]
sext_ln67         (sext             ) [ 00000000000000000000000000000000001111111]
B_addr_1          (getelementptr    ) [ 00000000000000000000000000000000001000000]
C_addr            (getelementptr    ) [ 00000000000000000000000000000000001000000]
empty_16          (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln62           (br               ) [ 00000000000000000100000000000000111111111]
v30               (load             ) [ 00000000000000000000000000000000000111110]
v31               (load             ) [ 00000000000000000000000000000000000111110]
v32               (fadd             ) [ 00000000000000000000000000000000000000001]
specloopname_ln63 (specloopname     ) [ 00000000000000000000000000000000000000000]
v3_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln67        (store            ) [ 00000000000000000000000000000000000000000]
br_ln63           (br               ) [ 00000000000000000000000000000000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="B_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="C_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="B_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="15" slack="0"/>
<pin id="82" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="v1_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="21" slack="0"/>
<pin id="88" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_addr/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="20" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v11/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln39/4 v30/33 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v0_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="15" slack="0"/>
<pin id="106" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_addr/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="14" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v10/6 v22/21 "/>
</bind>
</comp>

<comp id="115" class="1004" name="C_addr_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="15" slack="0"/>
<pin id="119" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/18 "/>
</bind>
</comp>

<comp id="121" class="1004" name="v2_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="21" slack="0"/>
<pin id="125" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_addr/19 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="20" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v23/19 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln59/19 v31/33 "/>
</bind>
</comp>

<comp id="139" class="1004" name="v0_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="15" slack="0"/>
<pin id="143" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_addr_1/21 "/>
</bind>
</comp>

<comp id="147" class="1004" name="B_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="15" slack="0"/>
<pin id="151" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/33 "/>
</bind>
</comp>

<comp id="153" class="1004" name="C_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="15" slack="0"/>
<pin id="157" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/33 "/>
</bind>
</comp>

<comp id="161" class="1004" name="v3_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="15" slack="7"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_addr/40 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln67_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="14" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/40 "/>
</bind>
</comp>

<comp id="174" class="1005" name="x_0_3_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="1"/>
<pin id="176" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_0_3 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="x_0_3_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_3/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="y_0_4_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="1"/>
<pin id="187" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_0_4 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="y_0_4_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="10" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_4/3 "/>
</bind>
</comp>

<comp id="196" class="1005" name="r_0_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="1"/>
<pin id="198" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="r_0_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="10" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/4 "/>
</bind>
</comp>

<comp id="207" class="1005" name="v13_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v13 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="v13_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="32" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v13/4 "/>
</bind>
</comp>

<comp id="220" class="1005" name="x_0_0_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="1"/>
<pin id="222" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_0_0 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="x_0_0_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_0/17 "/>
</bind>
</comp>

<comp id="231" class="1005" name="y_0_0_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="1"/>
<pin id="233" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_0_0 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="y_0_0_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="10" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_0/18 "/>
</bind>
</comp>

<comp id="242" class="1005" name="v25_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v25 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="v25_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v25/19 "/>
</bind>
</comp>

<comp id="255" class="1005" name="r1_0_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="1"/>
<pin id="257" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r1_0 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="r1_0_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="10" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r1_0/19 "/>
</bind>
</comp>

<comp id="266" class="1005" name="x_1_0_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="1"/>
<pin id="268" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_1_0 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="x_1_0_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1_0/32 "/>
</bind>
</comp>

<comp id="277" class="1005" name="y_1_0_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="1"/>
<pin id="279" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_1_0 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="y_1_0_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="10" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_1_0/33 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="0" index="1" bw="32" slack="1"/>
<pin id="291" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v14/12 v26/27 v32/35 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="0" index="1" bw="32" slack="1"/>
<pin id="297" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v12/8 v24/23 "/>
</bind>
</comp>

<comp id="298" class="1005" name="reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v10 v22 "/>
</bind>
</comp>

<comp id="303" class="1005" name="reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v12 v24 "/>
</bind>
</comp>

<comp id="308" class="1005" name="reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v14 v26 v32 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln23_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="x_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_5_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="14" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln30_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="14" slack="0"/>
<pin id="337" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_6_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="12" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="0"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln30_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="0"/>
<pin id="349" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sub_ln30_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="14" slack="0"/>
<pin id="353" dir="0" index="1" bw="12" slack="0"/>
<pin id="354" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln24_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="0" index="1" bw="10" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="y_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln31_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_9_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="20" slack="0"/>
<pin id="375" dir="0" index="1" bw="10" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln31_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="20" slack="0"/>
<pin id="383" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_s_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="18" slack="0"/>
<pin id="387" dir="0" index="1" bw="10" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln31_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="18" slack="0"/>
<pin id="395" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sub_ln31_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="20" slack="0"/>
<pin id="399" dir="0" index="1" bw="18" slack="0"/>
<pin id="400" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln39_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="15" slack="1"/>
<pin id="405" dir="0" index="1" bw="10" slack="0"/>
<pin id="406" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sext_ln39_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="15" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln28_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="0"/>
<pin id="415" dir="0" index="1" bw="10" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="r_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln30_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln30_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln30_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="15" slack="2"/>
<pin id="435" dir="0" index="1" bw="10" slack="0"/>
<pin id="436" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln31_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="21" slack="1"/>
<pin id="440" dir="0" index="1" bw="10" slack="0"/>
<pin id="441" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sext_ln31_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="21" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln30_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="15" slack="2"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln43_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="0" index="1" bw="4" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/17 "/>
</bind>
</comp>

<comp id="458" class="1004" name="x_0_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_0/17 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="14" slack="0"/>
<pin id="466" dir="0" index="1" bw="4" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/17 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln50_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="14" slack="0"/>
<pin id="474" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/17 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_8_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/17 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln50_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="12" slack="0"/>
<pin id="486" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/17 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sub_ln50_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="14" slack="0"/>
<pin id="490" dir="0" index="1" bw="12" slack="0"/>
<pin id="491" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50/17 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln44_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="0" index="1" bw="10" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/18 "/>
</bind>
</comp>

<comp id="500" class="1004" name="y_0_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_0/18 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln51_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/18 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_12_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="20" slack="0"/>
<pin id="512" dir="0" index="1" bw="10" slack="0"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/18 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln51_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="20" slack="0"/>
<pin id="520" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/18 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_13_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="18" slack="0"/>
<pin id="524" dir="0" index="1" bw="10" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/18 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln51_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="18" slack="0"/>
<pin id="532" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_2/18 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sub_ln51_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="20" slack="0"/>
<pin id="536" dir="0" index="1" bw="18" slack="0"/>
<pin id="537" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln51/18 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln59_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="15" slack="1"/>
<pin id="542" dir="0" index="1" bw="10" slack="0"/>
<pin id="543" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/18 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sext_ln59_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="15" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/18 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln48_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="0"/>
<pin id="552" dir="0" index="1" bw="10" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/19 "/>
</bind>
</comp>

<comp id="556" class="1004" name="r1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r1/19 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln50_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="10" slack="0"/>
<pin id="564" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_2/19 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln50_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="10" slack="0"/>
<pin id="568" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_3/19 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln50_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="15" slack="2"/>
<pin id="572" dir="0" index="1" bw="10" slack="0"/>
<pin id="573" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/19 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln51_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="21" slack="1"/>
<pin id="577" dir="0" index="1" bw="10" slack="0"/>
<pin id="578" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/19 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln51_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="21" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51/19 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sext_ln50_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="15" slack="2"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/21 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln62_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="0"/>
<pin id="591" dir="0" index="1" bw="4" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/32 "/>
</bind>
</comp>

<comp id="595" class="1004" name="x_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/32 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_10_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="14" slack="0"/>
<pin id="603" dir="0" index="1" bw="4" slack="0"/>
<pin id="604" dir="0" index="2" bw="1" slack="0"/>
<pin id="605" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/32 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln67_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="14" slack="0"/>
<pin id="611" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/32 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_11_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="12" slack="0"/>
<pin id="615" dir="0" index="1" bw="4" slack="0"/>
<pin id="616" dir="0" index="2" bw="1" slack="0"/>
<pin id="617" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/32 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln67_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="12" slack="0"/>
<pin id="623" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_1/32 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sub_ln67_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="14" slack="0"/>
<pin id="627" dir="0" index="1" bw="12" slack="0"/>
<pin id="628" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67/32 "/>
</bind>
</comp>

<comp id="631" class="1004" name="icmp_ln63_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="0"/>
<pin id="633" dir="0" index="1" bw="10" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/33 "/>
</bind>
</comp>

<comp id="637" class="1004" name="y_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="10" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/33 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln67_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="10" slack="0"/>
<pin id="645" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_2/33 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln67_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="15" slack="1"/>
<pin id="649" dir="0" index="1" bw="10" slack="0"/>
<pin id="650" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/33 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sext_ln67_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="15" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67/33 "/>
</bind>
</comp>

<comp id="661" class="1005" name="x_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="0"/>
<pin id="663" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="666" class="1005" name="sub_ln30_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="15" slack="1"/>
<pin id="668" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln30 "/>
</bind>
</comp>

<comp id="675" class="1005" name="y_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="0"/>
<pin id="677" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="680" class="1005" name="sub_ln31_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="21" slack="1"/>
<pin id="682" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln31 "/>
</bind>
</comp>

<comp id="685" class="1005" name="B_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="14" slack="1"/>
<pin id="687" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="693" class="1005" name="r_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="0"/>
<pin id="695" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="698" class="1005" name="add_ln30_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="15" slack="2"/>
<pin id="700" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="703" class="1005" name="v1_addr_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="20" slack="1"/>
<pin id="705" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="v1_addr "/>
</bind>
</comp>

<comp id="708" class="1005" name="v0_addr_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="14" slack="1"/>
<pin id="710" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v0_addr "/>
</bind>
</comp>

<comp id="713" class="1005" name="v11_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v11 "/>
</bind>
</comp>

<comp id="721" class="1005" name="x_0_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="0"/>
<pin id="723" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x_0 "/>
</bind>
</comp>

<comp id="726" class="1005" name="sub_ln50_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="15" slack="1"/>
<pin id="728" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln50 "/>
</bind>
</comp>

<comp id="735" class="1005" name="y_0_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="10" slack="0"/>
<pin id="737" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y_0 "/>
</bind>
</comp>

<comp id="740" class="1005" name="sub_ln51_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="21" slack="1"/>
<pin id="742" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln51 "/>
</bind>
</comp>

<comp id="745" class="1005" name="C_addr_1_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="14" slack="1"/>
<pin id="747" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="753" class="1005" name="r1_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="10" slack="0"/>
<pin id="755" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r1 "/>
</bind>
</comp>

<comp id="758" class="1005" name="add_ln50_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="15" slack="2"/>
<pin id="760" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="763" class="1005" name="v2_addr_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="20" slack="1"/>
<pin id="765" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="v2_addr "/>
</bind>
</comp>

<comp id="768" class="1005" name="v0_addr_1_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="14" slack="1"/>
<pin id="770" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v0_addr_1 "/>
</bind>
</comp>

<comp id="773" class="1005" name="v23_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v23 "/>
</bind>
</comp>

<comp id="781" class="1005" name="x_1_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="4" slack="0"/>
<pin id="783" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="sub_ln67_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="15" slack="1"/>
<pin id="788" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln67 "/>
</bind>
</comp>

<comp id="794" class="1005" name="y_1_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="10" slack="0"/>
<pin id="796" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="799" class="1005" name="sext_ln67_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="64" slack="7"/>
<pin id="801" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln67 "/>
</bind>
</comp>

<comp id="804" class="1005" name="B_addr_1_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="14" slack="1"/>
<pin id="806" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="809" class="1005" name="C_addr_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="14" slack="1"/>
<pin id="811" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="814" class="1005" name="v30_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v30 "/>
</bind>
</comp>

<comp id="819" class="1005" name="v31_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="52" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="52" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="52" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="52" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="97" pin=1"/></net>

<net id="219"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="134" pin=1"/></net>

<net id="254"><net_src comp="246" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="207" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="293"><net_src comp="242" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="301"><net_src comp="109" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="306"><net_src comp="294" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="311"><net_src comp="288" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="319"><net_src comp="178" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="178" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="24" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="178" pin="4"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="34" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="36" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="178" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="38" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="339" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="335" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="189" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="189" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="44" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="189" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="189" pin="4"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="34" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="50" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="189" pin="4"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="38" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="381" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="369" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="403" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="417"><net_src comp="200" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="40" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="200" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="44" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="200" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="200" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="425" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="438" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="451"><net_src comp="448" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="456"><net_src comp="224" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="18" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="224" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="24" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="32" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="224" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="34" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="36" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="224" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="38" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="472" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="235" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="40" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="235" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="44" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="235" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="48" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="235" pin="4"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="34" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="521"><net_src comp="510" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="50" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="235" pin="4"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="38" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="518" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="506" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="548"><net_src comp="540" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="554"><net_src comp="259" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="40" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="259" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="44" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="259" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="259" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="562" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="575" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="588"><net_src comp="585" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="593"><net_src comp="270" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="18" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="270" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="24" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="32" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="270" pin="4"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="34" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="612"><net_src comp="601" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="36" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="270" pin="4"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="38" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="624"><net_src comp="613" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="609" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="621" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="281" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="40" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="281" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="44" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="281" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="643" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="647" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="664"><net_src comp="321" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="669"><net_src comp="351" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="678"><net_src comp="363" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="683"><net_src comp="397" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="688"><net_src comp="78" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="696"><net_src comp="419" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="701"><net_src comp="433" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="706"><net_src comp="84" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="711"><net_src comp="102" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="716"><net_src comp="91" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="724"><net_src comp="458" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="729"><net_src comp="488" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="738"><net_src comp="500" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="743"><net_src comp="534" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="748"><net_src comp="115" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="756"><net_src comp="556" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="761"><net_src comp="570" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="766"><net_src comp="121" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="771"><net_src comp="139" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="776"><net_src comp="128" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="784"><net_src comp="595" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="789"><net_src comp="625" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="797"><net_src comp="637" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="802"><net_src comp="652" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="807"><net_src comp="147" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="812"><net_src comp="153" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="817"><net_src comp="97" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="822"><net_src comp="134" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="288" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v3 | {40 }
 - Input state : 
	Port: top : v0 | {6 7 21 22 }
	Port: top : v1 | {4 5 6 7 }
	Port: top : v2 | {19 20 21 22 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		x : 1
		br_ln23 : 2
		tmp_5 : 1
		zext_ln30 : 2
		tmp_6 : 1
		zext_ln30_1 : 2
		sub_ln30 : 3
	State 3
		icmp_ln24 : 1
		y : 1
		br_ln24 : 2
		zext_ln31 : 1
		tmp_9 : 1
		zext_ln31_1 : 2
		tmp_s : 1
		zext_ln31_2 : 2
		sub_ln31 : 3
		add_ln39 : 2
		sext_ln39 : 3
		B_addr : 4
	State 4
		icmp_ln28 : 1
		r : 1
		br_ln28 : 2
		zext_ln30_2 : 1
		zext_ln30_3 : 1
		add_ln30 : 2
		add_ln31 : 2
		sext_ln31 : 3
		v1_addr : 4
		v11 : 5
		store_ln39 : 1
	State 5
	State 6
		v0_addr : 1
		v10 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		icmp_ln43 : 1
		x_0 : 1
		br_ln43 : 2
		tmp_7 : 1
		zext_ln50 : 2
		tmp_8 : 1
		zext_ln50_1 : 2
		sub_ln50 : 3
	State 18
		icmp_ln44 : 1
		y_0 : 1
		br_ln44 : 2
		zext_ln51 : 1
		tmp_12 : 1
		zext_ln51_1 : 2
		tmp_13 : 1
		zext_ln51_2 : 2
		sub_ln51 : 3
		add_ln59 : 2
		sext_ln59 : 3
		C_addr_1 : 4
	State 19
		icmp_ln48 : 1
		r1 : 1
		br_ln48 : 2
		zext_ln50_2 : 1
		zext_ln50_3 : 1
		add_ln50 : 2
		add_ln51 : 2
		sext_ln51 : 3
		v2_addr : 4
		v23 : 5
		store_ln59 : 1
	State 20
	State 21
		v0_addr_1 : 1
		v22 : 2
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		icmp_ln62 : 1
		x_1 : 1
		br_ln62 : 2
		tmp_10 : 1
		zext_ln67 : 2
		tmp_11 : 1
		zext_ln67_1 : 2
		sub_ln67 : 3
	State 33
		icmp_ln63 : 1
		y_1 : 1
		br_ln63 : 2
		zext_ln67_2 : 1
		add_ln67 : 2
		sext_ln67 : 3
		B_addr_1 : 4
		C_addr : 4
		v30 : 5
		v31 : 5
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		store_ln67 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_288     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_294     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |      x_fu_321      |    0    |    0    |    13   |
|          |      y_fu_363      |    0    |    0    |    14   |
|          |   add_ln39_fu_403  |    0    |    0    |    21   |
|          |      r_fu_419      |    0    |    0    |    14   |
|          |   add_ln30_fu_433  |    0    |    0    |    21   |
|          |   add_ln31_fu_438  |    0    |    0    |    28   |
|          |     x_0_fu_458     |    0    |    0    |    13   |
|    add   |     y_0_fu_500     |    0    |    0    |    14   |
|          |   add_ln59_fu_540  |    0    |    0    |    21   |
|          |      r1_fu_556     |    0    |    0    |    14   |
|          |   add_ln50_fu_570  |    0    |    0    |    21   |
|          |   add_ln51_fu_575  |    0    |    0    |    28   |
|          |     x_1_fu_595     |    0    |    0    |    13   |
|          |     y_1_fu_637     |    0    |    0    |    14   |
|          |   add_ln67_fu_647  |    0    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|          |   sub_ln30_fu_351  |    0    |    0    |    19   |
|          |   sub_ln31_fu_397  |    0    |    0    |    27   |
|    sub   |   sub_ln50_fu_488  |    0    |    0    |    19   |
|          |   sub_ln51_fu_534  |    0    |    0    |    27   |
|          |   sub_ln67_fu_625  |    0    |    0    |    19   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln23_fu_315  |    0    |    0    |    9    |
|          |  icmp_ln24_fu_357  |    0    |    0    |    13   |
|          |  icmp_ln28_fu_413  |    0    |    0    |    13   |
|   icmp   |  icmp_ln43_fu_452  |    0    |    0    |    9    |
|          |  icmp_ln44_fu_494  |    0    |    0    |    13   |
|          |  icmp_ln48_fu_550  |    0    |    0    |    13   |
|          |  icmp_ln62_fu_589  |    0    |    0    |    9    |
|          |  icmp_ln63_fu_631  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_5_fu_327    |    0    |    0    |    0    |
|          |    tmp_6_fu_339    |    0    |    0    |    0    |
|          |    tmp_9_fu_373    |    0    |    0    |    0    |
|          |    tmp_s_fu_385    |    0    |    0    |    0    |
|bitconcatenate|    tmp_7_fu_464    |    0    |    0    |    0    |
|          |    tmp_8_fu_476    |    0    |    0    |    0    |
|          |    tmp_12_fu_510   |    0    |    0    |    0    |
|          |    tmp_13_fu_522   |    0    |    0    |    0    |
|          |    tmp_10_fu_601   |    0    |    0    |    0    |
|          |    tmp_11_fu_613   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln30_fu_335  |    0    |    0    |    0    |
|          | zext_ln30_1_fu_347 |    0    |    0    |    0    |
|          |  zext_ln31_fu_369  |    0    |    0    |    0    |
|          | zext_ln31_1_fu_381 |    0    |    0    |    0    |
|          | zext_ln31_2_fu_393 |    0    |    0    |    0    |
|          | zext_ln30_2_fu_425 |    0    |    0    |    0    |
|          | zext_ln30_3_fu_429 |    0    |    0    |    0    |
|          |  zext_ln50_fu_472  |    0    |    0    |    0    |
|   zext   | zext_ln50_1_fu_484 |    0    |    0    |    0    |
|          |  zext_ln51_fu_506  |    0    |    0    |    0    |
|          | zext_ln51_1_fu_518 |    0    |    0    |    0    |
|          | zext_ln51_2_fu_530 |    0    |    0    |    0    |
|          | zext_ln50_2_fu_562 |    0    |    0    |    0    |
|          | zext_ln50_3_fu_566 |    0    |    0    |    0    |
|          |  zext_ln67_fu_609  |    0    |    0    |    0    |
|          | zext_ln67_1_fu_621 |    0    |    0    |    0    |
|          | zext_ln67_2_fu_643 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln39_fu_408  |    0    |    0    |    0    |
|          |  sext_ln31_fu_443  |    0    |    0    |    0    |
|          |  sext_ln30_fu_448  |    0    |    0    |    0    |
|   sext   |  sext_ln59_fu_545  |    0    |    0    |    0    |
|          |  sext_ln51_fu_580  |    0    |    0    |    0    |
|          |  sext_ln50_fu_585  |    0    |    0    |    0    |
|          |  sext_ln67_fu_652  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   348   |   1184  |
|----------|--------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  B |   32   |    0   |    0   |    0   |
|  C |   32   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   64   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| B_addr_1_reg_804|   14   |
|  B_addr_reg_685 |   14   |
| C_addr_1_reg_745|   14   |
|  C_addr_reg_809 |   14   |
| add_ln30_reg_698|   15   |
| add_ln50_reg_758|   15   |
|   r1_0_reg_255  |   10   |
|    r1_reg_753   |   10   |
|   r_0_reg_196   |   10   |
|    r_reg_693    |   10   |
|     reg_298     |   32   |
|     reg_303     |   32   |
|     reg_308     |   32   |
|sext_ln67_reg_799|   64   |
| sub_ln30_reg_666|   15   |
| sub_ln31_reg_680|   21   |
| sub_ln50_reg_726|   15   |
| sub_ln51_reg_740|   21   |
| sub_ln67_reg_786|   15   |
|v0_addr_1_reg_768|   14   |
| v0_addr_reg_708 |   14   |
|   v11_reg_713   |   32   |
|   v13_reg_207   |   32   |
| v1_addr_reg_703 |   20   |
|   v23_reg_773   |   32   |
|   v25_reg_242   |   32   |
| v2_addr_reg_763 |   20   |
|   v30_reg_814   |   32   |
|   v31_reg_819   |   32   |
|  x_0_0_reg_220  |    4   |
|  x_0_3_reg_174  |    4   |
|   x_0_reg_721   |    4   |
|  x_1_0_reg_266  |    4   |
|   x_1_reg_781   |    4   |
|    x_reg_661    |    4   |
|  y_0_0_reg_231  |   10   |
|  y_0_4_reg_185  |   10   |
|   y_0_reg_735   |   10   |
|  y_1_0_reg_277  |   10   |
|   y_1_reg_794   |   10   |
|    y_reg_675    |   10   |
+-----------------+--------+
|      Total      |   717  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   2  |  20  |   40   ||    9    |
|  grp_access_fu_97 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_109 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_128 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_134 |  p0  |   3  |  14  |   42   ||    15   |
|    v13_reg_207    |  p0  |   2  |  32  |   64   ||    9    |
|    v25_reg_242    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_288    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_288    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_294    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   572  || 17.9187 ||   120   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1184  |    -   |
|   Memory  |   64   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   120  |    -   |
|  Register |    -   |    -   |    -   |   717  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   64   |    5   |   17   |  1065  |  1304  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
