{'Package': 'covered-doc', 'Source': 'covered', 'Version': '0.7.10-3', 'Installed-Size': '2409', 'Maintainer': 'Debian Electronics Team <pkg-electronics-devel@lists.alioth.debian.org>', 'Architecture': 'all', 'Description': 'Verilog code coverage analysis tool - documentation', 'Homepage': 'http://covered.sourceforge.net/', 'Description-md5': '33a78d25d4b98a5abc59af174252bf4d', 'Section': 'doc', 'Priority': 'optional', 'Filename': 'pool/main/c/covered/covered-doc_0.7.10-3_all.deb', 'Size': '1692860', 'SHA256': 'be011d48f1cd9acd2cf145122ef5634ba4ed6800e26ceee93c8c899b50fa177d'}