<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="timerswitch.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="t_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="t_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testtimerswitch_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testtimerswitch_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testtimerswitch_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testtimerswitch_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="timerswitch.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="timerswitch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="timerswitch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="timerswitch.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="timerswitch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="timerswitch.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="timerswitch.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="timerswitch.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="timerswitch.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="timerswitch.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="timerswitch.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="timerswitch.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="timerswitch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="timerswitch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="timerswitch.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="timerswitch.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="timerswitch.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="timerswitch.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="timerswitch.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="timerswitch_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="timerswitch_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="timerswitch_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="timerswitch_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="timerswitch_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="timerswitch_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="timerswitch_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="timerswitch_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="timerswitch_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="timerswitch_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="timerswitch_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="timerswitch_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="timerswitch_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="timerswitch_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="timerswitch_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="timerswitch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1639287647" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1639287647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639301538" xil_pn:in_ck="-3627868590787384153" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1639301538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="t.vhd"/>
      <outfile xil_pn:name="timerswitch.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1639259375" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3425880031415459690" xil_pn:start_ts="1639259375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639259375" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-587103977297321438" xil_pn:start_ts="1639259375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639258483" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-777004798348867234" xil_pn:start_ts="1639258483">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639301543" xil_pn:in_ck="-3627868590787384153" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1639301543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="t.vhd"/>
      <outfile xil_pn:name="timerswitch.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1639301550" xil_pn:in_ck="-3627868590787384153" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8275676324188339119" xil_pn:start_ts="1639301543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="t_beh.prj"/>
      <outfile xil_pn:name="t_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1639301551" xil_pn:in_ck="5576858167073983013" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7063611215889278750" xil_pn:start_ts="1639301550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="t_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1639301442" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1639301442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639301442" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7287569788117915922" xil_pn:start_ts="1639301442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639301442" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-777004798348867234" xil_pn:start_ts="1639301442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639301442" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1639301442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639301442" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6867191902253859530" xil_pn:start_ts="1639301442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639301442" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1639301442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639301442" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7719628487167799272" xil_pn:start_ts="1639301442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639301503" xil_pn:in_ck="3787929718441406851" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-7069927154382171544" xil_pn:start_ts="1639301497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="timerswitch.lso"/>
      <outfile xil_pn:name="timerswitch.ngc"/>
      <outfile xil_pn:name="timerswitch.ngr"/>
      <outfile xil_pn:name="timerswitch.prj"/>
      <outfile xil_pn:name="timerswitch.stx"/>
      <outfile xil_pn:name="timerswitch.syr"/>
      <outfile xil_pn:name="timerswitch.xst"/>
      <outfile xil_pn:name="timerswitch_vhdl.prj"/>
      <outfile xil_pn:name="timerswitch_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1639257567" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4064557451739225259" xil_pn:start_ts="1639257567">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639301510" xil_pn:in_ck="3787929718441398105" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4795646637268711814" xil_pn:start_ts="1639301503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="timerswitch.bld"/>
      <outfile xil_pn:name="timerswitch.ngd"/>
      <outfile xil_pn:name="timerswitch_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1639301518" xil_pn:in_ck="3787929718441398106" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-7868858794111860816" xil_pn:start_ts="1639301510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="timerswitch.pcf"/>
      <outfile xil_pn:name="timerswitch_map.map"/>
      <outfile xil_pn:name="timerswitch_map.mrp"/>
      <outfile xil_pn:name="timerswitch_map.ncd"/>
      <outfile xil_pn:name="timerswitch_map.ngm"/>
      <outfile xil_pn:name="timerswitch_map.xrpt"/>
      <outfile xil_pn:name="timerswitch_summary.xml"/>
      <outfile xil_pn:name="timerswitch_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1639301528" xil_pn:in_ck="-2610692069351933069" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3266239339701135281" xil_pn:start_ts="1639301518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="timerswitch.ncd"/>
      <outfile xil_pn:name="timerswitch.pad"/>
      <outfile xil_pn:name="timerswitch.par"/>
      <outfile xil_pn:name="timerswitch.ptwx"/>
      <outfile xil_pn:name="timerswitch.unroutes"/>
      <outfile xil_pn:name="timerswitch.xpi"/>
      <outfile xil_pn:name="timerswitch_pad.csv"/>
      <outfile xil_pn:name="timerswitch_pad.txt"/>
      <outfile xil_pn:name="timerswitch_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1639301528" xil_pn:in_ck="3787929718441397974" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1639301525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="timerswitch.twr"/>
      <outfile xil_pn:name="timerswitch.twx"/>
    </transform>
  </transforms>

</generated_project>
