verilog xil_defaultlib --include "/home/topnotches/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../base.gen/sources_1/bd/base/ipshared/c2c6" --include "../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/6b2b/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/7fb4/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog" \
"../../../../base.gen/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_clk_wiz.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_concat_interrupts_0/sim/base_concat_interrupts_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_0/sim/base_ps7_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_6/sim/base_xbar_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_9/sim/base_xbar_9.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_10/sim/base_xbar_10.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_register_slice_0_0/sim/base_axis_register_slice_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_control_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_hls_deadlock_idx0_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mul_10s_8ns_18_1_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/sim/base_color_convert_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4b6f/color_swap.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_color_swap_0_0/sim/base_color_swap_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/sim/base_v_vid_in_axi4s_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_control_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_flow_control_loop_pipe_sequential_init.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_hls_deadlock_idx0_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_hls_deadlock_idx1_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_hls_deadlock_idx2_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_hls_deadlock_idx3_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_hls_deadlock_idx4_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_hls_deadlock_idx5_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/82b8/hdl/verilog/pixel_pack.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/sim/base_pixel_pack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_register_slice_0_1/sim/base_axis_register_slice_0_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/sim/base_color_convert_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/9097/src/mmcme2_drp.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_color_swap_0_1/sim/base_color_swap_0_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/sim/base_v_axi4s_vid_out_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_control_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_flow_control_loop_pipe_sequential_init.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_hls_deadlock_idx0_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_hls_deadlock_idx1_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_hls_deadlock_idx2_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_hls_deadlock_idx3_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_hls_deadlock_idx4_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_hls_deadlock_idx5_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/f848/hdl/verilog/pixel_unpack.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/sim/base_pixel_unpack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xlconcat_0_0/sim/base_xlconcat_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hfilt_stream_stream_axis_0_buffer_2_RAM_2P_LUTRAM_1R1W.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hfilt_stream_stream_axis_0_selection_1_ROM_AUTO_1R.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hfilt_stream_stream_axis_0_selection_2_ROM_AUTO_1R.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hfilt_stream_stream_axis_0_selection_ROM_AUTO_1R.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_hls_deadlock_idx0_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_mux_3_2_24_1_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt_sparsemux_7_2_24_1_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/cca2/hdl/verilog/hfilt.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_hfilt_0_0/sim/base_hfilt_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xlconcat_0_1/sim/base_xlconcat_0_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_24/sim/base_s00_regslice_24.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_6/sim/base_auto_pc_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_24/sim/base_m00_regslice_24.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_0/sim/base_auto_pc_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_24/sim/base_m01_regslice_24.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_24/sim/base_m02_regslice_24.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_1/sim/base_auto_pc_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_24/sim/base_m03_regslice_24.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_2/sim/base_auto_pc_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m04_regslice_22/sim/base_m04_regslice_22.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_3/sim/base_auto_pc_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m05_regslice_22/sim/base_m05_regslice_22.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_4/sim/base_auto_pc_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m06_regslice_22/sim/base_m06_regslice_22.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m07_regslice_22/sim/base_m07_regslice_22.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_5/sim/base_auto_pc_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_25/sim/base_s00_regslice_25.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_7/sim/base_auto_pc_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_25/sim/base_m00_regslice_25.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_25/sim/base_m01_regslice_25.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_0/sim/base_auto_cc_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_25/sim/base_m02_regslice_25.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_1/sim/base_auto_cc_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_25/sim/base_m03_regslice_25.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m04_regslice_23/sim/base_m04_regslice_23.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m05_regslice_23/sim/base_m05_regslice_23.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m06_regslice_23/sim/base_m06_regslice_23.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_2/sim/base_auto_cc_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m07_regslice_23/sim/base_m07_regslice_23.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_3/sim/base_auto_cc_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m08_regslice_0/sim/base_m08_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m09_regslice_0/sim/base_m09_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_us_0/sim/base_auto_us_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_8/sim/base_auto_pc_8.v" \
"../../../../base.gen/sources_1/bd/base/sim/base.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
