[ General ]
Frequency = 1000

[ Module MainMemory ]
Type = MainMemory

BlockSize = 4096

Latency = 40

HighNetwork = NetworkMainL3

[ Module CacheL3 ]
Type = Cache

Geometry = GeoNameL3

LowNetwork = NetworkMainL3

LowModules = MainMemory

HighNetwork = NetworkL3L2

[ CacheGeometry GeoNameL1 ]
Sets = 64

Assoc = 4

BlockSize = 4096

Latency = 2

[ CacheGeometry GeoNameL2 ]
Sets = 256

Assoc = 4

BlockSize = 4096

Latency = 8

[ CacheGeometry GeoNameL3 ]
Sets = 64

Assoc = 8

BlockSize = 4096

Latency = 20

[ Entry Core-0-0 ]
Arch = x86

Core = 0

Thread = 0

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-1 ]
Arch = x86

Core = 0

Thread = 1

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-2 ]
Arch = x86

Core = 0

Thread = 2

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-3 ]
Arch = x86

Core = 0

Thread = 3

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-4 ]
Arch = x86

Core = 0

Thread = 4

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-5 ]
Arch = x86

Core = 0

Thread = 5

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-6 ]
Arch = x86

Core = 0

Thread = 6

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-7 ]
Arch = x86

Core = 0

Thread = 7

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-8 ]
Arch = x86

Core = 0

Thread = 8

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-9 ]
Arch = x86

Core = 0

Thread = 9

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-10 ]
Arch = x86

Core = 0

Thread = 10

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-11 ]
Arch = x86

Core = 0

Thread = 11

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-12 ]
Arch = x86

Core = 0

Thread = 12

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-13 ]
Arch = x86

Core = 0

Thread = 13

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-14 ]
Arch = x86

Core = 0

Thread = 14

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Entry Core-0-15 ]
Arch = x86

Core = 0

Thread = 15

DataModule = CacheL1-D-0

InstModule = CacheL1-I-0

[ Module CacheL1-I-0 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-0

LowModules = CacheL2

[ Module CacheL1-D-0 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-0

LowModules = CacheL2

[ Module CacheL2-0 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-0

[ Network NetworkL2L1-0 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-1-0 ]
Arch = x86

Core = 1

Thread = 0

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-1 ]
Arch = x86

Core = 1

Thread = 1

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-2 ]
Arch = x86

Core = 1

Thread = 2

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-3 ]
Arch = x86

Core = 1

Thread = 3

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-4 ]
Arch = x86

Core = 1

Thread = 4

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-5 ]
Arch = x86

Core = 1

Thread = 5

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-6 ]
Arch = x86

Core = 1

Thread = 6

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-7 ]
Arch = x86

Core = 1

Thread = 7

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-8 ]
Arch = x86

Core = 1

Thread = 8

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-9 ]
Arch = x86

Core = 1

Thread = 9

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-10 ]
Arch = x86

Core = 1

Thread = 10

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-11 ]
Arch = x86

Core = 1

Thread = 11

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-12 ]
Arch = x86

Core = 1

Thread = 12

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-13 ]
Arch = x86

Core = 1

Thread = 13

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-14 ]
Arch = x86

Core = 1

Thread = 14

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Entry Core-1-15 ]
Arch = x86

Core = 1

Thread = 15

DataModule = CacheL1-D-1

InstModule = CacheL1-I-1

[ Module CacheL1-I-1 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-1

LowModules = CacheL2

[ Module CacheL1-D-1 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-1

LowModules = CacheL2

[ Module CacheL2-1 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-1

[ Network NetworkL2L1-1 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-2-0 ]
Arch = x86

Core = 2

Thread = 0

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-1 ]
Arch = x86

Core = 2

Thread = 1

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-2 ]
Arch = x86

Core = 2

Thread = 2

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-3 ]
Arch = x86

Core = 2

Thread = 3

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-4 ]
Arch = x86

Core = 2

Thread = 4

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-5 ]
Arch = x86

Core = 2

Thread = 5

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-6 ]
Arch = x86

Core = 2

Thread = 6

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-7 ]
Arch = x86

Core = 2

Thread = 7

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-8 ]
Arch = x86

Core = 2

Thread = 8

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-9 ]
Arch = x86

Core = 2

Thread = 9

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-10 ]
Arch = x86

Core = 2

Thread = 10

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-11 ]
Arch = x86

Core = 2

Thread = 11

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-12 ]
Arch = x86

Core = 2

Thread = 12

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-13 ]
Arch = x86

Core = 2

Thread = 13

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-14 ]
Arch = x86

Core = 2

Thread = 14

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Entry Core-2-15 ]
Arch = x86

Core = 2

Thread = 15

DataModule = CacheL1-D-2

InstModule = CacheL1-I-2

[ Module CacheL1-I-2 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-2

LowModules = CacheL2

[ Module CacheL1-D-2 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-2

LowModules = CacheL2

[ Module CacheL2-2 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-2

[ Network NetworkL2L1-2 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-3-0 ]
Arch = x86

Core = 3

Thread = 0

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-1 ]
Arch = x86

Core = 3

Thread = 1

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-2 ]
Arch = x86

Core = 3

Thread = 2

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-3 ]
Arch = x86

Core = 3

Thread = 3

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-4 ]
Arch = x86

Core = 3

Thread = 4

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-5 ]
Arch = x86

Core = 3

Thread = 5

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-6 ]
Arch = x86

Core = 3

Thread = 6

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-7 ]
Arch = x86

Core = 3

Thread = 7

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-8 ]
Arch = x86

Core = 3

Thread = 8

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-9 ]
Arch = x86

Core = 3

Thread = 9

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-10 ]
Arch = x86

Core = 3

Thread = 10

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-11 ]
Arch = x86

Core = 3

Thread = 11

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-12 ]
Arch = x86

Core = 3

Thread = 12

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-13 ]
Arch = x86

Core = 3

Thread = 13

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-14 ]
Arch = x86

Core = 3

Thread = 14

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Entry Core-3-15 ]
Arch = x86

Core = 3

Thread = 15

DataModule = CacheL1-D-3

InstModule = CacheL1-I-3

[ Module CacheL1-I-3 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-3

LowModules = CacheL2

[ Module CacheL1-D-3 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-3

LowModules = CacheL2

[ Module CacheL2-3 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-3

[ Network NetworkL2L1-3 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-4-0 ]
Arch = x86

Core = 4

Thread = 0

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-1 ]
Arch = x86

Core = 4

Thread = 1

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-2 ]
Arch = x86

Core = 4

Thread = 2

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-3 ]
Arch = x86

Core = 4

Thread = 3

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-4 ]
Arch = x86

Core = 4

Thread = 4

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-5 ]
Arch = x86

Core = 4

Thread = 5

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-6 ]
Arch = x86

Core = 4

Thread = 6

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-7 ]
Arch = x86

Core = 4

Thread = 7

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-8 ]
Arch = x86

Core = 4

Thread = 8

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-9 ]
Arch = x86

Core = 4

Thread = 9

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-10 ]
Arch = x86

Core = 4

Thread = 10

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-11 ]
Arch = x86

Core = 4

Thread = 11

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-12 ]
Arch = x86

Core = 4

Thread = 12

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-13 ]
Arch = x86

Core = 4

Thread = 13

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-14 ]
Arch = x86

Core = 4

Thread = 14

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Entry Core-4-15 ]
Arch = x86

Core = 4

Thread = 15

DataModule = CacheL1-D-4

InstModule = CacheL1-I-4

[ Module CacheL1-I-4 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-4

LowModules = CacheL2

[ Module CacheL1-D-4 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-4

LowModules = CacheL2

[ Module CacheL2-4 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-4

[ Network NetworkL2L1-4 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-5-0 ]
Arch = x86

Core = 5

Thread = 0

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-1 ]
Arch = x86

Core = 5

Thread = 1

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-2 ]
Arch = x86

Core = 5

Thread = 2

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-3 ]
Arch = x86

Core = 5

Thread = 3

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-4 ]
Arch = x86

Core = 5

Thread = 4

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-5 ]
Arch = x86

Core = 5

Thread = 5

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-6 ]
Arch = x86

Core = 5

Thread = 6

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-7 ]
Arch = x86

Core = 5

Thread = 7

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-8 ]
Arch = x86

Core = 5

Thread = 8

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-9 ]
Arch = x86

Core = 5

Thread = 9

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-10 ]
Arch = x86

Core = 5

Thread = 10

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-11 ]
Arch = x86

Core = 5

Thread = 11

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-12 ]
Arch = x86

Core = 5

Thread = 12

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-13 ]
Arch = x86

Core = 5

Thread = 13

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-14 ]
Arch = x86

Core = 5

Thread = 14

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Entry Core-5-15 ]
Arch = x86

Core = 5

Thread = 15

DataModule = CacheL1-D-5

InstModule = CacheL1-I-5

[ Module CacheL1-I-5 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-5

LowModules = CacheL2

[ Module CacheL1-D-5 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-5

LowModules = CacheL2

[ Module CacheL2-5 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-5

[ Network NetworkL2L1-5 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-6-0 ]
Arch = x86

Core = 6

Thread = 0

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-1 ]
Arch = x86

Core = 6

Thread = 1

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-2 ]
Arch = x86

Core = 6

Thread = 2

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-3 ]
Arch = x86

Core = 6

Thread = 3

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-4 ]
Arch = x86

Core = 6

Thread = 4

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-5 ]
Arch = x86

Core = 6

Thread = 5

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-6 ]
Arch = x86

Core = 6

Thread = 6

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-7 ]
Arch = x86

Core = 6

Thread = 7

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-8 ]
Arch = x86

Core = 6

Thread = 8

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-9 ]
Arch = x86

Core = 6

Thread = 9

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-10 ]
Arch = x86

Core = 6

Thread = 10

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-11 ]
Arch = x86

Core = 6

Thread = 11

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-12 ]
Arch = x86

Core = 6

Thread = 12

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-13 ]
Arch = x86

Core = 6

Thread = 13

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-14 ]
Arch = x86

Core = 6

Thread = 14

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Entry Core-6-15 ]
Arch = x86

Core = 6

Thread = 15

DataModule = CacheL1-D-6

InstModule = CacheL1-I-6

[ Module CacheL1-I-6 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-6

LowModules = CacheL2

[ Module CacheL1-D-6 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-6

LowModules = CacheL2

[ Module CacheL2-6 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-6

[ Network NetworkL2L1-6 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-7-0 ]
Arch = x86

Core = 7

Thread = 0

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-1 ]
Arch = x86

Core = 7

Thread = 1

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-2 ]
Arch = x86

Core = 7

Thread = 2

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-3 ]
Arch = x86

Core = 7

Thread = 3

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-4 ]
Arch = x86

Core = 7

Thread = 4

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-5 ]
Arch = x86

Core = 7

Thread = 5

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-6 ]
Arch = x86

Core = 7

Thread = 6

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-7 ]
Arch = x86

Core = 7

Thread = 7

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-8 ]
Arch = x86

Core = 7

Thread = 8

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-9 ]
Arch = x86

Core = 7

Thread = 9

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-10 ]
Arch = x86

Core = 7

Thread = 10

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-11 ]
Arch = x86

Core = 7

Thread = 11

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-12 ]
Arch = x86

Core = 7

Thread = 12

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-13 ]
Arch = x86

Core = 7

Thread = 13

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-14 ]
Arch = x86

Core = 7

Thread = 14

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Entry Core-7-15 ]
Arch = x86

Core = 7

Thread = 15

DataModule = CacheL1-D-7

InstModule = CacheL1-I-7

[ Module CacheL1-I-7 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-7

LowModules = CacheL2

[ Module CacheL1-D-7 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-7

LowModules = CacheL2

[ Module CacheL2-7 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-7

[ Network NetworkL2L1-7 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-8-0 ]
Arch = x86

Core = 8

Thread = 0

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-1 ]
Arch = x86

Core = 8

Thread = 1

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-2 ]
Arch = x86

Core = 8

Thread = 2

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-3 ]
Arch = x86

Core = 8

Thread = 3

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-4 ]
Arch = x86

Core = 8

Thread = 4

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-5 ]
Arch = x86

Core = 8

Thread = 5

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-6 ]
Arch = x86

Core = 8

Thread = 6

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-7 ]
Arch = x86

Core = 8

Thread = 7

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-8 ]
Arch = x86

Core = 8

Thread = 8

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-9 ]
Arch = x86

Core = 8

Thread = 9

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-10 ]
Arch = x86

Core = 8

Thread = 10

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-11 ]
Arch = x86

Core = 8

Thread = 11

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-12 ]
Arch = x86

Core = 8

Thread = 12

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-13 ]
Arch = x86

Core = 8

Thread = 13

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-14 ]
Arch = x86

Core = 8

Thread = 14

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Entry Core-8-15 ]
Arch = x86

Core = 8

Thread = 15

DataModule = CacheL1-D-8

InstModule = CacheL1-I-8

[ Module CacheL1-I-8 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-8

LowModules = CacheL2

[ Module CacheL1-D-8 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-8

LowModules = CacheL2

[ Module CacheL2-8 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-8

[ Network NetworkL2L1-8 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-9-0 ]
Arch = x86

Core = 9

Thread = 0

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-1 ]
Arch = x86

Core = 9

Thread = 1

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-2 ]
Arch = x86

Core = 9

Thread = 2

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-3 ]
Arch = x86

Core = 9

Thread = 3

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-4 ]
Arch = x86

Core = 9

Thread = 4

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-5 ]
Arch = x86

Core = 9

Thread = 5

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-6 ]
Arch = x86

Core = 9

Thread = 6

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-7 ]
Arch = x86

Core = 9

Thread = 7

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-8 ]
Arch = x86

Core = 9

Thread = 8

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-9 ]
Arch = x86

Core = 9

Thread = 9

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-10 ]
Arch = x86

Core = 9

Thread = 10

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-11 ]
Arch = x86

Core = 9

Thread = 11

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-12 ]
Arch = x86

Core = 9

Thread = 12

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-13 ]
Arch = x86

Core = 9

Thread = 13

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-14 ]
Arch = x86

Core = 9

Thread = 14

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Entry Core-9-15 ]
Arch = x86

Core = 9

Thread = 15

DataModule = CacheL1-D-9

InstModule = CacheL1-I-9

[ Module CacheL1-I-9 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-9

LowModules = CacheL2

[ Module CacheL1-D-9 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-9

LowModules = CacheL2

[ Module CacheL2-9 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-9

[ Network NetworkL2L1-9 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-10-0 ]
Arch = x86

Core = 10

Thread = 0

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-1 ]
Arch = x86

Core = 10

Thread = 1

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-2 ]
Arch = x86

Core = 10

Thread = 2

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-3 ]
Arch = x86

Core = 10

Thread = 3

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-4 ]
Arch = x86

Core = 10

Thread = 4

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-5 ]
Arch = x86

Core = 10

Thread = 5

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-6 ]
Arch = x86

Core = 10

Thread = 6

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-7 ]
Arch = x86

Core = 10

Thread = 7

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-8 ]
Arch = x86

Core = 10

Thread = 8

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-9 ]
Arch = x86

Core = 10

Thread = 9

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-10 ]
Arch = x86

Core = 10

Thread = 10

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-11 ]
Arch = x86

Core = 10

Thread = 11

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-12 ]
Arch = x86

Core = 10

Thread = 12

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-13 ]
Arch = x86

Core = 10

Thread = 13

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-14 ]
Arch = x86

Core = 10

Thread = 14

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Entry Core-10-15 ]
Arch = x86

Core = 10

Thread = 15

DataModule = CacheL1-D-10

InstModule = CacheL1-I-10

[ Module CacheL1-I-10 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-10

LowModules = CacheL2

[ Module CacheL1-D-10 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-10

LowModules = CacheL2

[ Module CacheL2-10 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-10

[ Network NetworkL2L1-10 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-11-0 ]
Arch = x86

Core = 11

Thread = 0

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-1 ]
Arch = x86

Core = 11

Thread = 1

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-2 ]
Arch = x86

Core = 11

Thread = 2

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-3 ]
Arch = x86

Core = 11

Thread = 3

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-4 ]
Arch = x86

Core = 11

Thread = 4

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-5 ]
Arch = x86

Core = 11

Thread = 5

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-6 ]
Arch = x86

Core = 11

Thread = 6

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-7 ]
Arch = x86

Core = 11

Thread = 7

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-8 ]
Arch = x86

Core = 11

Thread = 8

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-9 ]
Arch = x86

Core = 11

Thread = 9

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-10 ]
Arch = x86

Core = 11

Thread = 10

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-11 ]
Arch = x86

Core = 11

Thread = 11

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-12 ]
Arch = x86

Core = 11

Thread = 12

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-13 ]
Arch = x86

Core = 11

Thread = 13

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-14 ]
Arch = x86

Core = 11

Thread = 14

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Entry Core-11-15 ]
Arch = x86

Core = 11

Thread = 15

DataModule = CacheL1-D-11

InstModule = CacheL1-I-11

[ Module CacheL1-I-11 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-11

LowModules = CacheL2

[ Module CacheL1-D-11 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-11

LowModules = CacheL2

[ Module CacheL2-11 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-11

[ Network NetworkL2L1-11 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-12-0 ]
Arch = x86

Core = 12

Thread = 0

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-1 ]
Arch = x86

Core = 12

Thread = 1

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-2 ]
Arch = x86

Core = 12

Thread = 2

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-3 ]
Arch = x86

Core = 12

Thread = 3

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-4 ]
Arch = x86

Core = 12

Thread = 4

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-5 ]
Arch = x86

Core = 12

Thread = 5

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-6 ]
Arch = x86

Core = 12

Thread = 6

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-7 ]
Arch = x86

Core = 12

Thread = 7

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-8 ]
Arch = x86

Core = 12

Thread = 8

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-9 ]
Arch = x86

Core = 12

Thread = 9

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-10 ]
Arch = x86

Core = 12

Thread = 10

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-11 ]
Arch = x86

Core = 12

Thread = 11

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-12 ]
Arch = x86

Core = 12

Thread = 12

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-13 ]
Arch = x86

Core = 12

Thread = 13

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-14 ]
Arch = x86

Core = 12

Thread = 14

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Entry Core-12-15 ]
Arch = x86

Core = 12

Thread = 15

DataModule = CacheL1-D-12

InstModule = CacheL1-I-12

[ Module CacheL1-I-12 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-12

LowModules = CacheL2

[ Module CacheL1-D-12 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-12

LowModules = CacheL2

[ Module CacheL2-12 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-12

[ Network NetworkL2L1-12 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-13-0 ]
Arch = x86

Core = 13

Thread = 0

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-1 ]
Arch = x86

Core = 13

Thread = 1

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-2 ]
Arch = x86

Core = 13

Thread = 2

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-3 ]
Arch = x86

Core = 13

Thread = 3

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-4 ]
Arch = x86

Core = 13

Thread = 4

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-5 ]
Arch = x86

Core = 13

Thread = 5

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-6 ]
Arch = x86

Core = 13

Thread = 6

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-7 ]
Arch = x86

Core = 13

Thread = 7

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-8 ]
Arch = x86

Core = 13

Thread = 8

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-9 ]
Arch = x86

Core = 13

Thread = 9

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-10 ]
Arch = x86

Core = 13

Thread = 10

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-11 ]
Arch = x86

Core = 13

Thread = 11

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-12 ]
Arch = x86

Core = 13

Thread = 12

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-13 ]
Arch = x86

Core = 13

Thread = 13

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-14 ]
Arch = x86

Core = 13

Thread = 14

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Entry Core-13-15 ]
Arch = x86

Core = 13

Thread = 15

DataModule = CacheL1-D-13

InstModule = CacheL1-I-13

[ Module CacheL1-I-13 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-13

LowModules = CacheL2

[ Module CacheL1-D-13 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-13

LowModules = CacheL2

[ Module CacheL2-13 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-13

[ Network NetworkL2L1-13 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-14-0 ]
Arch = x86

Core = 14

Thread = 0

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-1 ]
Arch = x86

Core = 14

Thread = 1

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-2 ]
Arch = x86

Core = 14

Thread = 2

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-3 ]
Arch = x86

Core = 14

Thread = 3

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-4 ]
Arch = x86

Core = 14

Thread = 4

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-5 ]
Arch = x86

Core = 14

Thread = 5

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-6 ]
Arch = x86

Core = 14

Thread = 6

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-7 ]
Arch = x86

Core = 14

Thread = 7

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-8 ]
Arch = x86

Core = 14

Thread = 8

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-9 ]
Arch = x86

Core = 14

Thread = 9

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-10 ]
Arch = x86

Core = 14

Thread = 10

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-11 ]
Arch = x86

Core = 14

Thread = 11

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-12 ]
Arch = x86

Core = 14

Thread = 12

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-13 ]
Arch = x86

Core = 14

Thread = 13

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-14 ]
Arch = x86

Core = 14

Thread = 14

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Entry Core-14-15 ]
Arch = x86

Core = 14

Thread = 15

DataModule = CacheL1-D-14

InstModule = CacheL1-I-14

[ Module CacheL1-I-14 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-14

LowModules = CacheL2

[ Module CacheL1-D-14 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-14

LowModules = CacheL2

[ Module CacheL2-14 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-14

[ Network NetworkL2L1-14 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-15-0 ]
Arch = x86

Core = 15

Thread = 0

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-1 ]
Arch = x86

Core = 15

Thread = 1

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-2 ]
Arch = x86

Core = 15

Thread = 2

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-3 ]
Arch = x86

Core = 15

Thread = 3

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-4 ]
Arch = x86

Core = 15

Thread = 4

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-5 ]
Arch = x86

Core = 15

Thread = 5

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-6 ]
Arch = x86

Core = 15

Thread = 6

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-7 ]
Arch = x86

Core = 15

Thread = 7

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-8 ]
Arch = x86

Core = 15

Thread = 8

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-9 ]
Arch = x86

Core = 15

Thread = 9

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-10 ]
Arch = x86

Core = 15

Thread = 10

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-11 ]
Arch = x86

Core = 15

Thread = 11

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-12 ]
Arch = x86

Core = 15

Thread = 12

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-13 ]
Arch = x86

Core = 15

Thread = 13

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-14 ]
Arch = x86

Core = 15

Thread = 14

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Entry Core-15-15 ]
Arch = x86

Core = 15

Thread = 15

DataModule = CacheL1-D-15

InstModule = CacheL1-I-15

[ Module CacheL1-I-15 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-15

LowModules = CacheL2

[ Module CacheL1-D-15 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-15

LowModules = CacheL2

[ Module CacheL2-15 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-15

[ Network NetworkL2L1-15 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-16-0 ]
Arch = x86

Core = 16

Thread = 0

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-1 ]
Arch = x86

Core = 16

Thread = 1

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-2 ]
Arch = x86

Core = 16

Thread = 2

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-3 ]
Arch = x86

Core = 16

Thread = 3

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-4 ]
Arch = x86

Core = 16

Thread = 4

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-5 ]
Arch = x86

Core = 16

Thread = 5

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-6 ]
Arch = x86

Core = 16

Thread = 6

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-7 ]
Arch = x86

Core = 16

Thread = 7

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-8 ]
Arch = x86

Core = 16

Thread = 8

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-9 ]
Arch = x86

Core = 16

Thread = 9

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-10 ]
Arch = x86

Core = 16

Thread = 10

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-11 ]
Arch = x86

Core = 16

Thread = 11

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-12 ]
Arch = x86

Core = 16

Thread = 12

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-13 ]
Arch = x86

Core = 16

Thread = 13

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-14 ]
Arch = x86

Core = 16

Thread = 14

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Entry Core-16-15 ]
Arch = x86

Core = 16

Thread = 15

DataModule = CacheL1-D-16

InstModule = CacheL1-I-16

[ Module CacheL1-I-16 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-16

LowModules = CacheL2

[ Module CacheL1-D-16 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-16

LowModules = CacheL2

[ Module CacheL2-16 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-16

[ Network NetworkL2L1-16 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-17-0 ]
Arch = x86

Core = 17

Thread = 0

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-1 ]
Arch = x86

Core = 17

Thread = 1

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-2 ]
Arch = x86

Core = 17

Thread = 2

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-3 ]
Arch = x86

Core = 17

Thread = 3

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-4 ]
Arch = x86

Core = 17

Thread = 4

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-5 ]
Arch = x86

Core = 17

Thread = 5

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-6 ]
Arch = x86

Core = 17

Thread = 6

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-7 ]
Arch = x86

Core = 17

Thread = 7

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-8 ]
Arch = x86

Core = 17

Thread = 8

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-9 ]
Arch = x86

Core = 17

Thread = 9

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-10 ]
Arch = x86

Core = 17

Thread = 10

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-11 ]
Arch = x86

Core = 17

Thread = 11

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-12 ]
Arch = x86

Core = 17

Thread = 12

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-13 ]
Arch = x86

Core = 17

Thread = 13

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-14 ]
Arch = x86

Core = 17

Thread = 14

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Entry Core-17-15 ]
Arch = x86

Core = 17

Thread = 15

DataModule = CacheL1-D-17

InstModule = CacheL1-I-17

[ Module CacheL1-I-17 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-17

LowModules = CacheL2

[ Module CacheL1-D-17 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-17

LowModules = CacheL2

[ Module CacheL2-17 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-17

[ Network NetworkL2L1-17 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-18-0 ]
Arch = x86

Core = 18

Thread = 0

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-1 ]
Arch = x86

Core = 18

Thread = 1

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-2 ]
Arch = x86

Core = 18

Thread = 2

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-3 ]
Arch = x86

Core = 18

Thread = 3

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-4 ]
Arch = x86

Core = 18

Thread = 4

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-5 ]
Arch = x86

Core = 18

Thread = 5

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-6 ]
Arch = x86

Core = 18

Thread = 6

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-7 ]
Arch = x86

Core = 18

Thread = 7

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-8 ]
Arch = x86

Core = 18

Thread = 8

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-9 ]
Arch = x86

Core = 18

Thread = 9

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-10 ]
Arch = x86

Core = 18

Thread = 10

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-11 ]
Arch = x86

Core = 18

Thread = 11

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-12 ]
Arch = x86

Core = 18

Thread = 12

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-13 ]
Arch = x86

Core = 18

Thread = 13

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-14 ]
Arch = x86

Core = 18

Thread = 14

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Entry Core-18-15 ]
Arch = x86

Core = 18

Thread = 15

DataModule = CacheL1-D-18

InstModule = CacheL1-I-18

[ Module CacheL1-I-18 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-18

LowModules = CacheL2

[ Module CacheL1-D-18 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-18

LowModules = CacheL2

[ Module CacheL2-18 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-18

[ Network NetworkL2L1-18 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-19-0 ]
Arch = x86

Core = 19

Thread = 0

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-1 ]
Arch = x86

Core = 19

Thread = 1

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-2 ]
Arch = x86

Core = 19

Thread = 2

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-3 ]
Arch = x86

Core = 19

Thread = 3

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-4 ]
Arch = x86

Core = 19

Thread = 4

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-5 ]
Arch = x86

Core = 19

Thread = 5

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-6 ]
Arch = x86

Core = 19

Thread = 6

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-7 ]
Arch = x86

Core = 19

Thread = 7

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-8 ]
Arch = x86

Core = 19

Thread = 8

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-9 ]
Arch = x86

Core = 19

Thread = 9

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-10 ]
Arch = x86

Core = 19

Thread = 10

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-11 ]
Arch = x86

Core = 19

Thread = 11

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-12 ]
Arch = x86

Core = 19

Thread = 12

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-13 ]
Arch = x86

Core = 19

Thread = 13

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-14 ]
Arch = x86

Core = 19

Thread = 14

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Entry Core-19-15 ]
Arch = x86

Core = 19

Thread = 15

DataModule = CacheL1-D-19

InstModule = CacheL1-I-19

[ Module CacheL1-I-19 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-19

LowModules = CacheL2

[ Module CacheL1-D-19 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-19

LowModules = CacheL2

[ Module CacheL2-19 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-19

[ Network NetworkL2L1-19 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-20-0 ]
Arch = x86

Core = 20

Thread = 0

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-1 ]
Arch = x86

Core = 20

Thread = 1

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-2 ]
Arch = x86

Core = 20

Thread = 2

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-3 ]
Arch = x86

Core = 20

Thread = 3

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-4 ]
Arch = x86

Core = 20

Thread = 4

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-5 ]
Arch = x86

Core = 20

Thread = 5

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-6 ]
Arch = x86

Core = 20

Thread = 6

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-7 ]
Arch = x86

Core = 20

Thread = 7

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-8 ]
Arch = x86

Core = 20

Thread = 8

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-9 ]
Arch = x86

Core = 20

Thread = 9

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-10 ]
Arch = x86

Core = 20

Thread = 10

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-11 ]
Arch = x86

Core = 20

Thread = 11

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-12 ]
Arch = x86

Core = 20

Thread = 12

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-13 ]
Arch = x86

Core = 20

Thread = 13

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-14 ]
Arch = x86

Core = 20

Thread = 14

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Entry Core-20-15 ]
Arch = x86

Core = 20

Thread = 15

DataModule = CacheL1-D-20

InstModule = CacheL1-I-20

[ Module CacheL1-I-20 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-20

LowModules = CacheL2

[ Module CacheL1-D-20 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-20

LowModules = CacheL2

[ Module CacheL2-20 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-20

[ Network NetworkL2L1-20 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-21-0 ]
Arch = x86

Core = 21

Thread = 0

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-1 ]
Arch = x86

Core = 21

Thread = 1

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-2 ]
Arch = x86

Core = 21

Thread = 2

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-3 ]
Arch = x86

Core = 21

Thread = 3

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-4 ]
Arch = x86

Core = 21

Thread = 4

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-5 ]
Arch = x86

Core = 21

Thread = 5

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-6 ]
Arch = x86

Core = 21

Thread = 6

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-7 ]
Arch = x86

Core = 21

Thread = 7

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-8 ]
Arch = x86

Core = 21

Thread = 8

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-9 ]
Arch = x86

Core = 21

Thread = 9

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-10 ]
Arch = x86

Core = 21

Thread = 10

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-11 ]
Arch = x86

Core = 21

Thread = 11

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-12 ]
Arch = x86

Core = 21

Thread = 12

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-13 ]
Arch = x86

Core = 21

Thread = 13

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-14 ]
Arch = x86

Core = 21

Thread = 14

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Entry Core-21-15 ]
Arch = x86

Core = 21

Thread = 15

DataModule = CacheL1-D-21

InstModule = CacheL1-I-21

[ Module CacheL1-I-21 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-21

LowModules = CacheL2

[ Module CacheL1-D-21 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-21

LowModules = CacheL2

[ Module CacheL2-21 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-21

[ Network NetworkL2L1-21 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-22-0 ]
Arch = x86

Core = 22

Thread = 0

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-1 ]
Arch = x86

Core = 22

Thread = 1

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-2 ]
Arch = x86

Core = 22

Thread = 2

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-3 ]
Arch = x86

Core = 22

Thread = 3

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-4 ]
Arch = x86

Core = 22

Thread = 4

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-5 ]
Arch = x86

Core = 22

Thread = 5

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-6 ]
Arch = x86

Core = 22

Thread = 6

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-7 ]
Arch = x86

Core = 22

Thread = 7

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-8 ]
Arch = x86

Core = 22

Thread = 8

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-9 ]
Arch = x86

Core = 22

Thread = 9

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-10 ]
Arch = x86

Core = 22

Thread = 10

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-11 ]
Arch = x86

Core = 22

Thread = 11

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-12 ]
Arch = x86

Core = 22

Thread = 12

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-13 ]
Arch = x86

Core = 22

Thread = 13

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-14 ]
Arch = x86

Core = 22

Thread = 14

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Entry Core-22-15 ]
Arch = x86

Core = 22

Thread = 15

DataModule = CacheL1-D-22

InstModule = CacheL1-I-22

[ Module CacheL1-I-22 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-22

LowModules = CacheL2

[ Module CacheL1-D-22 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-22

LowModules = CacheL2

[ Module CacheL2-22 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-22

[ Network NetworkL2L1-22 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-23-0 ]
Arch = x86

Core = 23

Thread = 0

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-1 ]
Arch = x86

Core = 23

Thread = 1

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-2 ]
Arch = x86

Core = 23

Thread = 2

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-3 ]
Arch = x86

Core = 23

Thread = 3

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-4 ]
Arch = x86

Core = 23

Thread = 4

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-5 ]
Arch = x86

Core = 23

Thread = 5

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-6 ]
Arch = x86

Core = 23

Thread = 6

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-7 ]
Arch = x86

Core = 23

Thread = 7

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-8 ]
Arch = x86

Core = 23

Thread = 8

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-9 ]
Arch = x86

Core = 23

Thread = 9

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-10 ]
Arch = x86

Core = 23

Thread = 10

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-11 ]
Arch = x86

Core = 23

Thread = 11

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-12 ]
Arch = x86

Core = 23

Thread = 12

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-13 ]
Arch = x86

Core = 23

Thread = 13

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-14 ]
Arch = x86

Core = 23

Thread = 14

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Entry Core-23-15 ]
Arch = x86

Core = 23

Thread = 15

DataModule = CacheL1-D-23

InstModule = CacheL1-I-23

[ Module CacheL1-I-23 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-23

LowModules = CacheL2

[ Module CacheL1-D-23 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-23

LowModules = CacheL2

[ Module CacheL2-23 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-23

[ Network NetworkL2L1-23 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-24-0 ]
Arch = x86

Core = 24

Thread = 0

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-1 ]
Arch = x86

Core = 24

Thread = 1

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-2 ]
Arch = x86

Core = 24

Thread = 2

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-3 ]
Arch = x86

Core = 24

Thread = 3

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-4 ]
Arch = x86

Core = 24

Thread = 4

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-5 ]
Arch = x86

Core = 24

Thread = 5

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-6 ]
Arch = x86

Core = 24

Thread = 6

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-7 ]
Arch = x86

Core = 24

Thread = 7

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-8 ]
Arch = x86

Core = 24

Thread = 8

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-9 ]
Arch = x86

Core = 24

Thread = 9

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-10 ]
Arch = x86

Core = 24

Thread = 10

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-11 ]
Arch = x86

Core = 24

Thread = 11

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-12 ]
Arch = x86

Core = 24

Thread = 12

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-13 ]
Arch = x86

Core = 24

Thread = 13

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-14 ]
Arch = x86

Core = 24

Thread = 14

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Entry Core-24-15 ]
Arch = x86

Core = 24

Thread = 15

DataModule = CacheL1-D-24

InstModule = CacheL1-I-24

[ Module CacheL1-I-24 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-24

LowModules = CacheL2

[ Module CacheL1-D-24 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-24

LowModules = CacheL2

[ Module CacheL2-24 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-24

[ Network NetworkL2L1-24 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-25-0 ]
Arch = x86

Core = 25

Thread = 0

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-1 ]
Arch = x86

Core = 25

Thread = 1

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-2 ]
Arch = x86

Core = 25

Thread = 2

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-3 ]
Arch = x86

Core = 25

Thread = 3

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-4 ]
Arch = x86

Core = 25

Thread = 4

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-5 ]
Arch = x86

Core = 25

Thread = 5

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-6 ]
Arch = x86

Core = 25

Thread = 6

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-7 ]
Arch = x86

Core = 25

Thread = 7

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-8 ]
Arch = x86

Core = 25

Thread = 8

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-9 ]
Arch = x86

Core = 25

Thread = 9

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-10 ]
Arch = x86

Core = 25

Thread = 10

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-11 ]
Arch = x86

Core = 25

Thread = 11

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-12 ]
Arch = x86

Core = 25

Thread = 12

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-13 ]
Arch = x86

Core = 25

Thread = 13

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-14 ]
Arch = x86

Core = 25

Thread = 14

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Entry Core-25-15 ]
Arch = x86

Core = 25

Thread = 15

DataModule = CacheL1-D-25

InstModule = CacheL1-I-25

[ Module CacheL1-I-25 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-25

LowModules = CacheL2

[ Module CacheL1-D-25 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-25

LowModules = CacheL2

[ Module CacheL2-25 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-25

[ Network NetworkL2L1-25 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-26-0 ]
Arch = x86

Core = 26

Thread = 0

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-1 ]
Arch = x86

Core = 26

Thread = 1

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-2 ]
Arch = x86

Core = 26

Thread = 2

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-3 ]
Arch = x86

Core = 26

Thread = 3

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-4 ]
Arch = x86

Core = 26

Thread = 4

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-5 ]
Arch = x86

Core = 26

Thread = 5

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-6 ]
Arch = x86

Core = 26

Thread = 6

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-7 ]
Arch = x86

Core = 26

Thread = 7

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-8 ]
Arch = x86

Core = 26

Thread = 8

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-9 ]
Arch = x86

Core = 26

Thread = 9

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-10 ]
Arch = x86

Core = 26

Thread = 10

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-11 ]
Arch = x86

Core = 26

Thread = 11

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-12 ]
Arch = x86

Core = 26

Thread = 12

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-13 ]
Arch = x86

Core = 26

Thread = 13

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-14 ]
Arch = x86

Core = 26

Thread = 14

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Entry Core-26-15 ]
Arch = x86

Core = 26

Thread = 15

DataModule = CacheL1-D-26

InstModule = CacheL1-I-26

[ Module CacheL1-I-26 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-26

LowModules = CacheL2

[ Module CacheL1-D-26 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-26

LowModules = CacheL2

[ Module CacheL2-26 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-26

[ Network NetworkL2L1-26 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-27-0 ]
Arch = x86

Core = 27

Thread = 0

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-1 ]
Arch = x86

Core = 27

Thread = 1

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-2 ]
Arch = x86

Core = 27

Thread = 2

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-3 ]
Arch = x86

Core = 27

Thread = 3

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-4 ]
Arch = x86

Core = 27

Thread = 4

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-5 ]
Arch = x86

Core = 27

Thread = 5

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-6 ]
Arch = x86

Core = 27

Thread = 6

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-7 ]
Arch = x86

Core = 27

Thread = 7

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-8 ]
Arch = x86

Core = 27

Thread = 8

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-9 ]
Arch = x86

Core = 27

Thread = 9

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-10 ]
Arch = x86

Core = 27

Thread = 10

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-11 ]
Arch = x86

Core = 27

Thread = 11

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-12 ]
Arch = x86

Core = 27

Thread = 12

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-13 ]
Arch = x86

Core = 27

Thread = 13

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-14 ]
Arch = x86

Core = 27

Thread = 14

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Entry Core-27-15 ]
Arch = x86

Core = 27

Thread = 15

DataModule = CacheL1-D-27

InstModule = CacheL1-I-27

[ Module CacheL1-I-27 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-27

LowModules = CacheL2

[ Module CacheL1-D-27 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-27

LowModules = CacheL2

[ Module CacheL2-27 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-27

[ Network NetworkL2L1-27 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-28-0 ]
Arch = x86

Core = 28

Thread = 0

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-1 ]
Arch = x86

Core = 28

Thread = 1

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-2 ]
Arch = x86

Core = 28

Thread = 2

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-3 ]
Arch = x86

Core = 28

Thread = 3

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-4 ]
Arch = x86

Core = 28

Thread = 4

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-5 ]
Arch = x86

Core = 28

Thread = 5

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-6 ]
Arch = x86

Core = 28

Thread = 6

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-7 ]
Arch = x86

Core = 28

Thread = 7

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-8 ]
Arch = x86

Core = 28

Thread = 8

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-9 ]
Arch = x86

Core = 28

Thread = 9

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-10 ]
Arch = x86

Core = 28

Thread = 10

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-11 ]
Arch = x86

Core = 28

Thread = 11

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-12 ]
Arch = x86

Core = 28

Thread = 12

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-13 ]
Arch = x86

Core = 28

Thread = 13

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-14 ]
Arch = x86

Core = 28

Thread = 14

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Entry Core-28-15 ]
Arch = x86

Core = 28

Thread = 15

DataModule = CacheL1-D-28

InstModule = CacheL1-I-28

[ Module CacheL1-I-28 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-28

LowModules = CacheL2

[ Module CacheL1-D-28 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-28

LowModules = CacheL2

[ Module CacheL2-28 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-28

[ Network NetworkL2L1-28 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-29-0 ]
Arch = x86

Core = 29

Thread = 0

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-1 ]
Arch = x86

Core = 29

Thread = 1

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-2 ]
Arch = x86

Core = 29

Thread = 2

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-3 ]
Arch = x86

Core = 29

Thread = 3

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-4 ]
Arch = x86

Core = 29

Thread = 4

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-5 ]
Arch = x86

Core = 29

Thread = 5

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-6 ]
Arch = x86

Core = 29

Thread = 6

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-7 ]
Arch = x86

Core = 29

Thread = 7

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-8 ]
Arch = x86

Core = 29

Thread = 8

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-9 ]
Arch = x86

Core = 29

Thread = 9

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-10 ]
Arch = x86

Core = 29

Thread = 10

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-11 ]
Arch = x86

Core = 29

Thread = 11

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-12 ]
Arch = x86

Core = 29

Thread = 12

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-13 ]
Arch = x86

Core = 29

Thread = 13

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-14 ]
Arch = x86

Core = 29

Thread = 14

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Entry Core-29-15 ]
Arch = x86

Core = 29

Thread = 15

DataModule = CacheL1-D-29

InstModule = CacheL1-I-29

[ Module CacheL1-I-29 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-29

LowModules = CacheL2

[ Module CacheL1-D-29 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-29

LowModules = CacheL2

[ Module CacheL2-29 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-29

[ Network NetworkL2L1-29 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-30-0 ]
Arch = x86

Core = 30

Thread = 0

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-1 ]
Arch = x86

Core = 30

Thread = 1

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-2 ]
Arch = x86

Core = 30

Thread = 2

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-3 ]
Arch = x86

Core = 30

Thread = 3

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-4 ]
Arch = x86

Core = 30

Thread = 4

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-5 ]
Arch = x86

Core = 30

Thread = 5

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-6 ]
Arch = x86

Core = 30

Thread = 6

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-7 ]
Arch = x86

Core = 30

Thread = 7

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-8 ]
Arch = x86

Core = 30

Thread = 8

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-9 ]
Arch = x86

Core = 30

Thread = 9

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-10 ]
Arch = x86

Core = 30

Thread = 10

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-11 ]
Arch = x86

Core = 30

Thread = 11

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-12 ]
Arch = x86

Core = 30

Thread = 12

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-13 ]
Arch = x86

Core = 30

Thread = 13

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-14 ]
Arch = x86

Core = 30

Thread = 14

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Entry Core-30-15 ]
Arch = x86

Core = 30

Thread = 15

DataModule = CacheL1-D-30

InstModule = CacheL1-I-30

[ Module CacheL1-I-30 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-30

LowModules = CacheL2

[ Module CacheL1-D-30 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-30

LowModules = CacheL2

[ Module CacheL2-30 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-30

[ Network NetworkL2L1-30 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-31-0 ]
Arch = x86

Core = 31

Thread = 0

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-1 ]
Arch = x86

Core = 31

Thread = 1

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-2 ]
Arch = x86

Core = 31

Thread = 2

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-3 ]
Arch = x86

Core = 31

Thread = 3

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-4 ]
Arch = x86

Core = 31

Thread = 4

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-5 ]
Arch = x86

Core = 31

Thread = 5

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-6 ]
Arch = x86

Core = 31

Thread = 6

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-7 ]
Arch = x86

Core = 31

Thread = 7

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-8 ]
Arch = x86

Core = 31

Thread = 8

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-9 ]
Arch = x86

Core = 31

Thread = 9

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-10 ]
Arch = x86

Core = 31

Thread = 10

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-11 ]
Arch = x86

Core = 31

Thread = 11

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-12 ]
Arch = x86

Core = 31

Thread = 12

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-13 ]
Arch = x86

Core = 31

Thread = 13

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-14 ]
Arch = x86

Core = 31

Thread = 14

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Entry Core-31-15 ]
Arch = x86

Core = 31

Thread = 15

DataModule = CacheL1-D-31

InstModule = CacheL1-I-31

[ Module CacheL1-I-31 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-31

LowModules = CacheL2

[ Module CacheL1-D-31 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-31

LowModules = CacheL2

[ Module CacheL2-31 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-31

[ Network NetworkL2L1-31 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-32-0 ]
Arch = x86

Core = 32

Thread = 0

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-1 ]
Arch = x86

Core = 32

Thread = 1

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-2 ]
Arch = x86

Core = 32

Thread = 2

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-3 ]
Arch = x86

Core = 32

Thread = 3

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-4 ]
Arch = x86

Core = 32

Thread = 4

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-5 ]
Arch = x86

Core = 32

Thread = 5

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-6 ]
Arch = x86

Core = 32

Thread = 6

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-7 ]
Arch = x86

Core = 32

Thread = 7

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-8 ]
Arch = x86

Core = 32

Thread = 8

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-9 ]
Arch = x86

Core = 32

Thread = 9

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-10 ]
Arch = x86

Core = 32

Thread = 10

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-11 ]
Arch = x86

Core = 32

Thread = 11

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-12 ]
Arch = x86

Core = 32

Thread = 12

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-13 ]
Arch = x86

Core = 32

Thread = 13

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-14 ]
Arch = x86

Core = 32

Thread = 14

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Entry Core-32-15 ]
Arch = x86

Core = 32

Thread = 15

DataModule = CacheL1-D-32

InstModule = CacheL1-I-32

[ Module CacheL1-I-32 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-32

LowModules = CacheL2

[ Module CacheL1-D-32 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-32

LowModules = CacheL2

[ Module CacheL2-32 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-32

[ Network NetworkL2L1-32 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-33-0 ]
Arch = x86

Core = 33

Thread = 0

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-1 ]
Arch = x86

Core = 33

Thread = 1

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-2 ]
Arch = x86

Core = 33

Thread = 2

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-3 ]
Arch = x86

Core = 33

Thread = 3

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-4 ]
Arch = x86

Core = 33

Thread = 4

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-5 ]
Arch = x86

Core = 33

Thread = 5

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-6 ]
Arch = x86

Core = 33

Thread = 6

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-7 ]
Arch = x86

Core = 33

Thread = 7

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-8 ]
Arch = x86

Core = 33

Thread = 8

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-9 ]
Arch = x86

Core = 33

Thread = 9

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-10 ]
Arch = x86

Core = 33

Thread = 10

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-11 ]
Arch = x86

Core = 33

Thread = 11

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-12 ]
Arch = x86

Core = 33

Thread = 12

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-13 ]
Arch = x86

Core = 33

Thread = 13

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-14 ]
Arch = x86

Core = 33

Thread = 14

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Entry Core-33-15 ]
Arch = x86

Core = 33

Thread = 15

DataModule = CacheL1-D-33

InstModule = CacheL1-I-33

[ Module CacheL1-I-33 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-33

LowModules = CacheL2

[ Module CacheL1-D-33 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-33

LowModules = CacheL2

[ Module CacheL2-33 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-33

[ Network NetworkL2L1-33 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-34-0 ]
Arch = x86

Core = 34

Thread = 0

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-1 ]
Arch = x86

Core = 34

Thread = 1

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-2 ]
Arch = x86

Core = 34

Thread = 2

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-3 ]
Arch = x86

Core = 34

Thread = 3

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-4 ]
Arch = x86

Core = 34

Thread = 4

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-5 ]
Arch = x86

Core = 34

Thread = 5

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-6 ]
Arch = x86

Core = 34

Thread = 6

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-7 ]
Arch = x86

Core = 34

Thread = 7

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-8 ]
Arch = x86

Core = 34

Thread = 8

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-9 ]
Arch = x86

Core = 34

Thread = 9

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-10 ]
Arch = x86

Core = 34

Thread = 10

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-11 ]
Arch = x86

Core = 34

Thread = 11

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-12 ]
Arch = x86

Core = 34

Thread = 12

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-13 ]
Arch = x86

Core = 34

Thread = 13

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-14 ]
Arch = x86

Core = 34

Thread = 14

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Entry Core-34-15 ]
Arch = x86

Core = 34

Thread = 15

DataModule = CacheL1-D-34

InstModule = CacheL1-I-34

[ Module CacheL1-I-34 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-34

LowModules = CacheL2

[ Module CacheL1-D-34 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-34

LowModules = CacheL2

[ Module CacheL2-34 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-34

[ Network NetworkL2L1-34 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-35-0 ]
Arch = x86

Core = 35

Thread = 0

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-1 ]
Arch = x86

Core = 35

Thread = 1

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-2 ]
Arch = x86

Core = 35

Thread = 2

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-3 ]
Arch = x86

Core = 35

Thread = 3

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-4 ]
Arch = x86

Core = 35

Thread = 4

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-5 ]
Arch = x86

Core = 35

Thread = 5

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-6 ]
Arch = x86

Core = 35

Thread = 6

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-7 ]
Arch = x86

Core = 35

Thread = 7

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-8 ]
Arch = x86

Core = 35

Thread = 8

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-9 ]
Arch = x86

Core = 35

Thread = 9

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-10 ]
Arch = x86

Core = 35

Thread = 10

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-11 ]
Arch = x86

Core = 35

Thread = 11

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-12 ]
Arch = x86

Core = 35

Thread = 12

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-13 ]
Arch = x86

Core = 35

Thread = 13

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-14 ]
Arch = x86

Core = 35

Thread = 14

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Entry Core-35-15 ]
Arch = x86

Core = 35

Thread = 15

DataModule = CacheL1-D-35

InstModule = CacheL1-I-35

[ Module CacheL1-I-35 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-35

LowModules = CacheL2

[ Module CacheL1-D-35 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-35

LowModules = CacheL2

[ Module CacheL2-35 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-35

[ Network NetworkL2L1-35 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-36-0 ]
Arch = x86

Core = 36

Thread = 0

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-1 ]
Arch = x86

Core = 36

Thread = 1

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-2 ]
Arch = x86

Core = 36

Thread = 2

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-3 ]
Arch = x86

Core = 36

Thread = 3

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-4 ]
Arch = x86

Core = 36

Thread = 4

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-5 ]
Arch = x86

Core = 36

Thread = 5

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-6 ]
Arch = x86

Core = 36

Thread = 6

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-7 ]
Arch = x86

Core = 36

Thread = 7

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-8 ]
Arch = x86

Core = 36

Thread = 8

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-9 ]
Arch = x86

Core = 36

Thread = 9

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-10 ]
Arch = x86

Core = 36

Thread = 10

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-11 ]
Arch = x86

Core = 36

Thread = 11

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-12 ]
Arch = x86

Core = 36

Thread = 12

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-13 ]
Arch = x86

Core = 36

Thread = 13

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-14 ]
Arch = x86

Core = 36

Thread = 14

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Entry Core-36-15 ]
Arch = x86

Core = 36

Thread = 15

DataModule = CacheL1-D-36

InstModule = CacheL1-I-36

[ Module CacheL1-I-36 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-36

LowModules = CacheL2

[ Module CacheL1-D-36 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-36

LowModules = CacheL2

[ Module CacheL2-36 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-36

[ Network NetworkL2L1-36 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-37-0 ]
Arch = x86

Core = 37

Thread = 0

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-1 ]
Arch = x86

Core = 37

Thread = 1

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-2 ]
Arch = x86

Core = 37

Thread = 2

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-3 ]
Arch = x86

Core = 37

Thread = 3

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-4 ]
Arch = x86

Core = 37

Thread = 4

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-5 ]
Arch = x86

Core = 37

Thread = 5

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-6 ]
Arch = x86

Core = 37

Thread = 6

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-7 ]
Arch = x86

Core = 37

Thread = 7

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-8 ]
Arch = x86

Core = 37

Thread = 8

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-9 ]
Arch = x86

Core = 37

Thread = 9

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-10 ]
Arch = x86

Core = 37

Thread = 10

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-11 ]
Arch = x86

Core = 37

Thread = 11

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-12 ]
Arch = x86

Core = 37

Thread = 12

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-13 ]
Arch = x86

Core = 37

Thread = 13

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-14 ]
Arch = x86

Core = 37

Thread = 14

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Entry Core-37-15 ]
Arch = x86

Core = 37

Thread = 15

DataModule = CacheL1-D-37

InstModule = CacheL1-I-37

[ Module CacheL1-I-37 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-37

LowModules = CacheL2

[ Module CacheL1-D-37 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-37

LowModules = CacheL2

[ Module CacheL2-37 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-37

[ Network NetworkL2L1-37 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-38-0 ]
Arch = x86

Core = 38

Thread = 0

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-1 ]
Arch = x86

Core = 38

Thread = 1

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-2 ]
Arch = x86

Core = 38

Thread = 2

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-3 ]
Arch = x86

Core = 38

Thread = 3

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-4 ]
Arch = x86

Core = 38

Thread = 4

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-5 ]
Arch = x86

Core = 38

Thread = 5

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-6 ]
Arch = x86

Core = 38

Thread = 6

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-7 ]
Arch = x86

Core = 38

Thread = 7

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-8 ]
Arch = x86

Core = 38

Thread = 8

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-9 ]
Arch = x86

Core = 38

Thread = 9

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-10 ]
Arch = x86

Core = 38

Thread = 10

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-11 ]
Arch = x86

Core = 38

Thread = 11

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-12 ]
Arch = x86

Core = 38

Thread = 12

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-13 ]
Arch = x86

Core = 38

Thread = 13

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-14 ]
Arch = x86

Core = 38

Thread = 14

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Entry Core-38-15 ]
Arch = x86

Core = 38

Thread = 15

DataModule = CacheL1-D-38

InstModule = CacheL1-I-38

[ Module CacheL1-I-38 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-38

LowModules = CacheL2

[ Module CacheL1-D-38 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-38

LowModules = CacheL2

[ Module CacheL2-38 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-38

[ Network NetworkL2L1-38 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-39-0 ]
Arch = x86

Core = 39

Thread = 0

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-1 ]
Arch = x86

Core = 39

Thread = 1

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-2 ]
Arch = x86

Core = 39

Thread = 2

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-3 ]
Arch = x86

Core = 39

Thread = 3

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-4 ]
Arch = x86

Core = 39

Thread = 4

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-5 ]
Arch = x86

Core = 39

Thread = 5

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-6 ]
Arch = x86

Core = 39

Thread = 6

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-7 ]
Arch = x86

Core = 39

Thread = 7

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-8 ]
Arch = x86

Core = 39

Thread = 8

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-9 ]
Arch = x86

Core = 39

Thread = 9

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-10 ]
Arch = x86

Core = 39

Thread = 10

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-11 ]
Arch = x86

Core = 39

Thread = 11

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-12 ]
Arch = x86

Core = 39

Thread = 12

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-13 ]
Arch = x86

Core = 39

Thread = 13

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-14 ]
Arch = x86

Core = 39

Thread = 14

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Entry Core-39-15 ]
Arch = x86

Core = 39

Thread = 15

DataModule = CacheL1-D-39

InstModule = CacheL1-I-39

[ Module CacheL1-I-39 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-39

LowModules = CacheL2

[ Module CacheL1-D-39 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-39

LowModules = CacheL2

[ Module CacheL2-39 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-39

[ Network NetworkL2L1-39 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-40-0 ]
Arch = x86

Core = 40

Thread = 0

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-1 ]
Arch = x86

Core = 40

Thread = 1

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-2 ]
Arch = x86

Core = 40

Thread = 2

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-3 ]
Arch = x86

Core = 40

Thread = 3

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-4 ]
Arch = x86

Core = 40

Thread = 4

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-5 ]
Arch = x86

Core = 40

Thread = 5

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-6 ]
Arch = x86

Core = 40

Thread = 6

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-7 ]
Arch = x86

Core = 40

Thread = 7

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-8 ]
Arch = x86

Core = 40

Thread = 8

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-9 ]
Arch = x86

Core = 40

Thread = 9

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-10 ]
Arch = x86

Core = 40

Thread = 10

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-11 ]
Arch = x86

Core = 40

Thread = 11

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-12 ]
Arch = x86

Core = 40

Thread = 12

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-13 ]
Arch = x86

Core = 40

Thread = 13

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-14 ]
Arch = x86

Core = 40

Thread = 14

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Entry Core-40-15 ]
Arch = x86

Core = 40

Thread = 15

DataModule = CacheL1-D-40

InstModule = CacheL1-I-40

[ Module CacheL1-I-40 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-40

LowModules = CacheL2

[ Module CacheL1-D-40 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-40

LowModules = CacheL2

[ Module CacheL2-40 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-40

[ Network NetworkL2L1-40 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-41-0 ]
Arch = x86

Core = 41

Thread = 0

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-1 ]
Arch = x86

Core = 41

Thread = 1

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-2 ]
Arch = x86

Core = 41

Thread = 2

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-3 ]
Arch = x86

Core = 41

Thread = 3

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-4 ]
Arch = x86

Core = 41

Thread = 4

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-5 ]
Arch = x86

Core = 41

Thread = 5

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-6 ]
Arch = x86

Core = 41

Thread = 6

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-7 ]
Arch = x86

Core = 41

Thread = 7

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-8 ]
Arch = x86

Core = 41

Thread = 8

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-9 ]
Arch = x86

Core = 41

Thread = 9

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-10 ]
Arch = x86

Core = 41

Thread = 10

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-11 ]
Arch = x86

Core = 41

Thread = 11

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-12 ]
Arch = x86

Core = 41

Thread = 12

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-13 ]
Arch = x86

Core = 41

Thread = 13

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-14 ]
Arch = x86

Core = 41

Thread = 14

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Entry Core-41-15 ]
Arch = x86

Core = 41

Thread = 15

DataModule = CacheL1-D-41

InstModule = CacheL1-I-41

[ Module CacheL1-I-41 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-41

LowModules = CacheL2

[ Module CacheL1-D-41 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-41

LowModules = CacheL2

[ Module CacheL2-41 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-41

[ Network NetworkL2L1-41 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-42-0 ]
Arch = x86

Core = 42

Thread = 0

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-1 ]
Arch = x86

Core = 42

Thread = 1

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-2 ]
Arch = x86

Core = 42

Thread = 2

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-3 ]
Arch = x86

Core = 42

Thread = 3

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-4 ]
Arch = x86

Core = 42

Thread = 4

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-5 ]
Arch = x86

Core = 42

Thread = 5

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-6 ]
Arch = x86

Core = 42

Thread = 6

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-7 ]
Arch = x86

Core = 42

Thread = 7

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-8 ]
Arch = x86

Core = 42

Thread = 8

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-9 ]
Arch = x86

Core = 42

Thread = 9

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-10 ]
Arch = x86

Core = 42

Thread = 10

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-11 ]
Arch = x86

Core = 42

Thread = 11

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-12 ]
Arch = x86

Core = 42

Thread = 12

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-13 ]
Arch = x86

Core = 42

Thread = 13

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-14 ]
Arch = x86

Core = 42

Thread = 14

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Entry Core-42-15 ]
Arch = x86

Core = 42

Thread = 15

DataModule = CacheL1-D-42

InstModule = CacheL1-I-42

[ Module CacheL1-I-42 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-42

LowModules = CacheL2

[ Module CacheL1-D-42 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-42

LowModules = CacheL2

[ Module CacheL2-42 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-42

[ Network NetworkL2L1-42 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-43-0 ]
Arch = x86

Core = 43

Thread = 0

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-1 ]
Arch = x86

Core = 43

Thread = 1

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-2 ]
Arch = x86

Core = 43

Thread = 2

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-3 ]
Arch = x86

Core = 43

Thread = 3

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-4 ]
Arch = x86

Core = 43

Thread = 4

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-5 ]
Arch = x86

Core = 43

Thread = 5

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-6 ]
Arch = x86

Core = 43

Thread = 6

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-7 ]
Arch = x86

Core = 43

Thread = 7

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-8 ]
Arch = x86

Core = 43

Thread = 8

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-9 ]
Arch = x86

Core = 43

Thread = 9

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-10 ]
Arch = x86

Core = 43

Thread = 10

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-11 ]
Arch = x86

Core = 43

Thread = 11

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-12 ]
Arch = x86

Core = 43

Thread = 12

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-13 ]
Arch = x86

Core = 43

Thread = 13

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-14 ]
Arch = x86

Core = 43

Thread = 14

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Entry Core-43-15 ]
Arch = x86

Core = 43

Thread = 15

DataModule = CacheL1-D-43

InstModule = CacheL1-I-43

[ Module CacheL1-I-43 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-43

LowModules = CacheL2

[ Module CacheL1-D-43 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-43

LowModules = CacheL2

[ Module CacheL2-43 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-43

[ Network NetworkL2L1-43 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-44-0 ]
Arch = x86

Core = 44

Thread = 0

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-1 ]
Arch = x86

Core = 44

Thread = 1

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-2 ]
Arch = x86

Core = 44

Thread = 2

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-3 ]
Arch = x86

Core = 44

Thread = 3

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-4 ]
Arch = x86

Core = 44

Thread = 4

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-5 ]
Arch = x86

Core = 44

Thread = 5

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-6 ]
Arch = x86

Core = 44

Thread = 6

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-7 ]
Arch = x86

Core = 44

Thread = 7

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-8 ]
Arch = x86

Core = 44

Thread = 8

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-9 ]
Arch = x86

Core = 44

Thread = 9

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-10 ]
Arch = x86

Core = 44

Thread = 10

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-11 ]
Arch = x86

Core = 44

Thread = 11

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-12 ]
Arch = x86

Core = 44

Thread = 12

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-13 ]
Arch = x86

Core = 44

Thread = 13

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-14 ]
Arch = x86

Core = 44

Thread = 14

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Entry Core-44-15 ]
Arch = x86

Core = 44

Thread = 15

DataModule = CacheL1-D-44

InstModule = CacheL1-I-44

[ Module CacheL1-I-44 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-44

LowModules = CacheL2

[ Module CacheL1-D-44 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-44

LowModules = CacheL2

[ Module CacheL2-44 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-44

[ Network NetworkL2L1-44 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-45-0 ]
Arch = x86

Core = 45

Thread = 0

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-1 ]
Arch = x86

Core = 45

Thread = 1

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-2 ]
Arch = x86

Core = 45

Thread = 2

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-3 ]
Arch = x86

Core = 45

Thread = 3

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-4 ]
Arch = x86

Core = 45

Thread = 4

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-5 ]
Arch = x86

Core = 45

Thread = 5

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-6 ]
Arch = x86

Core = 45

Thread = 6

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-7 ]
Arch = x86

Core = 45

Thread = 7

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-8 ]
Arch = x86

Core = 45

Thread = 8

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-9 ]
Arch = x86

Core = 45

Thread = 9

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-10 ]
Arch = x86

Core = 45

Thread = 10

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-11 ]
Arch = x86

Core = 45

Thread = 11

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-12 ]
Arch = x86

Core = 45

Thread = 12

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-13 ]
Arch = x86

Core = 45

Thread = 13

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-14 ]
Arch = x86

Core = 45

Thread = 14

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Entry Core-45-15 ]
Arch = x86

Core = 45

Thread = 15

DataModule = CacheL1-D-45

InstModule = CacheL1-I-45

[ Module CacheL1-I-45 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-45

LowModules = CacheL2

[ Module CacheL1-D-45 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-45

LowModules = CacheL2

[ Module CacheL2-45 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-45

[ Network NetworkL2L1-45 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-46-0 ]
Arch = x86

Core = 46

Thread = 0

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-1 ]
Arch = x86

Core = 46

Thread = 1

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-2 ]
Arch = x86

Core = 46

Thread = 2

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-3 ]
Arch = x86

Core = 46

Thread = 3

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-4 ]
Arch = x86

Core = 46

Thread = 4

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-5 ]
Arch = x86

Core = 46

Thread = 5

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-6 ]
Arch = x86

Core = 46

Thread = 6

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-7 ]
Arch = x86

Core = 46

Thread = 7

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-8 ]
Arch = x86

Core = 46

Thread = 8

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-9 ]
Arch = x86

Core = 46

Thread = 9

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-10 ]
Arch = x86

Core = 46

Thread = 10

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-11 ]
Arch = x86

Core = 46

Thread = 11

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-12 ]
Arch = x86

Core = 46

Thread = 12

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-13 ]
Arch = x86

Core = 46

Thread = 13

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-14 ]
Arch = x86

Core = 46

Thread = 14

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Entry Core-46-15 ]
Arch = x86

Core = 46

Thread = 15

DataModule = CacheL1-D-46

InstModule = CacheL1-I-46

[ Module CacheL1-I-46 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-46

LowModules = CacheL2

[ Module CacheL1-D-46 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-46

LowModules = CacheL2

[ Module CacheL2-46 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-46

[ Network NetworkL2L1-46 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-47-0 ]
Arch = x86

Core = 47

Thread = 0

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-1 ]
Arch = x86

Core = 47

Thread = 1

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-2 ]
Arch = x86

Core = 47

Thread = 2

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-3 ]
Arch = x86

Core = 47

Thread = 3

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-4 ]
Arch = x86

Core = 47

Thread = 4

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-5 ]
Arch = x86

Core = 47

Thread = 5

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-6 ]
Arch = x86

Core = 47

Thread = 6

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-7 ]
Arch = x86

Core = 47

Thread = 7

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-8 ]
Arch = x86

Core = 47

Thread = 8

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-9 ]
Arch = x86

Core = 47

Thread = 9

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-10 ]
Arch = x86

Core = 47

Thread = 10

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-11 ]
Arch = x86

Core = 47

Thread = 11

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-12 ]
Arch = x86

Core = 47

Thread = 12

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-13 ]
Arch = x86

Core = 47

Thread = 13

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-14 ]
Arch = x86

Core = 47

Thread = 14

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Entry Core-47-15 ]
Arch = x86

Core = 47

Thread = 15

DataModule = CacheL1-D-47

InstModule = CacheL1-I-47

[ Module CacheL1-I-47 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-47

LowModules = CacheL2

[ Module CacheL1-D-47 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-47

LowModules = CacheL2

[ Module CacheL2-47 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-47

[ Network NetworkL2L1-47 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-48-0 ]
Arch = x86

Core = 48

Thread = 0

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-1 ]
Arch = x86

Core = 48

Thread = 1

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-2 ]
Arch = x86

Core = 48

Thread = 2

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-3 ]
Arch = x86

Core = 48

Thread = 3

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-4 ]
Arch = x86

Core = 48

Thread = 4

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-5 ]
Arch = x86

Core = 48

Thread = 5

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-6 ]
Arch = x86

Core = 48

Thread = 6

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-7 ]
Arch = x86

Core = 48

Thread = 7

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-8 ]
Arch = x86

Core = 48

Thread = 8

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-9 ]
Arch = x86

Core = 48

Thread = 9

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-10 ]
Arch = x86

Core = 48

Thread = 10

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-11 ]
Arch = x86

Core = 48

Thread = 11

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-12 ]
Arch = x86

Core = 48

Thread = 12

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-13 ]
Arch = x86

Core = 48

Thread = 13

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-14 ]
Arch = x86

Core = 48

Thread = 14

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Entry Core-48-15 ]
Arch = x86

Core = 48

Thread = 15

DataModule = CacheL1-D-48

InstModule = CacheL1-I-48

[ Module CacheL1-I-48 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-48

LowModules = CacheL2

[ Module CacheL1-D-48 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-48

LowModules = CacheL2

[ Module CacheL2-48 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-48

[ Network NetworkL2L1-48 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-49-0 ]
Arch = x86

Core = 49

Thread = 0

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-1 ]
Arch = x86

Core = 49

Thread = 1

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-2 ]
Arch = x86

Core = 49

Thread = 2

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-3 ]
Arch = x86

Core = 49

Thread = 3

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-4 ]
Arch = x86

Core = 49

Thread = 4

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-5 ]
Arch = x86

Core = 49

Thread = 5

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-6 ]
Arch = x86

Core = 49

Thread = 6

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-7 ]
Arch = x86

Core = 49

Thread = 7

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-8 ]
Arch = x86

Core = 49

Thread = 8

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-9 ]
Arch = x86

Core = 49

Thread = 9

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-10 ]
Arch = x86

Core = 49

Thread = 10

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-11 ]
Arch = x86

Core = 49

Thread = 11

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-12 ]
Arch = x86

Core = 49

Thread = 12

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-13 ]
Arch = x86

Core = 49

Thread = 13

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-14 ]
Arch = x86

Core = 49

Thread = 14

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Entry Core-49-15 ]
Arch = x86

Core = 49

Thread = 15

DataModule = CacheL1-D-49

InstModule = CacheL1-I-49

[ Module CacheL1-I-49 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-49

LowModules = CacheL2

[ Module CacheL1-D-49 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-49

LowModules = CacheL2

[ Module CacheL2-49 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-49

[ Network NetworkL2L1-49 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-50-0 ]
Arch = x86

Core = 50

Thread = 0

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-1 ]
Arch = x86

Core = 50

Thread = 1

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-2 ]
Arch = x86

Core = 50

Thread = 2

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-3 ]
Arch = x86

Core = 50

Thread = 3

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-4 ]
Arch = x86

Core = 50

Thread = 4

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-5 ]
Arch = x86

Core = 50

Thread = 5

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-6 ]
Arch = x86

Core = 50

Thread = 6

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-7 ]
Arch = x86

Core = 50

Thread = 7

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-8 ]
Arch = x86

Core = 50

Thread = 8

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-9 ]
Arch = x86

Core = 50

Thread = 9

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-10 ]
Arch = x86

Core = 50

Thread = 10

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-11 ]
Arch = x86

Core = 50

Thread = 11

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-12 ]
Arch = x86

Core = 50

Thread = 12

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-13 ]
Arch = x86

Core = 50

Thread = 13

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-14 ]
Arch = x86

Core = 50

Thread = 14

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Entry Core-50-15 ]
Arch = x86

Core = 50

Thread = 15

DataModule = CacheL1-D-50

InstModule = CacheL1-I-50

[ Module CacheL1-I-50 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-50

LowModules = CacheL2

[ Module CacheL1-D-50 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-50

LowModules = CacheL2

[ Module CacheL2-50 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-50

[ Network NetworkL2L1-50 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-51-0 ]
Arch = x86

Core = 51

Thread = 0

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-1 ]
Arch = x86

Core = 51

Thread = 1

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-2 ]
Arch = x86

Core = 51

Thread = 2

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-3 ]
Arch = x86

Core = 51

Thread = 3

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-4 ]
Arch = x86

Core = 51

Thread = 4

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-5 ]
Arch = x86

Core = 51

Thread = 5

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-6 ]
Arch = x86

Core = 51

Thread = 6

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-7 ]
Arch = x86

Core = 51

Thread = 7

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-8 ]
Arch = x86

Core = 51

Thread = 8

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-9 ]
Arch = x86

Core = 51

Thread = 9

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-10 ]
Arch = x86

Core = 51

Thread = 10

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-11 ]
Arch = x86

Core = 51

Thread = 11

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-12 ]
Arch = x86

Core = 51

Thread = 12

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-13 ]
Arch = x86

Core = 51

Thread = 13

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-14 ]
Arch = x86

Core = 51

Thread = 14

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Entry Core-51-15 ]
Arch = x86

Core = 51

Thread = 15

DataModule = CacheL1-D-51

InstModule = CacheL1-I-51

[ Module CacheL1-I-51 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-51

LowModules = CacheL2

[ Module CacheL1-D-51 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-51

LowModules = CacheL2

[ Module CacheL2-51 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-51

[ Network NetworkL2L1-51 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-52-0 ]
Arch = x86

Core = 52

Thread = 0

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-1 ]
Arch = x86

Core = 52

Thread = 1

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-2 ]
Arch = x86

Core = 52

Thread = 2

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-3 ]
Arch = x86

Core = 52

Thread = 3

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-4 ]
Arch = x86

Core = 52

Thread = 4

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-5 ]
Arch = x86

Core = 52

Thread = 5

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-6 ]
Arch = x86

Core = 52

Thread = 6

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-7 ]
Arch = x86

Core = 52

Thread = 7

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-8 ]
Arch = x86

Core = 52

Thread = 8

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-9 ]
Arch = x86

Core = 52

Thread = 9

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-10 ]
Arch = x86

Core = 52

Thread = 10

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-11 ]
Arch = x86

Core = 52

Thread = 11

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-12 ]
Arch = x86

Core = 52

Thread = 12

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-13 ]
Arch = x86

Core = 52

Thread = 13

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-14 ]
Arch = x86

Core = 52

Thread = 14

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Entry Core-52-15 ]
Arch = x86

Core = 52

Thread = 15

DataModule = CacheL1-D-52

InstModule = CacheL1-I-52

[ Module CacheL1-I-52 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-52

LowModules = CacheL2

[ Module CacheL1-D-52 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-52

LowModules = CacheL2

[ Module CacheL2-52 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-52

[ Network NetworkL2L1-52 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-53-0 ]
Arch = x86

Core = 53

Thread = 0

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-1 ]
Arch = x86

Core = 53

Thread = 1

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-2 ]
Arch = x86

Core = 53

Thread = 2

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-3 ]
Arch = x86

Core = 53

Thread = 3

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-4 ]
Arch = x86

Core = 53

Thread = 4

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-5 ]
Arch = x86

Core = 53

Thread = 5

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-6 ]
Arch = x86

Core = 53

Thread = 6

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-7 ]
Arch = x86

Core = 53

Thread = 7

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-8 ]
Arch = x86

Core = 53

Thread = 8

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-9 ]
Arch = x86

Core = 53

Thread = 9

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-10 ]
Arch = x86

Core = 53

Thread = 10

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-11 ]
Arch = x86

Core = 53

Thread = 11

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-12 ]
Arch = x86

Core = 53

Thread = 12

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-13 ]
Arch = x86

Core = 53

Thread = 13

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-14 ]
Arch = x86

Core = 53

Thread = 14

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Entry Core-53-15 ]
Arch = x86

Core = 53

Thread = 15

DataModule = CacheL1-D-53

InstModule = CacheL1-I-53

[ Module CacheL1-I-53 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-53

LowModules = CacheL2

[ Module CacheL1-D-53 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-53

LowModules = CacheL2

[ Module CacheL2-53 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-53

[ Network NetworkL2L1-53 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-54-0 ]
Arch = x86

Core = 54

Thread = 0

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-1 ]
Arch = x86

Core = 54

Thread = 1

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-2 ]
Arch = x86

Core = 54

Thread = 2

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-3 ]
Arch = x86

Core = 54

Thread = 3

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-4 ]
Arch = x86

Core = 54

Thread = 4

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-5 ]
Arch = x86

Core = 54

Thread = 5

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-6 ]
Arch = x86

Core = 54

Thread = 6

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-7 ]
Arch = x86

Core = 54

Thread = 7

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-8 ]
Arch = x86

Core = 54

Thread = 8

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-9 ]
Arch = x86

Core = 54

Thread = 9

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-10 ]
Arch = x86

Core = 54

Thread = 10

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-11 ]
Arch = x86

Core = 54

Thread = 11

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-12 ]
Arch = x86

Core = 54

Thread = 12

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-13 ]
Arch = x86

Core = 54

Thread = 13

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-14 ]
Arch = x86

Core = 54

Thread = 14

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Entry Core-54-15 ]
Arch = x86

Core = 54

Thread = 15

DataModule = CacheL1-D-54

InstModule = CacheL1-I-54

[ Module CacheL1-I-54 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-54

LowModules = CacheL2

[ Module CacheL1-D-54 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-54

LowModules = CacheL2

[ Module CacheL2-54 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-54

[ Network NetworkL2L1-54 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-55-0 ]
Arch = x86

Core = 55

Thread = 0

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-1 ]
Arch = x86

Core = 55

Thread = 1

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-2 ]
Arch = x86

Core = 55

Thread = 2

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-3 ]
Arch = x86

Core = 55

Thread = 3

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-4 ]
Arch = x86

Core = 55

Thread = 4

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-5 ]
Arch = x86

Core = 55

Thread = 5

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-6 ]
Arch = x86

Core = 55

Thread = 6

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-7 ]
Arch = x86

Core = 55

Thread = 7

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-8 ]
Arch = x86

Core = 55

Thread = 8

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-9 ]
Arch = x86

Core = 55

Thread = 9

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-10 ]
Arch = x86

Core = 55

Thread = 10

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-11 ]
Arch = x86

Core = 55

Thread = 11

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-12 ]
Arch = x86

Core = 55

Thread = 12

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-13 ]
Arch = x86

Core = 55

Thread = 13

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-14 ]
Arch = x86

Core = 55

Thread = 14

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Entry Core-55-15 ]
Arch = x86

Core = 55

Thread = 15

DataModule = CacheL1-D-55

InstModule = CacheL1-I-55

[ Module CacheL1-I-55 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-55

LowModules = CacheL2

[ Module CacheL1-D-55 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-55

LowModules = CacheL2

[ Module CacheL2-55 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-55

[ Network NetworkL2L1-55 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-56-0 ]
Arch = x86

Core = 56

Thread = 0

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-1 ]
Arch = x86

Core = 56

Thread = 1

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-2 ]
Arch = x86

Core = 56

Thread = 2

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-3 ]
Arch = x86

Core = 56

Thread = 3

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-4 ]
Arch = x86

Core = 56

Thread = 4

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-5 ]
Arch = x86

Core = 56

Thread = 5

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-6 ]
Arch = x86

Core = 56

Thread = 6

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-7 ]
Arch = x86

Core = 56

Thread = 7

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-8 ]
Arch = x86

Core = 56

Thread = 8

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-9 ]
Arch = x86

Core = 56

Thread = 9

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-10 ]
Arch = x86

Core = 56

Thread = 10

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-11 ]
Arch = x86

Core = 56

Thread = 11

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-12 ]
Arch = x86

Core = 56

Thread = 12

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-13 ]
Arch = x86

Core = 56

Thread = 13

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-14 ]
Arch = x86

Core = 56

Thread = 14

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Entry Core-56-15 ]
Arch = x86

Core = 56

Thread = 15

DataModule = CacheL1-D-56

InstModule = CacheL1-I-56

[ Module CacheL1-I-56 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-56

LowModules = CacheL2

[ Module CacheL1-D-56 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-56

LowModules = CacheL2

[ Module CacheL2-56 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-56

[ Network NetworkL2L1-56 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-57-0 ]
Arch = x86

Core = 57

Thread = 0

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-1 ]
Arch = x86

Core = 57

Thread = 1

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-2 ]
Arch = x86

Core = 57

Thread = 2

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-3 ]
Arch = x86

Core = 57

Thread = 3

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-4 ]
Arch = x86

Core = 57

Thread = 4

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-5 ]
Arch = x86

Core = 57

Thread = 5

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-6 ]
Arch = x86

Core = 57

Thread = 6

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-7 ]
Arch = x86

Core = 57

Thread = 7

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-8 ]
Arch = x86

Core = 57

Thread = 8

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-9 ]
Arch = x86

Core = 57

Thread = 9

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-10 ]
Arch = x86

Core = 57

Thread = 10

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-11 ]
Arch = x86

Core = 57

Thread = 11

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-12 ]
Arch = x86

Core = 57

Thread = 12

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-13 ]
Arch = x86

Core = 57

Thread = 13

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-14 ]
Arch = x86

Core = 57

Thread = 14

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Entry Core-57-15 ]
Arch = x86

Core = 57

Thread = 15

DataModule = CacheL1-D-57

InstModule = CacheL1-I-57

[ Module CacheL1-I-57 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-57

LowModules = CacheL2

[ Module CacheL1-D-57 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-57

LowModules = CacheL2

[ Module CacheL2-57 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-57

[ Network NetworkL2L1-57 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-58-0 ]
Arch = x86

Core = 58

Thread = 0

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-1 ]
Arch = x86

Core = 58

Thread = 1

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-2 ]
Arch = x86

Core = 58

Thread = 2

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-3 ]
Arch = x86

Core = 58

Thread = 3

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-4 ]
Arch = x86

Core = 58

Thread = 4

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-5 ]
Arch = x86

Core = 58

Thread = 5

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-6 ]
Arch = x86

Core = 58

Thread = 6

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-7 ]
Arch = x86

Core = 58

Thread = 7

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-8 ]
Arch = x86

Core = 58

Thread = 8

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-9 ]
Arch = x86

Core = 58

Thread = 9

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-10 ]
Arch = x86

Core = 58

Thread = 10

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-11 ]
Arch = x86

Core = 58

Thread = 11

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-12 ]
Arch = x86

Core = 58

Thread = 12

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-13 ]
Arch = x86

Core = 58

Thread = 13

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-14 ]
Arch = x86

Core = 58

Thread = 14

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Entry Core-58-15 ]
Arch = x86

Core = 58

Thread = 15

DataModule = CacheL1-D-58

InstModule = CacheL1-I-58

[ Module CacheL1-I-58 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-58

LowModules = CacheL2

[ Module CacheL1-D-58 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-58

LowModules = CacheL2

[ Module CacheL2-58 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-58

[ Network NetworkL2L1-58 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-59-0 ]
Arch = x86

Core = 59

Thread = 0

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-1 ]
Arch = x86

Core = 59

Thread = 1

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-2 ]
Arch = x86

Core = 59

Thread = 2

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-3 ]
Arch = x86

Core = 59

Thread = 3

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-4 ]
Arch = x86

Core = 59

Thread = 4

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-5 ]
Arch = x86

Core = 59

Thread = 5

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-6 ]
Arch = x86

Core = 59

Thread = 6

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-7 ]
Arch = x86

Core = 59

Thread = 7

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-8 ]
Arch = x86

Core = 59

Thread = 8

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-9 ]
Arch = x86

Core = 59

Thread = 9

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-10 ]
Arch = x86

Core = 59

Thread = 10

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-11 ]
Arch = x86

Core = 59

Thread = 11

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-12 ]
Arch = x86

Core = 59

Thread = 12

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-13 ]
Arch = x86

Core = 59

Thread = 13

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-14 ]
Arch = x86

Core = 59

Thread = 14

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Entry Core-59-15 ]
Arch = x86

Core = 59

Thread = 15

DataModule = CacheL1-D-59

InstModule = CacheL1-I-59

[ Module CacheL1-I-59 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-59

LowModules = CacheL2

[ Module CacheL1-D-59 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-59

LowModules = CacheL2

[ Module CacheL2-59 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-59

[ Network NetworkL2L1-59 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-60-0 ]
Arch = x86

Core = 60

Thread = 0

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-1 ]
Arch = x86

Core = 60

Thread = 1

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-2 ]
Arch = x86

Core = 60

Thread = 2

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-3 ]
Arch = x86

Core = 60

Thread = 3

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-4 ]
Arch = x86

Core = 60

Thread = 4

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-5 ]
Arch = x86

Core = 60

Thread = 5

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-6 ]
Arch = x86

Core = 60

Thread = 6

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-7 ]
Arch = x86

Core = 60

Thread = 7

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-8 ]
Arch = x86

Core = 60

Thread = 8

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-9 ]
Arch = x86

Core = 60

Thread = 9

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-10 ]
Arch = x86

Core = 60

Thread = 10

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-11 ]
Arch = x86

Core = 60

Thread = 11

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-12 ]
Arch = x86

Core = 60

Thread = 12

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-13 ]
Arch = x86

Core = 60

Thread = 13

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-14 ]
Arch = x86

Core = 60

Thread = 14

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Entry Core-60-15 ]
Arch = x86

Core = 60

Thread = 15

DataModule = CacheL1-D-60

InstModule = CacheL1-I-60

[ Module CacheL1-I-60 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-60

LowModules = CacheL2

[ Module CacheL1-D-60 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-60

LowModules = CacheL2

[ Module CacheL2-60 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-60

[ Network NetworkL2L1-60 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-61-0 ]
Arch = x86

Core = 61

Thread = 0

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-1 ]
Arch = x86

Core = 61

Thread = 1

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-2 ]
Arch = x86

Core = 61

Thread = 2

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-3 ]
Arch = x86

Core = 61

Thread = 3

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-4 ]
Arch = x86

Core = 61

Thread = 4

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-5 ]
Arch = x86

Core = 61

Thread = 5

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-6 ]
Arch = x86

Core = 61

Thread = 6

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-7 ]
Arch = x86

Core = 61

Thread = 7

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-8 ]
Arch = x86

Core = 61

Thread = 8

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-9 ]
Arch = x86

Core = 61

Thread = 9

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-10 ]
Arch = x86

Core = 61

Thread = 10

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-11 ]
Arch = x86

Core = 61

Thread = 11

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-12 ]
Arch = x86

Core = 61

Thread = 12

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-13 ]
Arch = x86

Core = 61

Thread = 13

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-14 ]
Arch = x86

Core = 61

Thread = 14

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Entry Core-61-15 ]
Arch = x86

Core = 61

Thread = 15

DataModule = CacheL1-D-61

InstModule = CacheL1-I-61

[ Module CacheL1-I-61 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-61

LowModules = CacheL2

[ Module CacheL1-D-61 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-61

LowModules = CacheL2

[ Module CacheL2-61 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-61

[ Network NetworkL2L1-61 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-62-0 ]
Arch = x86

Core = 62

Thread = 0

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-1 ]
Arch = x86

Core = 62

Thread = 1

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-2 ]
Arch = x86

Core = 62

Thread = 2

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-3 ]
Arch = x86

Core = 62

Thread = 3

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-4 ]
Arch = x86

Core = 62

Thread = 4

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-5 ]
Arch = x86

Core = 62

Thread = 5

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-6 ]
Arch = x86

Core = 62

Thread = 6

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-7 ]
Arch = x86

Core = 62

Thread = 7

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-8 ]
Arch = x86

Core = 62

Thread = 8

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-9 ]
Arch = x86

Core = 62

Thread = 9

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-10 ]
Arch = x86

Core = 62

Thread = 10

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-11 ]
Arch = x86

Core = 62

Thread = 11

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-12 ]
Arch = x86

Core = 62

Thread = 12

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-13 ]
Arch = x86

Core = 62

Thread = 13

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-14 ]
Arch = x86

Core = 62

Thread = 14

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Entry Core-62-15 ]
Arch = x86

Core = 62

Thread = 15

DataModule = CacheL1-D-62

InstModule = CacheL1-I-62

[ Module CacheL1-I-62 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-62

LowModules = CacheL2

[ Module CacheL1-D-62 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-62

LowModules = CacheL2

[ Module CacheL2-62 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-62

[ Network NetworkL2L1-62 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-63-0 ]
Arch = x86

Core = 63

Thread = 0

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-1 ]
Arch = x86

Core = 63

Thread = 1

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-2 ]
Arch = x86

Core = 63

Thread = 2

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-3 ]
Arch = x86

Core = 63

Thread = 3

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-4 ]
Arch = x86

Core = 63

Thread = 4

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-5 ]
Arch = x86

Core = 63

Thread = 5

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-6 ]
Arch = x86

Core = 63

Thread = 6

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-7 ]
Arch = x86

Core = 63

Thread = 7

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-8 ]
Arch = x86

Core = 63

Thread = 8

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-9 ]
Arch = x86

Core = 63

Thread = 9

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-10 ]
Arch = x86

Core = 63

Thread = 10

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-11 ]
Arch = x86

Core = 63

Thread = 11

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-12 ]
Arch = x86

Core = 63

Thread = 12

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-13 ]
Arch = x86

Core = 63

Thread = 13

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-14 ]
Arch = x86

Core = 63

Thread = 14

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Entry Core-63-15 ]
Arch = x86

Core = 63

Thread = 15

DataModule = CacheL1-D-63

InstModule = CacheL1-I-63

[ Module CacheL1-I-63 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-63

LowModules = CacheL2

[ Module CacheL1-D-63 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-63

LowModules = CacheL2

[ Module CacheL2-63 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-63

[ Network NetworkL2L1-63 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-64-0 ]
Arch = x86

Core = 64

Thread = 0

DataModule = CacheL1-D-64

InstModule = CacheL1-I-64

[ Entry Core-64-1 ]
Arch = x86

Core = 64

Thread = 1

DataModule = CacheL1-D-64

InstModule = CacheL1-I-64

[ Entry Core-64-2 ]
Arch = x86

Core = 64

Thread = 2

DataModule = CacheL1-D-64

InstModule = CacheL1-I-64

[ Entry Core-64-3 ]
Arch = x86

Core = 64

Thread = 3

DataModule = CacheL1-D-64

InstModule = CacheL1-I-64

[ Entry Core-64-4 ]
Arch = x86

Core = 64

Thread = 4

DataModule = CacheL1-D-64

InstModule = CacheL1-I-64

[ Entry Core-64-5 ]
Arch = x86

Core = 64

Thread = 5

DataModule = CacheL1-D-64

InstModule = CacheL1-I-64

[ Entry Core-64-6 ]
Arch = x86

Core = 64

Thread = 6

DataModule = CacheL1-D-64

InstModule = CacheL1-I-64

[ Entry Core-64-7 ]
Arch = x86

Core = 64

Thread = 7

DataModule = CacheL1-D-64

InstModule = CacheL1-I-64

[ Entry Core-64-8 ]
Arch = x86

Core = 64

Thread = 8

DataModule = CacheL1-D-64

InstModule = CacheL1-I-64

[ Entry Core-64-9 ]
Arch = x86

Core = 64

Thread = 9

DataModule = CacheL1-D-64

InstModule = CacheL1-I-64

[ Entry Core-64-10 ]
Arch = x86

Core = 64

Thread = 10

DataModule = CacheL1-D-64

InstModule = CacheL1-I-64

[ Entry Core-64-11 ]
Arch = x86

Core = 64

Thread = 11

DataModule = CacheL1-D-64

InstModule = CacheL1-I-64

[ Entry Core-64-12 ]
Arch = x86

Core = 64

Thread = 12

DataModule = CacheL1-D-64

InstModule = CacheL1-I-64

[ Entry Core-64-13 ]
Arch = x86

Core = 64

Thread = 13

DataModule = CacheL1-D-64

InstModule = CacheL1-I-64

[ Entry Core-64-14 ]
Arch = x86

Core = 64

Thread = 14

DataModule = CacheL1-D-64

InstModule = CacheL1-I-64

[ Entry Core-64-15 ]
Arch = x86

Core = 64

Thread = 15

DataModule = CacheL1-D-64

InstModule = CacheL1-I-64

[ Module CacheL1-I-64 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-64

LowModules = CacheL2

[ Module CacheL1-D-64 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-64

LowModules = CacheL2

[ Module CacheL2-64 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-64

[ Network NetworkL2L1-64 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-65-0 ]
Arch = x86

Core = 65

Thread = 0

DataModule = CacheL1-D-65

InstModule = CacheL1-I-65

[ Entry Core-65-1 ]
Arch = x86

Core = 65

Thread = 1

DataModule = CacheL1-D-65

InstModule = CacheL1-I-65

[ Entry Core-65-2 ]
Arch = x86

Core = 65

Thread = 2

DataModule = CacheL1-D-65

InstModule = CacheL1-I-65

[ Entry Core-65-3 ]
Arch = x86

Core = 65

Thread = 3

DataModule = CacheL1-D-65

InstModule = CacheL1-I-65

[ Entry Core-65-4 ]
Arch = x86

Core = 65

Thread = 4

DataModule = CacheL1-D-65

InstModule = CacheL1-I-65

[ Entry Core-65-5 ]
Arch = x86

Core = 65

Thread = 5

DataModule = CacheL1-D-65

InstModule = CacheL1-I-65

[ Entry Core-65-6 ]
Arch = x86

Core = 65

Thread = 6

DataModule = CacheL1-D-65

InstModule = CacheL1-I-65

[ Entry Core-65-7 ]
Arch = x86

Core = 65

Thread = 7

DataModule = CacheL1-D-65

InstModule = CacheL1-I-65

[ Entry Core-65-8 ]
Arch = x86

Core = 65

Thread = 8

DataModule = CacheL1-D-65

InstModule = CacheL1-I-65

[ Entry Core-65-9 ]
Arch = x86

Core = 65

Thread = 9

DataModule = CacheL1-D-65

InstModule = CacheL1-I-65

[ Entry Core-65-10 ]
Arch = x86

Core = 65

Thread = 10

DataModule = CacheL1-D-65

InstModule = CacheL1-I-65

[ Entry Core-65-11 ]
Arch = x86

Core = 65

Thread = 11

DataModule = CacheL1-D-65

InstModule = CacheL1-I-65

[ Entry Core-65-12 ]
Arch = x86

Core = 65

Thread = 12

DataModule = CacheL1-D-65

InstModule = CacheL1-I-65

[ Entry Core-65-13 ]
Arch = x86

Core = 65

Thread = 13

DataModule = CacheL1-D-65

InstModule = CacheL1-I-65

[ Entry Core-65-14 ]
Arch = x86

Core = 65

Thread = 14

DataModule = CacheL1-D-65

InstModule = CacheL1-I-65

[ Entry Core-65-15 ]
Arch = x86

Core = 65

Thread = 15

DataModule = CacheL1-D-65

InstModule = CacheL1-I-65

[ Module CacheL1-I-65 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-65

LowModules = CacheL2

[ Module CacheL1-D-65 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-65

LowModules = CacheL2

[ Module CacheL2-65 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-65

[ Network NetworkL2L1-65 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-66-0 ]
Arch = x86

Core = 66

Thread = 0

DataModule = CacheL1-D-66

InstModule = CacheL1-I-66

[ Entry Core-66-1 ]
Arch = x86

Core = 66

Thread = 1

DataModule = CacheL1-D-66

InstModule = CacheL1-I-66

[ Entry Core-66-2 ]
Arch = x86

Core = 66

Thread = 2

DataModule = CacheL1-D-66

InstModule = CacheL1-I-66

[ Entry Core-66-3 ]
Arch = x86

Core = 66

Thread = 3

DataModule = CacheL1-D-66

InstModule = CacheL1-I-66

[ Entry Core-66-4 ]
Arch = x86

Core = 66

Thread = 4

DataModule = CacheL1-D-66

InstModule = CacheL1-I-66

[ Entry Core-66-5 ]
Arch = x86

Core = 66

Thread = 5

DataModule = CacheL1-D-66

InstModule = CacheL1-I-66

[ Entry Core-66-6 ]
Arch = x86

Core = 66

Thread = 6

DataModule = CacheL1-D-66

InstModule = CacheL1-I-66

[ Entry Core-66-7 ]
Arch = x86

Core = 66

Thread = 7

DataModule = CacheL1-D-66

InstModule = CacheL1-I-66

[ Entry Core-66-8 ]
Arch = x86

Core = 66

Thread = 8

DataModule = CacheL1-D-66

InstModule = CacheL1-I-66

[ Entry Core-66-9 ]
Arch = x86

Core = 66

Thread = 9

DataModule = CacheL1-D-66

InstModule = CacheL1-I-66

[ Entry Core-66-10 ]
Arch = x86

Core = 66

Thread = 10

DataModule = CacheL1-D-66

InstModule = CacheL1-I-66

[ Entry Core-66-11 ]
Arch = x86

Core = 66

Thread = 11

DataModule = CacheL1-D-66

InstModule = CacheL1-I-66

[ Entry Core-66-12 ]
Arch = x86

Core = 66

Thread = 12

DataModule = CacheL1-D-66

InstModule = CacheL1-I-66

[ Entry Core-66-13 ]
Arch = x86

Core = 66

Thread = 13

DataModule = CacheL1-D-66

InstModule = CacheL1-I-66

[ Entry Core-66-14 ]
Arch = x86

Core = 66

Thread = 14

DataModule = CacheL1-D-66

InstModule = CacheL1-I-66

[ Entry Core-66-15 ]
Arch = x86

Core = 66

Thread = 15

DataModule = CacheL1-D-66

InstModule = CacheL1-I-66

[ Module CacheL1-I-66 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-66

LowModules = CacheL2

[ Module CacheL1-D-66 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-66

LowModules = CacheL2

[ Module CacheL2-66 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-66

[ Network NetworkL2L1-66 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-67-0 ]
Arch = x86

Core = 67

Thread = 0

DataModule = CacheL1-D-67

InstModule = CacheL1-I-67

[ Entry Core-67-1 ]
Arch = x86

Core = 67

Thread = 1

DataModule = CacheL1-D-67

InstModule = CacheL1-I-67

[ Entry Core-67-2 ]
Arch = x86

Core = 67

Thread = 2

DataModule = CacheL1-D-67

InstModule = CacheL1-I-67

[ Entry Core-67-3 ]
Arch = x86

Core = 67

Thread = 3

DataModule = CacheL1-D-67

InstModule = CacheL1-I-67

[ Entry Core-67-4 ]
Arch = x86

Core = 67

Thread = 4

DataModule = CacheL1-D-67

InstModule = CacheL1-I-67

[ Entry Core-67-5 ]
Arch = x86

Core = 67

Thread = 5

DataModule = CacheL1-D-67

InstModule = CacheL1-I-67

[ Entry Core-67-6 ]
Arch = x86

Core = 67

Thread = 6

DataModule = CacheL1-D-67

InstModule = CacheL1-I-67

[ Entry Core-67-7 ]
Arch = x86

Core = 67

Thread = 7

DataModule = CacheL1-D-67

InstModule = CacheL1-I-67

[ Entry Core-67-8 ]
Arch = x86

Core = 67

Thread = 8

DataModule = CacheL1-D-67

InstModule = CacheL1-I-67

[ Entry Core-67-9 ]
Arch = x86

Core = 67

Thread = 9

DataModule = CacheL1-D-67

InstModule = CacheL1-I-67

[ Entry Core-67-10 ]
Arch = x86

Core = 67

Thread = 10

DataModule = CacheL1-D-67

InstModule = CacheL1-I-67

[ Entry Core-67-11 ]
Arch = x86

Core = 67

Thread = 11

DataModule = CacheL1-D-67

InstModule = CacheL1-I-67

[ Entry Core-67-12 ]
Arch = x86

Core = 67

Thread = 12

DataModule = CacheL1-D-67

InstModule = CacheL1-I-67

[ Entry Core-67-13 ]
Arch = x86

Core = 67

Thread = 13

DataModule = CacheL1-D-67

InstModule = CacheL1-I-67

[ Entry Core-67-14 ]
Arch = x86

Core = 67

Thread = 14

DataModule = CacheL1-D-67

InstModule = CacheL1-I-67

[ Entry Core-67-15 ]
Arch = x86

Core = 67

Thread = 15

DataModule = CacheL1-D-67

InstModule = CacheL1-I-67

[ Module CacheL1-I-67 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-67

LowModules = CacheL2

[ Module CacheL1-D-67 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-67

LowModules = CacheL2

[ Module CacheL2-67 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-67

[ Network NetworkL2L1-67 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-68-0 ]
Arch = x86

Core = 68

Thread = 0

DataModule = CacheL1-D-68

InstModule = CacheL1-I-68

[ Entry Core-68-1 ]
Arch = x86

Core = 68

Thread = 1

DataModule = CacheL1-D-68

InstModule = CacheL1-I-68

[ Entry Core-68-2 ]
Arch = x86

Core = 68

Thread = 2

DataModule = CacheL1-D-68

InstModule = CacheL1-I-68

[ Entry Core-68-3 ]
Arch = x86

Core = 68

Thread = 3

DataModule = CacheL1-D-68

InstModule = CacheL1-I-68

[ Entry Core-68-4 ]
Arch = x86

Core = 68

Thread = 4

DataModule = CacheL1-D-68

InstModule = CacheL1-I-68

[ Entry Core-68-5 ]
Arch = x86

Core = 68

Thread = 5

DataModule = CacheL1-D-68

InstModule = CacheL1-I-68

[ Entry Core-68-6 ]
Arch = x86

Core = 68

Thread = 6

DataModule = CacheL1-D-68

InstModule = CacheL1-I-68

[ Entry Core-68-7 ]
Arch = x86

Core = 68

Thread = 7

DataModule = CacheL1-D-68

InstModule = CacheL1-I-68

[ Entry Core-68-8 ]
Arch = x86

Core = 68

Thread = 8

DataModule = CacheL1-D-68

InstModule = CacheL1-I-68

[ Entry Core-68-9 ]
Arch = x86

Core = 68

Thread = 9

DataModule = CacheL1-D-68

InstModule = CacheL1-I-68

[ Entry Core-68-10 ]
Arch = x86

Core = 68

Thread = 10

DataModule = CacheL1-D-68

InstModule = CacheL1-I-68

[ Entry Core-68-11 ]
Arch = x86

Core = 68

Thread = 11

DataModule = CacheL1-D-68

InstModule = CacheL1-I-68

[ Entry Core-68-12 ]
Arch = x86

Core = 68

Thread = 12

DataModule = CacheL1-D-68

InstModule = CacheL1-I-68

[ Entry Core-68-13 ]
Arch = x86

Core = 68

Thread = 13

DataModule = CacheL1-D-68

InstModule = CacheL1-I-68

[ Entry Core-68-14 ]
Arch = x86

Core = 68

Thread = 14

DataModule = CacheL1-D-68

InstModule = CacheL1-I-68

[ Entry Core-68-15 ]
Arch = x86

Core = 68

Thread = 15

DataModule = CacheL1-D-68

InstModule = CacheL1-I-68

[ Module CacheL1-I-68 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-68

LowModules = CacheL2

[ Module CacheL1-D-68 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-68

LowModules = CacheL2

[ Module CacheL2-68 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-68

[ Network NetworkL2L1-68 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-69-0 ]
Arch = x86

Core = 69

Thread = 0

DataModule = CacheL1-D-69

InstModule = CacheL1-I-69

[ Entry Core-69-1 ]
Arch = x86

Core = 69

Thread = 1

DataModule = CacheL1-D-69

InstModule = CacheL1-I-69

[ Entry Core-69-2 ]
Arch = x86

Core = 69

Thread = 2

DataModule = CacheL1-D-69

InstModule = CacheL1-I-69

[ Entry Core-69-3 ]
Arch = x86

Core = 69

Thread = 3

DataModule = CacheL1-D-69

InstModule = CacheL1-I-69

[ Entry Core-69-4 ]
Arch = x86

Core = 69

Thread = 4

DataModule = CacheL1-D-69

InstModule = CacheL1-I-69

[ Entry Core-69-5 ]
Arch = x86

Core = 69

Thread = 5

DataModule = CacheL1-D-69

InstModule = CacheL1-I-69

[ Entry Core-69-6 ]
Arch = x86

Core = 69

Thread = 6

DataModule = CacheL1-D-69

InstModule = CacheL1-I-69

[ Entry Core-69-7 ]
Arch = x86

Core = 69

Thread = 7

DataModule = CacheL1-D-69

InstModule = CacheL1-I-69

[ Entry Core-69-8 ]
Arch = x86

Core = 69

Thread = 8

DataModule = CacheL1-D-69

InstModule = CacheL1-I-69

[ Entry Core-69-9 ]
Arch = x86

Core = 69

Thread = 9

DataModule = CacheL1-D-69

InstModule = CacheL1-I-69

[ Entry Core-69-10 ]
Arch = x86

Core = 69

Thread = 10

DataModule = CacheL1-D-69

InstModule = CacheL1-I-69

[ Entry Core-69-11 ]
Arch = x86

Core = 69

Thread = 11

DataModule = CacheL1-D-69

InstModule = CacheL1-I-69

[ Entry Core-69-12 ]
Arch = x86

Core = 69

Thread = 12

DataModule = CacheL1-D-69

InstModule = CacheL1-I-69

[ Entry Core-69-13 ]
Arch = x86

Core = 69

Thread = 13

DataModule = CacheL1-D-69

InstModule = CacheL1-I-69

[ Entry Core-69-14 ]
Arch = x86

Core = 69

Thread = 14

DataModule = CacheL1-D-69

InstModule = CacheL1-I-69

[ Entry Core-69-15 ]
Arch = x86

Core = 69

Thread = 15

DataModule = CacheL1-D-69

InstModule = CacheL1-I-69

[ Module CacheL1-I-69 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-69

LowModules = CacheL2

[ Module CacheL1-D-69 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-69

LowModules = CacheL2

[ Module CacheL2-69 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-69

[ Network NetworkL2L1-69 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-70-0 ]
Arch = x86

Core = 70

Thread = 0

DataModule = CacheL1-D-70

InstModule = CacheL1-I-70

[ Entry Core-70-1 ]
Arch = x86

Core = 70

Thread = 1

DataModule = CacheL1-D-70

InstModule = CacheL1-I-70

[ Entry Core-70-2 ]
Arch = x86

Core = 70

Thread = 2

DataModule = CacheL1-D-70

InstModule = CacheL1-I-70

[ Entry Core-70-3 ]
Arch = x86

Core = 70

Thread = 3

DataModule = CacheL1-D-70

InstModule = CacheL1-I-70

[ Entry Core-70-4 ]
Arch = x86

Core = 70

Thread = 4

DataModule = CacheL1-D-70

InstModule = CacheL1-I-70

[ Entry Core-70-5 ]
Arch = x86

Core = 70

Thread = 5

DataModule = CacheL1-D-70

InstModule = CacheL1-I-70

[ Entry Core-70-6 ]
Arch = x86

Core = 70

Thread = 6

DataModule = CacheL1-D-70

InstModule = CacheL1-I-70

[ Entry Core-70-7 ]
Arch = x86

Core = 70

Thread = 7

DataModule = CacheL1-D-70

InstModule = CacheL1-I-70

[ Entry Core-70-8 ]
Arch = x86

Core = 70

Thread = 8

DataModule = CacheL1-D-70

InstModule = CacheL1-I-70

[ Entry Core-70-9 ]
Arch = x86

Core = 70

Thread = 9

DataModule = CacheL1-D-70

InstModule = CacheL1-I-70

[ Entry Core-70-10 ]
Arch = x86

Core = 70

Thread = 10

DataModule = CacheL1-D-70

InstModule = CacheL1-I-70

[ Entry Core-70-11 ]
Arch = x86

Core = 70

Thread = 11

DataModule = CacheL1-D-70

InstModule = CacheL1-I-70

[ Entry Core-70-12 ]
Arch = x86

Core = 70

Thread = 12

DataModule = CacheL1-D-70

InstModule = CacheL1-I-70

[ Entry Core-70-13 ]
Arch = x86

Core = 70

Thread = 13

DataModule = CacheL1-D-70

InstModule = CacheL1-I-70

[ Entry Core-70-14 ]
Arch = x86

Core = 70

Thread = 14

DataModule = CacheL1-D-70

InstModule = CacheL1-I-70

[ Entry Core-70-15 ]
Arch = x86

Core = 70

Thread = 15

DataModule = CacheL1-D-70

InstModule = CacheL1-I-70

[ Module CacheL1-I-70 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-70

LowModules = CacheL2

[ Module CacheL1-D-70 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-70

LowModules = CacheL2

[ Module CacheL2-70 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-70

[ Network NetworkL2L1-70 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-71-0 ]
Arch = x86

Core = 71

Thread = 0

DataModule = CacheL1-D-71

InstModule = CacheL1-I-71

[ Entry Core-71-1 ]
Arch = x86

Core = 71

Thread = 1

DataModule = CacheL1-D-71

InstModule = CacheL1-I-71

[ Entry Core-71-2 ]
Arch = x86

Core = 71

Thread = 2

DataModule = CacheL1-D-71

InstModule = CacheL1-I-71

[ Entry Core-71-3 ]
Arch = x86

Core = 71

Thread = 3

DataModule = CacheL1-D-71

InstModule = CacheL1-I-71

[ Entry Core-71-4 ]
Arch = x86

Core = 71

Thread = 4

DataModule = CacheL1-D-71

InstModule = CacheL1-I-71

[ Entry Core-71-5 ]
Arch = x86

Core = 71

Thread = 5

DataModule = CacheL1-D-71

InstModule = CacheL1-I-71

[ Entry Core-71-6 ]
Arch = x86

Core = 71

Thread = 6

DataModule = CacheL1-D-71

InstModule = CacheL1-I-71

[ Entry Core-71-7 ]
Arch = x86

Core = 71

Thread = 7

DataModule = CacheL1-D-71

InstModule = CacheL1-I-71

[ Entry Core-71-8 ]
Arch = x86

Core = 71

Thread = 8

DataModule = CacheL1-D-71

InstModule = CacheL1-I-71

[ Entry Core-71-9 ]
Arch = x86

Core = 71

Thread = 9

DataModule = CacheL1-D-71

InstModule = CacheL1-I-71

[ Entry Core-71-10 ]
Arch = x86

Core = 71

Thread = 10

DataModule = CacheL1-D-71

InstModule = CacheL1-I-71

[ Entry Core-71-11 ]
Arch = x86

Core = 71

Thread = 11

DataModule = CacheL1-D-71

InstModule = CacheL1-I-71

[ Entry Core-71-12 ]
Arch = x86

Core = 71

Thread = 12

DataModule = CacheL1-D-71

InstModule = CacheL1-I-71

[ Entry Core-71-13 ]
Arch = x86

Core = 71

Thread = 13

DataModule = CacheL1-D-71

InstModule = CacheL1-I-71

[ Entry Core-71-14 ]
Arch = x86

Core = 71

Thread = 14

DataModule = CacheL1-D-71

InstModule = CacheL1-I-71

[ Entry Core-71-15 ]
Arch = x86

Core = 71

Thread = 15

DataModule = CacheL1-D-71

InstModule = CacheL1-I-71

[ Module CacheL1-I-71 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-71

LowModules = CacheL2

[ Module CacheL1-D-71 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-71

LowModules = CacheL2

[ Module CacheL2-71 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-71

[ Network NetworkL2L1-71 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-72-0 ]
Arch = x86

Core = 72

Thread = 0

DataModule = CacheL1-D-72

InstModule = CacheL1-I-72

[ Entry Core-72-1 ]
Arch = x86

Core = 72

Thread = 1

DataModule = CacheL1-D-72

InstModule = CacheL1-I-72

[ Entry Core-72-2 ]
Arch = x86

Core = 72

Thread = 2

DataModule = CacheL1-D-72

InstModule = CacheL1-I-72

[ Entry Core-72-3 ]
Arch = x86

Core = 72

Thread = 3

DataModule = CacheL1-D-72

InstModule = CacheL1-I-72

[ Entry Core-72-4 ]
Arch = x86

Core = 72

Thread = 4

DataModule = CacheL1-D-72

InstModule = CacheL1-I-72

[ Entry Core-72-5 ]
Arch = x86

Core = 72

Thread = 5

DataModule = CacheL1-D-72

InstModule = CacheL1-I-72

[ Entry Core-72-6 ]
Arch = x86

Core = 72

Thread = 6

DataModule = CacheL1-D-72

InstModule = CacheL1-I-72

[ Entry Core-72-7 ]
Arch = x86

Core = 72

Thread = 7

DataModule = CacheL1-D-72

InstModule = CacheL1-I-72

[ Entry Core-72-8 ]
Arch = x86

Core = 72

Thread = 8

DataModule = CacheL1-D-72

InstModule = CacheL1-I-72

[ Entry Core-72-9 ]
Arch = x86

Core = 72

Thread = 9

DataModule = CacheL1-D-72

InstModule = CacheL1-I-72

[ Entry Core-72-10 ]
Arch = x86

Core = 72

Thread = 10

DataModule = CacheL1-D-72

InstModule = CacheL1-I-72

[ Entry Core-72-11 ]
Arch = x86

Core = 72

Thread = 11

DataModule = CacheL1-D-72

InstModule = CacheL1-I-72

[ Entry Core-72-12 ]
Arch = x86

Core = 72

Thread = 12

DataModule = CacheL1-D-72

InstModule = CacheL1-I-72

[ Entry Core-72-13 ]
Arch = x86

Core = 72

Thread = 13

DataModule = CacheL1-D-72

InstModule = CacheL1-I-72

[ Entry Core-72-14 ]
Arch = x86

Core = 72

Thread = 14

DataModule = CacheL1-D-72

InstModule = CacheL1-I-72

[ Entry Core-72-15 ]
Arch = x86

Core = 72

Thread = 15

DataModule = CacheL1-D-72

InstModule = CacheL1-I-72

[ Module CacheL1-I-72 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-72

LowModules = CacheL2

[ Module CacheL1-D-72 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-72

LowModules = CacheL2

[ Module CacheL2-72 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-72

[ Network NetworkL2L1-72 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-73-0 ]
Arch = x86

Core = 73

Thread = 0

DataModule = CacheL1-D-73

InstModule = CacheL1-I-73

[ Entry Core-73-1 ]
Arch = x86

Core = 73

Thread = 1

DataModule = CacheL1-D-73

InstModule = CacheL1-I-73

[ Entry Core-73-2 ]
Arch = x86

Core = 73

Thread = 2

DataModule = CacheL1-D-73

InstModule = CacheL1-I-73

[ Entry Core-73-3 ]
Arch = x86

Core = 73

Thread = 3

DataModule = CacheL1-D-73

InstModule = CacheL1-I-73

[ Entry Core-73-4 ]
Arch = x86

Core = 73

Thread = 4

DataModule = CacheL1-D-73

InstModule = CacheL1-I-73

[ Entry Core-73-5 ]
Arch = x86

Core = 73

Thread = 5

DataModule = CacheL1-D-73

InstModule = CacheL1-I-73

[ Entry Core-73-6 ]
Arch = x86

Core = 73

Thread = 6

DataModule = CacheL1-D-73

InstModule = CacheL1-I-73

[ Entry Core-73-7 ]
Arch = x86

Core = 73

Thread = 7

DataModule = CacheL1-D-73

InstModule = CacheL1-I-73

[ Entry Core-73-8 ]
Arch = x86

Core = 73

Thread = 8

DataModule = CacheL1-D-73

InstModule = CacheL1-I-73

[ Entry Core-73-9 ]
Arch = x86

Core = 73

Thread = 9

DataModule = CacheL1-D-73

InstModule = CacheL1-I-73

[ Entry Core-73-10 ]
Arch = x86

Core = 73

Thread = 10

DataModule = CacheL1-D-73

InstModule = CacheL1-I-73

[ Entry Core-73-11 ]
Arch = x86

Core = 73

Thread = 11

DataModule = CacheL1-D-73

InstModule = CacheL1-I-73

[ Entry Core-73-12 ]
Arch = x86

Core = 73

Thread = 12

DataModule = CacheL1-D-73

InstModule = CacheL1-I-73

[ Entry Core-73-13 ]
Arch = x86

Core = 73

Thread = 13

DataModule = CacheL1-D-73

InstModule = CacheL1-I-73

[ Entry Core-73-14 ]
Arch = x86

Core = 73

Thread = 14

DataModule = CacheL1-D-73

InstModule = CacheL1-I-73

[ Entry Core-73-15 ]
Arch = x86

Core = 73

Thread = 15

DataModule = CacheL1-D-73

InstModule = CacheL1-I-73

[ Module CacheL1-I-73 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-73

LowModules = CacheL2

[ Module CacheL1-D-73 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-73

LowModules = CacheL2

[ Module CacheL2-73 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-73

[ Network NetworkL2L1-73 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-74-0 ]
Arch = x86

Core = 74

Thread = 0

DataModule = CacheL1-D-74

InstModule = CacheL1-I-74

[ Entry Core-74-1 ]
Arch = x86

Core = 74

Thread = 1

DataModule = CacheL1-D-74

InstModule = CacheL1-I-74

[ Entry Core-74-2 ]
Arch = x86

Core = 74

Thread = 2

DataModule = CacheL1-D-74

InstModule = CacheL1-I-74

[ Entry Core-74-3 ]
Arch = x86

Core = 74

Thread = 3

DataModule = CacheL1-D-74

InstModule = CacheL1-I-74

[ Entry Core-74-4 ]
Arch = x86

Core = 74

Thread = 4

DataModule = CacheL1-D-74

InstModule = CacheL1-I-74

[ Entry Core-74-5 ]
Arch = x86

Core = 74

Thread = 5

DataModule = CacheL1-D-74

InstModule = CacheL1-I-74

[ Entry Core-74-6 ]
Arch = x86

Core = 74

Thread = 6

DataModule = CacheL1-D-74

InstModule = CacheL1-I-74

[ Entry Core-74-7 ]
Arch = x86

Core = 74

Thread = 7

DataModule = CacheL1-D-74

InstModule = CacheL1-I-74

[ Entry Core-74-8 ]
Arch = x86

Core = 74

Thread = 8

DataModule = CacheL1-D-74

InstModule = CacheL1-I-74

[ Entry Core-74-9 ]
Arch = x86

Core = 74

Thread = 9

DataModule = CacheL1-D-74

InstModule = CacheL1-I-74

[ Entry Core-74-10 ]
Arch = x86

Core = 74

Thread = 10

DataModule = CacheL1-D-74

InstModule = CacheL1-I-74

[ Entry Core-74-11 ]
Arch = x86

Core = 74

Thread = 11

DataModule = CacheL1-D-74

InstModule = CacheL1-I-74

[ Entry Core-74-12 ]
Arch = x86

Core = 74

Thread = 12

DataModule = CacheL1-D-74

InstModule = CacheL1-I-74

[ Entry Core-74-13 ]
Arch = x86

Core = 74

Thread = 13

DataModule = CacheL1-D-74

InstModule = CacheL1-I-74

[ Entry Core-74-14 ]
Arch = x86

Core = 74

Thread = 14

DataModule = CacheL1-D-74

InstModule = CacheL1-I-74

[ Entry Core-74-15 ]
Arch = x86

Core = 74

Thread = 15

DataModule = CacheL1-D-74

InstModule = CacheL1-I-74

[ Module CacheL1-I-74 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-74

LowModules = CacheL2

[ Module CacheL1-D-74 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-74

LowModules = CacheL2

[ Module CacheL2-74 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-74

[ Network NetworkL2L1-74 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-75-0 ]
Arch = x86

Core = 75

Thread = 0

DataModule = CacheL1-D-75

InstModule = CacheL1-I-75

[ Entry Core-75-1 ]
Arch = x86

Core = 75

Thread = 1

DataModule = CacheL1-D-75

InstModule = CacheL1-I-75

[ Entry Core-75-2 ]
Arch = x86

Core = 75

Thread = 2

DataModule = CacheL1-D-75

InstModule = CacheL1-I-75

[ Entry Core-75-3 ]
Arch = x86

Core = 75

Thread = 3

DataModule = CacheL1-D-75

InstModule = CacheL1-I-75

[ Entry Core-75-4 ]
Arch = x86

Core = 75

Thread = 4

DataModule = CacheL1-D-75

InstModule = CacheL1-I-75

[ Entry Core-75-5 ]
Arch = x86

Core = 75

Thread = 5

DataModule = CacheL1-D-75

InstModule = CacheL1-I-75

[ Entry Core-75-6 ]
Arch = x86

Core = 75

Thread = 6

DataModule = CacheL1-D-75

InstModule = CacheL1-I-75

[ Entry Core-75-7 ]
Arch = x86

Core = 75

Thread = 7

DataModule = CacheL1-D-75

InstModule = CacheL1-I-75

[ Entry Core-75-8 ]
Arch = x86

Core = 75

Thread = 8

DataModule = CacheL1-D-75

InstModule = CacheL1-I-75

[ Entry Core-75-9 ]
Arch = x86

Core = 75

Thread = 9

DataModule = CacheL1-D-75

InstModule = CacheL1-I-75

[ Entry Core-75-10 ]
Arch = x86

Core = 75

Thread = 10

DataModule = CacheL1-D-75

InstModule = CacheL1-I-75

[ Entry Core-75-11 ]
Arch = x86

Core = 75

Thread = 11

DataModule = CacheL1-D-75

InstModule = CacheL1-I-75

[ Entry Core-75-12 ]
Arch = x86

Core = 75

Thread = 12

DataModule = CacheL1-D-75

InstModule = CacheL1-I-75

[ Entry Core-75-13 ]
Arch = x86

Core = 75

Thread = 13

DataModule = CacheL1-D-75

InstModule = CacheL1-I-75

[ Entry Core-75-14 ]
Arch = x86

Core = 75

Thread = 14

DataModule = CacheL1-D-75

InstModule = CacheL1-I-75

[ Entry Core-75-15 ]
Arch = x86

Core = 75

Thread = 15

DataModule = CacheL1-D-75

InstModule = CacheL1-I-75

[ Module CacheL1-I-75 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-75

LowModules = CacheL2

[ Module CacheL1-D-75 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-75

LowModules = CacheL2

[ Module CacheL2-75 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-75

[ Network NetworkL2L1-75 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-76-0 ]
Arch = x86

Core = 76

Thread = 0

DataModule = CacheL1-D-76

InstModule = CacheL1-I-76

[ Entry Core-76-1 ]
Arch = x86

Core = 76

Thread = 1

DataModule = CacheL1-D-76

InstModule = CacheL1-I-76

[ Entry Core-76-2 ]
Arch = x86

Core = 76

Thread = 2

DataModule = CacheL1-D-76

InstModule = CacheL1-I-76

[ Entry Core-76-3 ]
Arch = x86

Core = 76

Thread = 3

DataModule = CacheL1-D-76

InstModule = CacheL1-I-76

[ Entry Core-76-4 ]
Arch = x86

Core = 76

Thread = 4

DataModule = CacheL1-D-76

InstModule = CacheL1-I-76

[ Entry Core-76-5 ]
Arch = x86

Core = 76

Thread = 5

DataModule = CacheL1-D-76

InstModule = CacheL1-I-76

[ Entry Core-76-6 ]
Arch = x86

Core = 76

Thread = 6

DataModule = CacheL1-D-76

InstModule = CacheL1-I-76

[ Entry Core-76-7 ]
Arch = x86

Core = 76

Thread = 7

DataModule = CacheL1-D-76

InstModule = CacheL1-I-76

[ Entry Core-76-8 ]
Arch = x86

Core = 76

Thread = 8

DataModule = CacheL1-D-76

InstModule = CacheL1-I-76

[ Entry Core-76-9 ]
Arch = x86

Core = 76

Thread = 9

DataModule = CacheL1-D-76

InstModule = CacheL1-I-76

[ Entry Core-76-10 ]
Arch = x86

Core = 76

Thread = 10

DataModule = CacheL1-D-76

InstModule = CacheL1-I-76

[ Entry Core-76-11 ]
Arch = x86

Core = 76

Thread = 11

DataModule = CacheL1-D-76

InstModule = CacheL1-I-76

[ Entry Core-76-12 ]
Arch = x86

Core = 76

Thread = 12

DataModule = CacheL1-D-76

InstModule = CacheL1-I-76

[ Entry Core-76-13 ]
Arch = x86

Core = 76

Thread = 13

DataModule = CacheL1-D-76

InstModule = CacheL1-I-76

[ Entry Core-76-14 ]
Arch = x86

Core = 76

Thread = 14

DataModule = CacheL1-D-76

InstModule = CacheL1-I-76

[ Entry Core-76-15 ]
Arch = x86

Core = 76

Thread = 15

DataModule = CacheL1-D-76

InstModule = CacheL1-I-76

[ Module CacheL1-I-76 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-76

LowModules = CacheL2

[ Module CacheL1-D-76 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-76

LowModules = CacheL2

[ Module CacheL2-76 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-76

[ Network NetworkL2L1-76 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-77-0 ]
Arch = x86

Core = 77

Thread = 0

DataModule = CacheL1-D-77

InstModule = CacheL1-I-77

[ Entry Core-77-1 ]
Arch = x86

Core = 77

Thread = 1

DataModule = CacheL1-D-77

InstModule = CacheL1-I-77

[ Entry Core-77-2 ]
Arch = x86

Core = 77

Thread = 2

DataModule = CacheL1-D-77

InstModule = CacheL1-I-77

[ Entry Core-77-3 ]
Arch = x86

Core = 77

Thread = 3

DataModule = CacheL1-D-77

InstModule = CacheL1-I-77

[ Entry Core-77-4 ]
Arch = x86

Core = 77

Thread = 4

DataModule = CacheL1-D-77

InstModule = CacheL1-I-77

[ Entry Core-77-5 ]
Arch = x86

Core = 77

Thread = 5

DataModule = CacheL1-D-77

InstModule = CacheL1-I-77

[ Entry Core-77-6 ]
Arch = x86

Core = 77

Thread = 6

DataModule = CacheL1-D-77

InstModule = CacheL1-I-77

[ Entry Core-77-7 ]
Arch = x86

Core = 77

Thread = 7

DataModule = CacheL1-D-77

InstModule = CacheL1-I-77

[ Entry Core-77-8 ]
Arch = x86

Core = 77

Thread = 8

DataModule = CacheL1-D-77

InstModule = CacheL1-I-77

[ Entry Core-77-9 ]
Arch = x86

Core = 77

Thread = 9

DataModule = CacheL1-D-77

InstModule = CacheL1-I-77

[ Entry Core-77-10 ]
Arch = x86

Core = 77

Thread = 10

DataModule = CacheL1-D-77

InstModule = CacheL1-I-77

[ Entry Core-77-11 ]
Arch = x86

Core = 77

Thread = 11

DataModule = CacheL1-D-77

InstModule = CacheL1-I-77

[ Entry Core-77-12 ]
Arch = x86

Core = 77

Thread = 12

DataModule = CacheL1-D-77

InstModule = CacheL1-I-77

[ Entry Core-77-13 ]
Arch = x86

Core = 77

Thread = 13

DataModule = CacheL1-D-77

InstModule = CacheL1-I-77

[ Entry Core-77-14 ]
Arch = x86

Core = 77

Thread = 14

DataModule = CacheL1-D-77

InstModule = CacheL1-I-77

[ Entry Core-77-15 ]
Arch = x86

Core = 77

Thread = 15

DataModule = CacheL1-D-77

InstModule = CacheL1-I-77

[ Module CacheL1-I-77 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-77

LowModules = CacheL2

[ Module CacheL1-D-77 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-77

LowModules = CacheL2

[ Module CacheL2-77 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-77

[ Network NetworkL2L1-77 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-78-0 ]
Arch = x86

Core = 78

Thread = 0

DataModule = CacheL1-D-78

InstModule = CacheL1-I-78

[ Entry Core-78-1 ]
Arch = x86

Core = 78

Thread = 1

DataModule = CacheL1-D-78

InstModule = CacheL1-I-78

[ Entry Core-78-2 ]
Arch = x86

Core = 78

Thread = 2

DataModule = CacheL1-D-78

InstModule = CacheL1-I-78

[ Entry Core-78-3 ]
Arch = x86

Core = 78

Thread = 3

DataModule = CacheL1-D-78

InstModule = CacheL1-I-78

[ Entry Core-78-4 ]
Arch = x86

Core = 78

Thread = 4

DataModule = CacheL1-D-78

InstModule = CacheL1-I-78

[ Entry Core-78-5 ]
Arch = x86

Core = 78

Thread = 5

DataModule = CacheL1-D-78

InstModule = CacheL1-I-78

[ Entry Core-78-6 ]
Arch = x86

Core = 78

Thread = 6

DataModule = CacheL1-D-78

InstModule = CacheL1-I-78

[ Entry Core-78-7 ]
Arch = x86

Core = 78

Thread = 7

DataModule = CacheL1-D-78

InstModule = CacheL1-I-78

[ Entry Core-78-8 ]
Arch = x86

Core = 78

Thread = 8

DataModule = CacheL1-D-78

InstModule = CacheL1-I-78

[ Entry Core-78-9 ]
Arch = x86

Core = 78

Thread = 9

DataModule = CacheL1-D-78

InstModule = CacheL1-I-78

[ Entry Core-78-10 ]
Arch = x86

Core = 78

Thread = 10

DataModule = CacheL1-D-78

InstModule = CacheL1-I-78

[ Entry Core-78-11 ]
Arch = x86

Core = 78

Thread = 11

DataModule = CacheL1-D-78

InstModule = CacheL1-I-78

[ Entry Core-78-12 ]
Arch = x86

Core = 78

Thread = 12

DataModule = CacheL1-D-78

InstModule = CacheL1-I-78

[ Entry Core-78-13 ]
Arch = x86

Core = 78

Thread = 13

DataModule = CacheL1-D-78

InstModule = CacheL1-I-78

[ Entry Core-78-14 ]
Arch = x86

Core = 78

Thread = 14

DataModule = CacheL1-D-78

InstModule = CacheL1-I-78

[ Entry Core-78-15 ]
Arch = x86

Core = 78

Thread = 15

DataModule = CacheL1-D-78

InstModule = CacheL1-I-78

[ Module CacheL1-I-78 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-78

LowModules = CacheL2

[ Module CacheL1-D-78 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-78

LowModules = CacheL2

[ Module CacheL2-78 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-78

[ Network NetworkL2L1-78 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-79-0 ]
Arch = x86

Core = 79

Thread = 0

DataModule = CacheL1-D-79

InstModule = CacheL1-I-79

[ Entry Core-79-1 ]
Arch = x86

Core = 79

Thread = 1

DataModule = CacheL1-D-79

InstModule = CacheL1-I-79

[ Entry Core-79-2 ]
Arch = x86

Core = 79

Thread = 2

DataModule = CacheL1-D-79

InstModule = CacheL1-I-79

[ Entry Core-79-3 ]
Arch = x86

Core = 79

Thread = 3

DataModule = CacheL1-D-79

InstModule = CacheL1-I-79

[ Entry Core-79-4 ]
Arch = x86

Core = 79

Thread = 4

DataModule = CacheL1-D-79

InstModule = CacheL1-I-79

[ Entry Core-79-5 ]
Arch = x86

Core = 79

Thread = 5

DataModule = CacheL1-D-79

InstModule = CacheL1-I-79

[ Entry Core-79-6 ]
Arch = x86

Core = 79

Thread = 6

DataModule = CacheL1-D-79

InstModule = CacheL1-I-79

[ Entry Core-79-7 ]
Arch = x86

Core = 79

Thread = 7

DataModule = CacheL1-D-79

InstModule = CacheL1-I-79

[ Entry Core-79-8 ]
Arch = x86

Core = 79

Thread = 8

DataModule = CacheL1-D-79

InstModule = CacheL1-I-79

[ Entry Core-79-9 ]
Arch = x86

Core = 79

Thread = 9

DataModule = CacheL1-D-79

InstModule = CacheL1-I-79

[ Entry Core-79-10 ]
Arch = x86

Core = 79

Thread = 10

DataModule = CacheL1-D-79

InstModule = CacheL1-I-79

[ Entry Core-79-11 ]
Arch = x86

Core = 79

Thread = 11

DataModule = CacheL1-D-79

InstModule = CacheL1-I-79

[ Entry Core-79-12 ]
Arch = x86

Core = 79

Thread = 12

DataModule = CacheL1-D-79

InstModule = CacheL1-I-79

[ Entry Core-79-13 ]
Arch = x86

Core = 79

Thread = 13

DataModule = CacheL1-D-79

InstModule = CacheL1-I-79

[ Entry Core-79-14 ]
Arch = x86

Core = 79

Thread = 14

DataModule = CacheL1-D-79

InstModule = CacheL1-I-79

[ Entry Core-79-15 ]
Arch = x86

Core = 79

Thread = 15

DataModule = CacheL1-D-79

InstModule = CacheL1-I-79

[ Module CacheL1-I-79 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-79

LowModules = CacheL2

[ Module CacheL1-D-79 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-79

LowModules = CacheL2

[ Module CacheL2-79 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-79

[ Network NetworkL2L1-79 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-80-0 ]
Arch = x86

Core = 80

Thread = 0

DataModule = CacheL1-D-80

InstModule = CacheL1-I-80

[ Entry Core-80-1 ]
Arch = x86

Core = 80

Thread = 1

DataModule = CacheL1-D-80

InstModule = CacheL1-I-80

[ Entry Core-80-2 ]
Arch = x86

Core = 80

Thread = 2

DataModule = CacheL1-D-80

InstModule = CacheL1-I-80

[ Entry Core-80-3 ]
Arch = x86

Core = 80

Thread = 3

DataModule = CacheL1-D-80

InstModule = CacheL1-I-80

[ Entry Core-80-4 ]
Arch = x86

Core = 80

Thread = 4

DataModule = CacheL1-D-80

InstModule = CacheL1-I-80

[ Entry Core-80-5 ]
Arch = x86

Core = 80

Thread = 5

DataModule = CacheL1-D-80

InstModule = CacheL1-I-80

[ Entry Core-80-6 ]
Arch = x86

Core = 80

Thread = 6

DataModule = CacheL1-D-80

InstModule = CacheL1-I-80

[ Entry Core-80-7 ]
Arch = x86

Core = 80

Thread = 7

DataModule = CacheL1-D-80

InstModule = CacheL1-I-80

[ Entry Core-80-8 ]
Arch = x86

Core = 80

Thread = 8

DataModule = CacheL1-D-80

InstModule = CacheL1-I-80

[ Entry Core-80-9 ]
Arch = x86

Core = 80

Thread = 9

DataModule = CacheL1-D-80

InstModule = CacheL1-I-80

[ Entry Core-80-10 ]
Arch = x86

Core = 80

Thread = 10

DataModule = CacheL1-D-80

InstModule = CacheL1-I-80

[ Entry Core-80-11 ]
Arch = x86

Core = 80

Thread = 11

DataModule = CacheL1-D-80

InstModule = CacheL1-I-80

[ Entry Core-80-12 ]
Arch = x86

Core = 80

Thread = 12

DataModule = CacheL1-D-80

InstModule = CacheL1-I-80

[ Entry Core-80-13 ]
Arch = x86

Core = 80

Thread = 13

DataModule = CacheL1-D-80

InstModule = CacheL1-I-80

[ Entry Core-80-14 ]
Arch = x86

Core = 80

Thread = 14

DataModule = CacheL1-D-80

InstModule = CacheL1-I-80

[ Entry Core-80-15 ]
Arch = x86

Core = 80

Thread = 15

DataModule = CacheL1-D-80

InstModule = CacheL1-I-80

[ Module CacheL1-I-80 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-80

LowModules = CacheL2

[ Module CacheL1-D-80 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-80

LowModules = CacheL2

[ Module CacheL2-80 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-80

[ Network NetworkL2L1-80 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-81-0 ]
Arch = x86

Core = 81

Thread = 0

DataModule = CacheL1-D-81

InstModule = CacheL1-I-81

[ Entry Core-81-1 ]
Arch = x86

Core = 81

Thread = 1

DataModule = CacheL1-D-81

InstModule = CacheL1-I-81

[ Entry Core-81-2 ]
Arch = x86

Core = 81

Thread = 2

DataModule = CacheL1-D-81

InstModule = CacheL1-I-81

[ Entry Core-81-3 ]
Arch = x86

Core = 81

Thread = 3

DataModule = CacheL1-D-81

InstModule = CacheL1-I-81

[ Entry Core-81-4 ]
Arch = x86

Core = 81

Thread = 4

DataModule = CacheL1-D-81

InstModule = CacheL1-I-81

[ Entry Core-81-5 ]
Arch = x86

Core = 81

Thread = 5

DataModule = CacheL1-D-81

InstModule = CacheL1-I-81

[ Entry Core-81-6 ]
Arch = x86

Core = 81

Thread = 6

DataModule = CacheL1-D-81

InstModule = CacheL1-I-81

[ Entry Core-81-7 ]
Arch = x86

Core = 81

Thread = 7

DataModule = CacheL1-D-81

InstModule = CacheL1-I-81

[ Entry Core-81-8 ]
Arch = x86

Core = 81

Thread = 8

DataModule = CacheL1-D-81

InstModule = CacheL1-I-81

[ Entry Core-81-9 ]
Arch = x86

Core = 81

Thread = 9

DataModule = CacheL1-D-81

InstModule = CacheL1-I-81

[ Entry Core-81-10 ]
Arch = x86

Core = 81

Thread = 10

DataModule = CacheL1-D-81

InstModule = CacheL1-I-81

[ Entry Core-81-11 ]
Arch = x86

Core = 81

Thread = 11

DataModule = CacheL1-D-81

InstModule = CacheL1-I-81

[ Entry Core-81-12 ]
Arch = x86

Core = 81

Thread = 12

DataModule = CacheL1-D-81

InstModule = CacheL1-I-81

[ Entry Core-81-13 ]
Arch = x86

Core = 81

Thread = 13

DataModule = CacheL1-D-81

InstModule = CacheL1-I-81

[ Entry Core-81-14 ]
Arch = x86

Core = 81

Thread = 14

DataModule = CacheL1-D-81

InstModule = CacheL1-I-81

[ Entry Core-81-15 ]
Arch = x86

Core = 81

Thread = 15

DataModule = CacheL1-D-81

InstModule = CacheL1-I-81

[ Module CacheL1-I-81 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-81

LowModules = CacheL2

[ Module CacheL1-D-81 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-81

LowModules = CacheL2

[ Module CacheL2-81 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-81

[ Network NetworkL2L1-81 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-82-0 ]
Arch = x86

Core = 82

Thread = 0

DataModule = CacheL1-D-82

InstModule = CacheL1-I-82

[ Entry Core-82-1 ]
Arch = x86

Core = 82

Thread = 1

DataModule = CacheL1-D-82

InstModule = CacheL1-I-82

[ Entry Core-82-2 ]
Arch = x86

Core = 82

Thread = 2

DataModule = CacheL1-D-82

InstModule = CacheL1-I-82

[ Entry Core-82-3 ]
Arch = x86

Core = 82

Thread = 3

DataModule = CacheL1-D-82

InstModule = CacheL1-I-82

[ Entry Core-82-4 ]
Arch = x86

Core = 82

Thread = 4

DataModule = CacheL1-D-82

InstModule = CacheL1-I-82

[ Entry Core-82-5 ]
Arch = x86

Core = 82

Thread = 5

DataModule = CacheL1-D-82

InstModule = CacheL1-I-82

[ Entry Core-82-6 ]
Arch = x86

Core = 82

Thread = 6

DataModule = CacheL1-D-82

InstModule = CacheL1-I-82

[ Entry Core-82-7 ]
Arch = x86

Core = 82

Thread = 7

DataModule = CacheL1-D-82

InstModule = CacheL1-I-82

[ Entry Core-82-8 ]
Arch = x86

Core = 82

Thread = 8

DataModule = CacheL1-D-82

InstModule = CacheL1-I-82

[ Entry Core-82-9 ]
Arch = x86

Core = 82

Thread = 9

DataModule = CacheL1-D-82

InstModule = CacheL1-I-82

[ Entry Core-82-10 ]
Arch = x86

Core = 82

Thread = 10

DataModule = CacheL1-D-82

InstModule = CacheL1-I-82

[ Entry Core-82-11 ]
Arch = x86

Core = 82

Thread = 11

DataModule = CacheL1-D-82

InstModule = CacheL1-I-82

[ Entry Core-82-12 ]
Arch = x86

Core = 82

Thread = 12

DataModule = CacheL1-D-82

InstModule = CacheL1-I-82

[ Entry Core-82-13 ]
Arch = x86

Core = 82

Thread = 13

DataModule = CacheL1-D-82

InstModule = CacheL1-I-82

[ Entry Core-82-14 ]
Arch = x86

Core = 82

Thread = 14

DataModule = CacheL1-D-82

InstModule = CacheL1-I-82

[ Entry Core-82-15 ]
Arch = x86

Core = 82

Thread = 15

DataModule = CacheL1-D-82

InstModule = CacheL1-I-82

[ Module CacheL1-I-82 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-82

LowModules = CacheL2

[ Module CacheL1-D-82 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-82

LowModules = CacheL2

[ Module CacheL2-82 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-82

[ Network NetworkL2L1-82 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-83-0 ]
Arch = x86

Core = 83

Thread = 0

DataModule = CacheL1-D-83

InstModule = CacheL1-I-83

[ Entry Core-83-1 ]
Arch = x86

Core = 83

Thread = 1

DataModule = CacheL1-D-83

InstModule = CacheL1-I-83

[ Entry Core-83-2 ]
Arch = x86

Core = 83

Thread = 2

DataModule = CacheL1-D-83

InstModule = CacheL1-I-83

[ Entry Core-83-3 ]
Arch = x86

Core = 83

Thread = 3

DataModule = CacheL1-D-83

InstModule = CacheL1-I-83

[ Entry Core-83-4 ]
Arch = x86

Core = 83

Thread = 4

DataModule = CacheL1-D-83

InstModule = CacheL1-I-83

[ Entry Core-83-5 ]
Arch = x86

Core = 83

Thread = 5

DataModule = CacheL1-D-83

InstModule = CacheL1-I-83

[ Entry Core-83-6 ]
Arch = x86

Core = 83

Thread = 6

DataModule = CacheL1-D-83

InstModule = CacheL1-I-83

[ Entry Core-83-7 ]
Arch = x86

Core = 83

Thread = 7

DataModule = CacheL1-D-83

InstModule = CacheL1-I-83

[ Entry Core-83-8 ]
Arch = x86

Core = 83

Thread = 8

DataModule = CacheL1-D-83

InstModule = CacheL1-I-83

[ Entry Core-83-9 ]
Arch = x86

Core = 83

Thread = 9

DataModule = CacheL1-D-83

InstModule = CacheL1-I-83

[ Entry Core-83-10 ]
Arch = x86

Core = 83

Thread = 10

DataModule = CacheL1-D-83

InstModule = CacheL1-I-83

[ Entry Core-83-11 ]
Arch = x86

Core = 83

Thread = 11

DataModule = CacheL1-D-83

InstModule = CacheL1-I-83

[ Entry Core-83-12 ]
Arch = x86

Core = 83

Thread = 12

DataModule = CacheL1-D-83

InstModule = CacheL1-I-83

[ Entry Core-83-13 ]
Arch = x86

Core = 83

Thread = 13

DataModule = CacheL1-D-83

InstModule = CacheL1-I-83

[ Entry Core-83-14 ]
Arch = x86

Core = 83

Thread = 14

DataModule = CacheL1-D-83

InstModule = CacheL1-I-83

[ Entry Core-83-15 ]
Arch = x86

Core = 83

Thread = 15

DataModule = CacheL1-D-83

InstModule = CacheL1-I-83

[ Module CacheL1-I-83 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-83

LowModules = CacheL2

[ Module CacheL1-D-83 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-83

LowModules = CacheL2

[ Module CacheL2-83 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-83

[ Network NetworkL2L1-83 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-84-0 ]
Arch = x86

Core = 84

Thread = 0

DataModule = CacheL1-D-84

InstModule = CacheL1-I-84

[ Entry Core-84-1 ]
Arch = x86

Core = 84

Thread = 1

DataModule = CacheL1-D-84

InstModule = CacheL1-I-84

[ Entry Core-84-2 ]
Arch = x86

Core = 84

Thread = 2

DataModule = CacheL1-D-84

InstModule = CacheL1-I-84

[ Entry Core-84-3 ]
Arch = x86

Core = 84

Thread = 3

DataModule = CacheL1-D-84

InstModule = CacheL1-I-84

[ Entry Core-84-4 ]
Arch = x86

Core = 84

Thread = 4

DataModule = CacheL1-D-84

InstModule = CacheL1-I-84

[ Entry Core-84-5 ]
Arch = x86

Core = 84

Thread = 5

DataModule = CacheL1-D-84

InstModule = CacheL1-I-84

[ Entry Core-84-6 ]
Arch = x86

Core = 84

Thread = 6

DataModule = CacheL1-D-84

InstModule = CacheL1-I-84

[ Entry Core-84-7 ]
Arch = x86

Core = 84

Thread = 7

DataModule = CacheL1-D-84

InstModule = CacheL1-I-84

[ Entry Core-84-8 ]
Arch = x86

Core = 84

Thread = 8

DataModule = CacheL1-D-84

InstModule = CacheL1-I-84

[ Entry Core-84-9 ]
Arch = x86

Core = 84

Thread = 9

DataModule = CacheL1-D-84

InstModule = CacheL1-I-84

[ Entry Core-84-10 ]
Arch = x86

Core = 84

Thread = 10

DataModule = CacheL1-D-84

InstModule = CacheL1-I-84

[ Entry Core-84-11 ]
Arch = x86

Core = 84

Thread = 11

DataModule = CacheL1-D-84

InstModule = CacheL1-I-84

[ Entry Core-84-12 ]
Arch = x86

Core = 84

Thread = 12

DataModule = CacheL1-D-84

InstModule = CacheL1-I-84

[ Entry Core-84-13 ]
Arch = x86

Core = 84

Thread = 13

DataModule = CacheL1-D-84

InstModule = CacheL1-I-84

[ Entry Core-84-14 ]
Arch = x86

Core = 84

Thread = 14

DataModule = CacheL1-D-84

InstModule = CacheL1-I-84

[ Entry Core-84-15 ]
Arch = x86

Core = 84

Thread = 15

DataModule = CacheL1-D-84

InstModule = CacheL1-I-84

[ Module CacheL1-I-84 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-84

LowModules = CacheL2

[ Module CacheL1-D-84 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-84

LowModules = CacheL2

[ Module CacheL2-84 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-84

[ Network NetworkL2L1-84 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-85-0 ]
Arch = x86

Core = 85

Thread = 0

DataModule = CacheL1-D-85

InstModule = CacheL1-I-85

[ Entry Core-85-1 ]
Arch = x86

Core = 85

Thread = 1

DataModule = CacheL1-D-85

InstModule = CacheL1-I-85

[ Entry Core-85-2 ]
Arch = x86

Core = 85

Thread = 2

DataModule = CacheL1-D-85

InstModule = CacheL1-I-85

[ Entry Core-85-3 ]
Arch = x86

Core = 85

Thread = 3

DataModule = CacheL1-D-85

InstModule = CacheL1-I-85

[ Entry Core-85-4 ]
Arch = x86

Core = 85

Thread = 4

DataModule = CacheL1-D-85

InstModule = CacheL1-I-85

[ Entry Core-85-5 ]
Arch = x86

Core = 85

Thread = 5

DataModule = CacheL1-D-85

InstModule = CacheL1-I-85

[ Entry Core-85-6 ]
Arch = x86

Core = 85

Thread = 6

DataModule = CacheL1-D-85

InstModule = CacheL1-I-85

[ Entry Core-85-7 ]
Arch = x86

Core = 85

Thread = 7

DataModule = CacheL1-D-85

InstModule = CacheL1-I-85

[ Entry Core-85-8 ]
Arch = x86

Core = 85

Thread = 8

DataModule = CacheL1-D-85

InstModule = CacheL1-I-85

[ Entry Core-85-9 ]
Arch = x86

Core = 85

Thread = 9

DataModule = CacheL1-D-85

InstModule = CacheL1-I-85

[ Entry Core-85-10 ]
Arch = x86

Core = 85

Thread = 10

DataModule = CacheL1-D-85

InstModule = CacheL1-I-85

[ Entry Core-85-11 ]
Arch = x86

Core = 85

Thread = 11

DataModule = CacheL1-D-85

InstModule = CacheL1-I-85

[ Entry Core-85-12 ]
Arch = x86

Core = 85

Thread = 12

DataModule = CacheL1-D-85

InstModule = CacheL1-I-85

[ Entry Core-85-13 ]
Arch = x86

Core = 85

Thread = 13

DataModule = CacheL1-D-85

InstModule = CacheL1-I-85

[ Entry Core-85-14 ]
Arch = x86

Core = 85

Thread = 14

DataModule = CacheL1-D-85

InstModule = CacheL1-I-85

[ Entry Core-85-15 ]
Arch = x86

Core = 85

Thread = 15

DataModule = CacheL1-D-85

InstModule = CacheL1-I-85

[ Module CacheL1-I-85 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-85

LowModules = CacheL2

[ Module CacheL1-D-85 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-85

LowModules = CacheL2

[ Module CacheL2-85 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-85

[ Network NetworkL2L1-85 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-86-0 ]
Arch = x86

Core = 86

Thread = 0

DataModule = CacheL1-D-86

InstModule = CacheL1-I-86

[ Entry Core-86-1 ]
Arch = x86

Core = 86

Thread = 1

DataModule = CacheL1-D-86

InstModule = CacheL1-I-86

[ Entry Core-86-2 ]
Arch = x86

Core = 86

Thread = 2

DataModule = CacheL1-D-86

InstModule = CacheL1-I-86

[ Entry Core-86-3 ]
Arch = x86

Core = 86

Thread = 3

DataModule = CacheL1-D-86

InstModule = CacheL1-I-86

[ Entry Core-86-4 ]
Arch = x86

Core = 86

Thread = 4

DataModule = CacheL1-D-86

InstModule = CacheL1-I-86

[ Entry Core-86-5 ]
Arch = x86

Core = 86

Thread = 5

DataModule = CacheL1-D-86

InstModule = CacheL1-I-86

[ Entry Core-86-6 ]
Arch = x86

Core = 86

Thread = 6

DataModule = CacheL1-D-86

InstModule = CacheL1-I-86

[ Entry Core-86-7 ]
Arch = x86

Core = 86

Thread = 7

DataModule = CacheL1-D-86

InstModule = CacheL1-I-86

[ Entry Core-86-8 ]
Arch = x86

Core = 86

Thread = 8

DataModule = CacheL1-D-86

InstModule = CacheL1-I-86

[ Entry Core-86-9 ]
Arch = x86

Core = 86

Thread = 9

DataModule = CacheL1-D-86

InstModule = CacheL1-I-86

[ Entry Core-86-10 ]
Arch = x86

Core = 86

Thread = 10

DataModule = CacheL1-D-86

InstModule = CacheL1-I-86

[ Entry Core-86-11 ]
Arch = x86

Core = 86

Thread = 11

DataModule = CacheL1-D-86

InstModule = CacheL1-I-86

[ Entry Core-86-12 ]
Arch = x86

Core = 86

Thread = 12

DataModule = CacheL1-D-86

InstModule = CacheL1-I-86

[ Entry Core-86-13 ]
Arch = x86

Core = 86

Thread = 13

DataModule = CacheL1-D-86

InstModule = CacheL1-I-86

[ Entry Core-86-14 ]
Arch = x86

Core = 86

Thread = 14

DataModule = CacheL1-D-86

InstModule = CacheL1-I-86

[ Entry Core-86-15 ]
Arch = x86

Core = 86

Thread = 15

DataModule = CacheL1-D-86

InstModule = CacheL1-I-86

[ Module CacheL1-I-86 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-86

LowModules = CacheL2

[ Module CacheL1-D-86 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-86

LowModules = CacheL2

[ Module CacheL2-86 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-86

[ Network NetworkL2L1-86 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-87-0 ]
Arch = x86

Core = 87

Thread = 0

DataModule = CacheL1-D-87

InstModule = CacheL1-I-87

[ Entry Core-87-1 ]
Arch = x86

Core = 87

Thread = 1

DataModule = CacheL1-D-87

InstModule = CacheL1-I-87

[ Entry Core-87-2 ]
Arch = x86

Core = 87

Thread = 2

DataModule = CacheL1-D-87

InstModule = CacheL1-I-87

[ Entry Core-87-3 ]
Arch = x86

Core = 87

Thread = 3

DataModule = CacheL1-D-87

InstModule = CacheL1-I-87

[ Entry Core-87-4 ]
Arch = x86

Core = 87

Thread = 4

DataModule = CacheL1-D-87

InstModule = CacheL1-I-87

[ Entry Core-87-5 ]
Arch = x86

Core = 87

Thread = 5

DataModule = CacheL1-D-87

InstModule = CacheL1-I-87

[ Entry Core-87-6 ]
Arch = x86

Core = 87

Thread = 6

DataModule = CacheL1-D-87

InstModule = CacheL1-I-87

[ Entry Core-87-7 ]
Arch = x86

Core = 87

Thread = 7

DataModule = CacheL1-D-87

InstModule = CacheL1-I-87

[ Entry Core-87-8 ]
Arch = x86

Core = 87

Thread = 8

DataModule = CacheL1-D-87

InstModule = CacheL1-I-87

[ Entry Core-87-9 ]
Arch = x86

Core = 87

Thread = 9

DataModule = CacheL1-D-87

InstModule = CacheL1-I-87

[ Entry Core-87-10 ]
Arch = x86

Core = 87

Thread = 10

DataModule = CacheL1-D-87

InstModule = CacheL1-I-87

[ Entry Core-87-11 ]
Arch = x86

Core = 87

Thread = 11

DataModule = CacheL1-D-87

InstModule = CacheL1-I-87

[ Entry Core-87-12 ]
Arch = x86

Core = 87

Thread = 12

DataModule = CacheL1-D-87

InstModule = CacheL1-I-87

[ Entry Core-87-13 ]
Arch = x86

Core = 87

Thread = 13

DataModule = CacheL1-D-87

InstModule = CacheL1-I-87

[ Entry Core-87-14 ]
Arch = x86

Core = 87

Thread = 14

DataModule = CacheL1-D-87

InstModule = CacheL1-I-87

[ Entry Core-87-15 ]
Arch = x86

Core = 87

Thread = 15

DataModule = CacheL1-D-87

InstModule = CacheL1-I-87

[ Module CacheL1-I-87 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-87

LowModules = CacheL2

[ Module CacheL1-D-87 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-87

LowModules = CacheL2

[ Module CacheL2-87 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-87

[ Network NetworkL2L1-87 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-88-0 ]
Arch = x86

Core = 88

Thread = 0

DataModule = CacheL1-D-88

InstModule = CacheL1-I-88

[ Entry Core-88-1 ]
Arch = x86

Core = 88

Thread = 1

DataModule = CacheL1-D-88

InstModule = CacheL1-I-88

[ Entry Core-88-2 ]
Arch = x86

Core = 88

Thread = 2

DataModule = CacheL1-D-88

InstModule = CacheL1-I-88

[ Entry Core-88-3 ]
Arch = x86

Core = 88

Thread = 3

DataModule = CacheL1-D-88

InstModule = CacheL1-I-88

[ Entry Core-88-4 ]
Arch = x86

Core = 88

Thread = 4

DataModule = CacheL1-D-88

InstModule = CacheL1-I-88

[ Entry Core-88-5 ]
Arch = x86

Core = 88

Thread = 5

DataModule = CacheL1-D-88

InstModule = CacheL1-I-88

[ Entry Core-88-6 ]
Arch = x86

Core = 88

Thread = 6

DataModule = CacheL1-D-88

InstModule = CacheL1-I-88

[ Entry Core-88-7 ]
Arch = x86

Core = 88

Thread = 7

DataModule = CacheL1-D-88

InstModule = CacheL1-I-88

[ Entry Core-88-8 ]
Arch = x86

Core = 88

Thread = 8

DataModule = CacheL1-D-88

InstModule = CacheL1-I-88

[ Entry Core-88-9 ]
Arch = x86

Core = 88

Thread = 9

DataModule = CacheL1-D-88

InstModule = CacheL1-I-88

[ Entry Core-88-10 ]
Arch = x86

Core = 88

Thread = 10

DataModule = CacheL1-D-88

InstModule = CacheL1-I-88

[ Entry Core-88-11 ]
Arch = x86

Core = 88

Thread = 11

DataModule = CacheL1-D-88

InstModule = CacheL1-I-88

[ Entry Core-88-12 ]
Arch = x86

Core = 88

Thread = 12

DataModule = CacheL1-D-88

InstModule = CacheL1-I-88

[ Entry Core-88-13 ]
Arch = x86

Core = 88

Thread = 13

DataModule = CacheL1-D-88

InstModule = CacheL1-I-88

[ Entry Core-88-14 ]
Arch = x86

Core = 88

Thread = 14

DataModule = CacheL1-D-88

InstModule = CacheL1-I-88

[ Entry Core-88-15 ]
Arch = x86

Core = 88

Thread = 15

DataModule = CacheL1-D-88

InstModule = CacheL1-I-88

[ Module CacheL1-I-88 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-88

LowModules = CacheL2

[ Module CacheL1-D-88 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-88

LowModules = CacheL2

[ Module CacheL2-88 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-88

[ Network NetworkL2L1-88 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-89-0 ]
Arch = x86

Core = 89

Thread = 0

DataModule = CacheL1-D-89

InstModule = CacheL1-I-89

[ Entry Core-89-1 ]
Arch = x86

Core = 89

Thread = 1

DataModule = CacheL1-D-89

InstModule = CacheL1-I-89

[ Entry Core-89-2 ]
Arch = x86

Core = 89

Thread = 2

DataModule = CacheL1-D-89

InstModule = CacheL1-I-89

[ Entry Core-89-3 ]
Arch = x86

Core = 89

Thread = 3

DataModule = CacheL1-D-89

InstModule = CacheL1-I-89

[ Entry Core-89-4 ]
Arch = x86

Core = 89

Thread = 4

DataModule = CacheL1-D-89

InstModule = CacheL1-I-89

[ Entry Core-89-5 ]
Arch = x86

Core = 89

Thread = 5

DataModule = CacheL1-D-89

InstModule = CacheL1-I-89

[ Entry Core-89-6 ]
Arch = x86

Core = 89

Thread = 6

DataModule = CacheL1-D-89

InstModule = CacheL1-I-89

[ Entry Core-89-7 ]
Arch = x86

Core = 89

Thread = 7

DataModule = CacheL1-D-89

InstModule = CacheL1-I-89

[ Entry Core-89-8 ]
Arch = x86

Core = 89

Thread = 8

DataModule = CacheL1-D-89

InstModule = CacheL1-I-89

[ Entry Core-89-9 ]
Arch = x86

Core = 89

Thread = 9

DataModule = CacheL1-D-89

InstModule = CacheL1-I-89

[ Entry Core-89-10 ]
Arch = x86

Core = 89

Thread = 10

DataModule = CacheL1-D-89

InstModule = CacheL1-I-89

[ Entry Core-89-11 ]
Arch = x86

Core = 89

Thread = 11

DataModule = CacheL1-D-89

InstModule = CacheL1-I-89

[ Entry Core-89-12 ]
Arch = x86

Core = 89

Thread = 12

DataModule = CacheL1-D-89

InstModule = CacheL1-I-89

[ Entry Core-89-13 ]
Arch = x86

Core = 89

Thread = 13

DataModule = CacheL1-D-89

InstModule = CacheL1-I-89

[ Entry Core-89-14 ]
Arch = x86

Core = 89

Thread = 14

DataModule = CacheL1-D-89

InstModule = CacheL1-I-89

[ Entry Core-89-15 ]
Arch = x86

Core = 89

Thread = 15

DataModule = CacheL1-D-89

InstModule = CacheL1-I-89

[ Module CacheL1-I-89 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-89

LowModules = CacheL2

[ Module CacheL1-D-89 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-89

LowModules = CacheL2

[ Module CacheL2-89 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-89

[ Network NetworkL2L1-89 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-90-0 ]
Arch = x86

Core = 90

Thread = 0

DataModule = CacheL1-D-90

InstModule = CacheL1-I-90

[ Entry Core-90-1 ]
Arch = x86

Core = 90

Thread = 1

DataModule = CacheL1-D-90

InstModule = CacheL1-I-90

[ Entry Core-90-2 ]
Arch = x86

Core = 90

Thread = 2

DataModule = CacheL1-D-90

InstModule = CacheL1-I-90

[ Entry Core-90-3 ]
Arch = x86

Core = 90

Thread = 3

DataModule = CacheL1-D-90

InstModule = CacheL1-I-90

[ Entry Core-90-4 ]
Arch = x86

Core = 90

Thread = 4

DataModule = CacheL1-D-90

InstModule = CacheL1-I-90

[ Entry Core-90-5 ]
Arch = x86

Core = 90

Thread = 5

DataModule = CacheL1-D-90

InstModule = CacheL1-I-90

[ Entry Core-90-6 ]
Arch = x86

Core = 90

Thread = 6

DataModule = CacheL1-D-90

InstModule = CacheL1-I-90

[ Entry Core-90-7 ]
Arch = x86

Core = 90

Thread = 7

DataModule = CacheL1-D-90

InstModule = CacheL1-I-90

[ Entry Core-90-8 ]
Arch = x86

Core = 90

Thread = 8

DataModule = CacheL1-D-90

InstModule = CacheL1-I-90

[ Entry Core-90-9 ]
Arch = x86

Core = 90

Thread = 9

DataModule = CacheL1-D-90

InstModule = CacheL1-I-90

[ Entry Core-90-10 ]
Arch = x86

Core = 90

Thread = 10

DataModule = CacheL1-D-90

InstModule = CacheL1-I-90

[ Entry Core-90-11 ]
Arch = x86

Core = 90

Thread = 11

DataModule = CacheL1-D-90

InstModule = CacheL1-I-90

[ Entry Core-90-12 ]
Arch = x86

Core = 90

Thread = 12

DataModule = CacheL1-D-90

InstModule = CacheL1-I-90

[ Entry Core-90-13 ]
Arch = x86

Core = 90

Thread = 13

DataModule = CacheL1-D-90

InstModule = CacheL1-I-90

[ Entry Core-90-14 ]
Arch = x86

Core = 90

Thread = 14

DataModule = CacheL1-D-90

InstModule = CacheL1-I-90

[ Entry Core-90-15 ]
Arch = x86

Core = 90

Thread = 15

DataModule = CacheL1-D-90

InstModule = CacheL1-I-90

[ Module CacheL1-I-90 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-90

LowModules = CacheL2

[ Module CacheL1-D-90 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-90

LowModules = CacheL2

[ Module CacheL2-90 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-90

[ Network NetworkL2L1-90 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-91-0 ]
Arch = x86

Core = 91

Thread = 0

DataModule = CacheL1-D-91

InstModule = CacheL1-I-91

[ Entry Core-91-1 ]
Arch = x86

Core = 91

Thread = 1

DataModule = CacheL1-D-91

InstModule = CacheL1-I-91

[ Entry Core-91-2 ]
Arch = x86

Core = 91

Thread = 2

DataModule = CacheL1-D-91

InstModule = CacheL1-I-91

[ Entry Core-91-3 ]
Arch = x86

Core = 91

Thread = 3

DataModule = CacheL1-D-91

InstModule = CacheL1-I-91

[ Entry Core-91-4 ]
Arch = x86

Core = 91

Thread = 4

DataModule = CacheL1-D-91

InstModule = CacheL1-I-91

[ Entry Core-91-5 ]
Arch = x86

Core = 91

Thread = 5

DataModule = CacheL1-D-91

InstModule = CacheL1-I-91

[ Entry Core-91-6 ]
Arch = x86

Core = 91

Thread = 6

DataModule = CacheL1-D-91

InstModule = CacheL1-I-91

[ Entry Core-91-7 ]
Arch = x86

Core = 91

Thread = 7

DataModule = CacheL1-D-91

InstModule = CacheL1-I-91

[ Entry Core-91-8 ]
Arch = x86

Core = 91

Thread = 8

DataModule = CacheL1-D-91

InstModule = CacheL1-I-91

[ Entry Core-91-9 ]
Arch = x86

Core = 91

Thread = 9

DataModule = CacheL1-D-91

InstModule = CacheL1-I-91

[ Entry Core-91-10 ]
Arch = x86

Core = 91

Thread = 10

DataModule = CacheL1-D-91

InstModule = CacheL1-I-91

[ Entry Core-91-11 ]
Arch = x86

Core = 91

Thread = 11

DataModule = CacheL1-D-91

InstModule = CacheL1-I-91

[ Entry Core-91-12 ]
Arch = x86

Core = 91

Thread = 12

DataModule = CacheL1-D-91

InstModule = CacheL1-I-91

[ Entry Core-91-13 ]
Arch = x86

Core = 91

Thread = 13

DataModule = CacheL1-D-91

InstModule = CacheL1-I-91

[ Entry Core-91-14 ]
Arch = x86

Core = 91

Thread = 14

DataModule = CacheL1-D-91

InstModule = CacheL1-I-91

[ Entry Core-91-15 ]
Arch = x86

Core = 91

Thread = 15

DataModule = CacheL1-D-91

InstModule = CacheL1-I-91

[ Module CacheL1-I-91 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-91

LowModules = CacheL2

[ Module CacheL1-D-91 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-91

LowModules = CacheL2

[ Module CacheL2-91 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-91

[ Network NetworkL2L1-91 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-92-0 ]
Arch = x86

Core = 92

Thread = 0

DataModule = CacheL1-D-92

InstModule = CacheL1-I-92

[ Entry Core-92-1 ]
Arch = x86

Core = 92

Thread = 1

DataModule = CacheL1-D-92

InstModule = CacheL1-I-92

[ Entry Core-92-2 ]
Arch = x86

Core = 92

Thread = 2

DataModule = CacheL1-D-92

InstModule = CacheL1-I-92

[ Entry Core-92-3 ]
Arch = x86

Core = 92

Thread = 3

DataModule = CacheL1-D-92

InstModule = CacheL1-I-92

[ Entry Core-92-4 ]
Arch = x86

Core = 92

Thread = 4

DataModule = CacheL1-D-92

InstModule = CacheL1-I-92

[ Entry Core-92-5 ]
Arch = x86

Core = 92

Thread = 5

DataModule = CacheL1-D-92

InstModule = CacheL1-I-92

[ Entry Core-92-6 ]
Arch = x86

Core = 92

Thread = 6

DataModule = CacheL1-D-92

InstModule = CacheL1-I-92

[ Entry Core-92-7 ]
Arch = x86

Core = 92

Thread = 7

DataModule = CacheL1-D-92

InstModule = CacheL1-I-92

[ Entry Core-92-8 ]
Arch = x86

Core = 92

Thread = 8

DataModule = CacheL1-D-92

InstModule = CacheL1-I-92

[ Entry Core-92-9 ]
Arch = x86

Core = 92

Thread = 9

DataModule = CacheL1-D-92

InstModule = CacheL1-I-92

[ Entry Core-92-10 ]
Arch = x86

Core = 92

Thread = 10

DataModule = CacheL1-D-92

InstModule = CacheL1-I-92

[ Entry Core-92-11 ]
Arch = x86

Core = 92

Thread = 11

DataModule = CacheL1-D-92

InstModule = CacheL1-I-92

[ Entry Core-92-12 ]
Arch = x86

Core = 92

Thread = 12

DataModule = CacheL1-D-92

InstModule = CacheL1-I-92

[ Entry Core-92-13 ]
Arch = x86

Core = 92

Thread = 13

DataModule = CacheL1-D-92

InstModule = CacheL1-I-92

[ Entry Core-92-14 ]
Arch = x86

Core = 92

Thread = 14

DataModule = CacheL1-D-92

InstModule = CacheL1-I-92

[ Entry Core-92-15 ]
Arch = x86

Core = 92

Thread = 15

DataModule = CacheL1-D-92

InstModule = CacheL1-I-92

[ Module CacheL1-I-92 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-92

LowModules = CacheL2

[ Module CacheL1-D-92 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-92

LowModules = CacheL2

[ Module CacheL2-92 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-92

[ Network NetworkL2L1-92 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-93-0 ]
Arch = x86

Core = 93

Thread = 0

DataModule = CacheL1-D-93

InstModule = CacheL1-I-93

[ Entry Core-93-1 ]
Arch = x86

Core = 93

Thread = 1

DataModule = CacheL1-D-93

InstModule = CacheL1-I-93

[ Entry Core-93-2 ]
Arch = x86

Core = 93

Thread = 2

DataModule = CacheL1-D-93

InstModule = CacheL1-I-93

[ Entry Core-93-3 ]
Arch = x86

Core = 93

Thread = 3

DataModule = CacheL1-D-93

InstModule = CacheL1-I-93

[ Entry Core-93-4 ]
Arch = x86

Core = 93

Thread = 4

DataModule = CacheL1-D-93

InstModule = CacheL1-I-93

[ Entry Core-93-5 ]
Arch = x86

Core = 93

Thread = 5

DataModule = CacheL1-D-93

InstModule = CacheL1-I-93

[ Entry Core-93-6 ]
Arch = x86

Core = 93

Thread = 6

DataModule = CacheL1-D-93

InstModule = CacheL1-I-93

[ Entry Core-93-7 ]
Arch = x86

Core = 93

Thread = 7

DataModule = CacheL1-D-93

InstModule = CacheL1-I-93

[ Entry Core-93-8 ]
Arch = x86

Core = 93

Thread = 8

DataModule = CacheL1-D-93

InstModule = CacheL1-I-93

[ Entry Core-93-9 ]
Arch = x86

Core = 93

Thread = 9

DataModule = CacheL1-D-93

InstModule = CacheL1-I-93

[ Entry Core-93-10 ]
Arch = x86

Core = 93

Thread = 10

DataModule = CacheL1-D-93

InstModule = CacheL1-I-93

[ Entry Core-93-11 ]
Arch = x86

Core = 93

Thread = 11

DataModule = CacheL1-D-93

InstModule = CacheL1-I-93

[ Entry Core-93-12 ]
Arch = x86

Core = 93

Thread = 12

DataModule = CacheL1-D-93

InstModule = CacheL1-I-93

[ Entry Core-93-13 ]
Arch = x86

Core = 93

Thread = 13

DataModule = CacheL1-D-93

InstModule = CacheL1-I-93

[ Entry Core-93-14 ]
Arch = x86

Core = 93

Thread = 14

DataModule = CacheL1-D-93

InstModule = CacheL1-I-93

[ Entry Core-93-15 ]
Arch = x86

Core = 93

Thread = 15

DataModule = CacheL1-D-93

InstModule = CacheL1-I-93

[ Module CacheL1-I-93 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-93

LowModules = CacheL2

[ Module CacheL1-D-93 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-93

LowModules = CacheL2

[ Module CacheL2-93 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-93

[ Network NetworkL2L1-93 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-94-0 ]
Arch = x86

Core = 94

Thread = 0

DataModule = CacheL1-D-94

InstModule = CacheL1-I-94

[ Entry Core-94-1 ]
Arch = x86

Core = 94

Thread = 1

DataModule = CacheL1-D-94

InstModule = CacheL1-I-94

[ Entry Core-94-2 ]
Arch = x86

Core = 94

Thread = 2

DataModule = CacheL1-D-94

InstModule = CacheL1-I-94

[ Entry Core-94-3 ]
Arch = x86

Core = 94

Thread = 3

DataModule = CacheL1-D-94

InstModule = CacheL1-I-94

[ Entry Core-94-4 ]
Arch = x86

Core = 94

Thread = 4

DataModule = CacheL1-D-94

InstModule = CacheL1-I-94

[ Entry Core-94-5 ]
Arch = x86

Core = 94

Thread = 5

DataModule = CacheL1-D-94

InstModule = CacheL1-I-94

[ Entry Core-94-6 ]
Arch = x86

Core = 94

Thread = 6

DataModule = CacheL1-D-94

InstModule = CacheL1-I-94

[ Entry Core-94-7 ]
Arch = x86

Core = 94

Thread = 7

DataModule = CacheL1-D-94

InstModule = CacheL1-I-94

[ Entry Core-94-8 ]
Arch = x86

Core = 94

Thread = 8

DataModule = CacheL1-D-94

InstModule = CacheL1-I-94

[ Entry Core-94-9 ]
Arch = x86

Core = 94

Thread = 9

DataModule = CacheL1-D-94

InstModule = CacheL1-I-94

[ Entry Core-94-10 ]
Arch = x86

Core = 94

Thread = 10

DataModule = CacheL1-D-94

InstModule = CacheL1-I-94

[ Entry Core-94-11 ]
Arch = x86

Core = 94

Thread = 11

DataModule = CacheL1-D-94

InstModule = CacheL1-I-94

[ Entry Core-94-12 ]
Arch = x86

Core = 94

Thread = 12

DataModule = CacheL1-D-94

InstModule = CacheL1-I-94

[ Entry Core-94-13 ]
Arch = x86

Core = 94

Thread = 13

DataModule = CacheL1-D-94

InstModule = CacheL1-I-94

[ Entry Core-94-14 ]
Arch = x86

Core = 94

Thread = 14

DataModule = CacheL1-D-94

InstModule = CacheL1-I-94

[ Entry Core-94-15 ]
Arch = x86

Core = 94

Thread = 15

DataModule = CacheL1-D-94

InstModule = CacheL1-I-94

[ Module CacheL1-I-94 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-94

LowModules = CacheL2

[ Module CacheL1-D-94 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-94

LowModules = CacheL2

[ Module CacheL2-94 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-94

[ Network NetworkL2L1-94 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-95-0 ]
Arch = x86

Core = 95

Thread = 0

DataModule = CacheL1-D-95

InstModule = CacheL1-I-95

[ Entry Core-95-1 ]
Arch = x86

Core = 95

Thread = 1

DataModule = CacheL1-D-95

InstModule = CacheL1-I-95

[ Entry Core-95-2 ]
Arch = x86

Core = 95

Thread = 2

DataModule = CacheL1-D-95

InstModule = CacheL1-I-95

[ Entry Core-95-3 ]
Arch = x86

Core = 95

Thread = 3

DataModule = CacheL1-D-95

InstModule = CacheL1-I-95

[ Entry Core-95-4 ]
Arch = x86

Core = 95

Thread = 4

DataModule = CacheL1-D-95

InstModule = CacheL1-I-95

[ Entry Core-95-5 ]
Arch = x86

Core = 95

Thread = 5

DataModule = CacheL1-D-95

InstModule = CacheL1-I-95

[ Entry Core-95-6 ]
Arch = x86

Core = 95

Thread = 6

DataModule = CacheL1-D-95

InstModule = CacheL1-I-95

[ Entry Core-95-7 ]
Arch = x86

Core = 95

Thread = 7

DataModule = CacheL1-D-95

InstModule = CacheL1-I-95

[ Entry Core-95-8 ]
Arch = x86

Core = 95

Thread = 8

DataModule = CacheL1-D-95

InstModule = CacheL1-I-95

[ Entry Core-95-9 ]
Arch = x86

Core = 95

Thread = 9

DataModule = CacheL1-D-95

InstModule = CacheL1-I-95

[ Entry Core-95-10 ]
Arch = x86

Core = 95

Thread = 10

DataModule = CacheL1-D-95

InstModule = CacheL1-I-95

[ Entry Core-95-11 ]
Arch = x86

Core = 95

Thread = 11

DataModule = CacheL1-D-95

InstModule = CacheL1-I-95

[ Entry Core-95-12 ]
Arch = x86

Core = 95

Thread = 12

DataModule = CacheL1-D-95

InstModule = CacheL1-I-95

[ Entry Core-95-13 ]
Arch = x86

Core = 95

Thread = 13

DataModule = CacheL1-D-95

InstModule = CacheL1-I-95

[ Entry Core-95-14 ]
Arch = x86

Core = 95

Thread = 14

DataModule = CacheL1-D-95

InstModule = CacheL1-I-95

[ Entry Core-95-15 ]
Arch = x86

Core = 95

Thread = 15

DataModule = CacheL1-D-95

InstModule = CacheL1-I-95

[ Module CacheL1-I-95 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-95

LowModules = CacheL2

[ Module CacheL1-D-95 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-95

LowModules = CacheL2

[ Module CacheL2-95 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-95

[ Network NetworkL2L1-95 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-96-0 ]
Arch = x86

Core = 96

Thread = 0

DataModule = CacheL1-D-96

InstModule = CacheL1-I-96

[ Entry Core-96-1 ]
Arch = x86

Core = 96

Thread = 1

DataModule = CacheL1-D-96

InstModule = CacheL1-I-96

[ Entry Core-96-2 ]
Arch = x86

Core = 96

Thread = 2

DataModule = CacheL1-D-96

InstModule = CacheL1-I-96

[ Entry Core-96-3 ]
Arch = x86

Core = 96

Thread = 3

DataModule = CacheL1-D-96

InstModule = CacheL1-I-96

[ Entry Core-96-4 ]
Arch = x86

Core = 96

Thread = 4

DataModule = CacheL1-D-96

InstModule = CacheL1-I-96

[ Entry Core-96-5 ]
Arch = x86

Core = 96

Thread = 5

DataModule = CacheL1-D-96

InstModule = CacheL1-I-96

[ Entry Core-96-6 ]
Arch = x86

Core = 96

Thread = 6

DataModule = CacheL1-D-96

InstModule = CacheL1-I-96

[ Entry Core-96-7 ]
Arch = x86

Core = 96

Thread = 7

DataModule = CacheL1-D-96

InstModule = CacheL1-I-96

[ Entry Core-96-8 ]
Arch = x86

Core = 96

Thread = 8

DataModule = CacheL1-D-96

InstModule = CacheL1-I-96

[ Entry Core-96-9 ]
Arch = x86

Core = 96

Thread = 9

DataModule = CacheL1-D-96

InstModule = CacheL1-I-96

[ Entry Core-96-10 ]
Arch = x86

Core = 96

Thread = 10

DataModule = CacheL1-D-96

InstModule = CacheL1-I-96

[ Entry Core-96-11 ]
Arch = x86

Core = 96

Thread = 11

DataModule = CacheL1-D-96

InstModule = CacheL1-I-96

[ Entry Core-96-12 ]
Arch = x86

Core = 96

Thread = 12

DataModule = CacheL1-D-96

InstModule = CacheL1-I-96

[ Entry Core-96-13 ]
Arch = x86

Core = 96

Thread = 13

DataModule = CacheL1-D-96

InstModule = CacheL1-I-96

[ Entry Core-96-14 ]
Arch = x86

Core = 96

Thread = 14

DataModule = CacheL1-D-96

InstModule = CacheL1-I-96

[ Entry Core-96-15 ]
Arch = x86

Core = 96

Thread = 15

DataModule = CacheL1-D-96

InstModule = CacheL1-I-96

[ Module CacheL1-I-96 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-96

LowModules = CacheL2

[ Module CacheL1-D-96 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-96

LowModules = CacheL2

[ Module CacheL2-96 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-96

[ Network NetworkL2L1-96 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-97-0 ]
Arch = x86

Core = 97

Thread = 0

DataModule = CacheL1-D-97

InstModule = CacheL1-I-97

[ Entry Core-97-1 ]
Arch = x86

Core = 97

Thread = 1

DataModule = CacheL1-D-97

InstModule = CacheL1-I-97

[ Entry Core-97-2 ]
Arch = x86

Core = 97

Thread = 2

DataModule = CacheL1-D-97

InstModule = CacheL1-I-97

[ Entry Core-97-3 ]
Arch = x86

Core = 97

Thread = 3

DataModule = CacheL1-D-97

InstModule = CacheL1-I-97

[ Entry Core-97-4 ]
Arch = x86

Core = 97

Thread = 4

DataModule = CacheL1-D-97

InstModule = CacheL1-I-97

[ Entry Core-97-5 ]
Arch = x86

Core = 97

Thread = 5

DataModule = CacheL1-D-97

InstModule = CacheL1-I-97

[ Entry Core-97-6 ]
Arch = x86

Core = 97

Thread = 6

DataModule = CacheL1-D-97

InstModule = CacheL1-I-97

[ Entry Core-97-7 ]
Arch = x86

Core = 97

Thread = 7

DataModule = CacheL1-D-97

InstModule = CacheL1-I-97

[ Entry Core-97-8 ]
Arch = x86

Core = 97

Thread = 8

DataModule = CacheL1-D-97

InstModule = CacheL1-I-97

[ Entry Core-97-9 ]
Arch = x86

Core = 97

Thread = 9

DataModule = CacheL1-D-97

InstModule = CacheL1-I-97

[ Entry Core-97-10 ]
Arch = x86

Core = 97

Thread = 10

DataModule = CacheL1-D-97

InstModule = CacheL1-I-97

[ Entry Core-97-11 ]
Arch = x86

Core = 97

Thread = 11

DataModule = CacheL1-D-97

InstModule = CacheL1-I-97

[ Entry Core-97-12 ]
Arch = x86

Core = 97

Thread = 12

DataModule = CacheL1-D-97

InstModule = CacheL1-I-97

[ Entry Core-97-13 ]
Arch = x86

Core = 97

Thread = 13

DataModule = CacheL1-D-97

InstModule = CacheL1-I-97

[ Entry Core-97-14 ]
Arch = x86

Core = 97

Thread = 14

DataModule = CacheL1-D-97

InstModule = CacheL1-I-97

[ Entry Core-97-15 ]
Arch = x86

Core = 97

Thread = 15

DataModule = CacheL1-D-97

InstModule = CacheL1-I-97

[ Module CacheL1-I-97 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-97

LowModules = CacheL2

[ Module CacheL1-D-97 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-97

LowModules = CacheL2

[ Module CacheL2-97 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-97

[ Network NetworkL2L1-97 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-98-0 ]
Arch = x86

Core = 98

Thread = 0

DataModule = CacheL1-D-98

InstModule = CacheL1-I-98

[ Entry Core-98-1 ]
Arch = x86

Core = 98

Thread = 1

DataModule = CacheL1-D-98

InstModule = CacheL1-I-98

[ Entry Core-98-2 ]
Arch = x86

Core = 98

Thread = 2

DataModule = CacheL1-D-98

InstModule = CacheL1-I-98

[ Entry Core-98-3 ]
Arch = x86

Core = 98

Thread = 3

DataModule = CacheL1-D-98

InstModule = CacheL1-I-98

[ Entry Core-98-4 ]
Arch = x86

Core = 98

Thread = 4

DataModule = CacheL1-D-98

InstModule = CacheL1-I-98

[ Entry Core-98-5 ]
Arch = x86

Core = 98

Thread = 5

DataModule = CacheL1-D-98

InstModule = CacheL1-I-98

[ Entry Core-98-6 ]
Arch = x86

Core = 98

Thread = 6

DataModule = CacheL1-D-98

InstModule = CacheL1-I-98

[ Entry Core-98-7 ]
Arch = x86

Core = 98

Thread = 7

DataModule = CacheL1-D-98

InstModule = CacheL1-I-98

[ Entry Core-98-8 ]
Arch = x86

Core = 98

Thread = 8

DataModule = CacheL1-D-98

InstModule = CacheL1-I-98

[ Entry Core-98-9 ]
Arch = x86

Core = 98

Thread = 9

DataModule = CacheL1-D-98

InstModule = CacheL1-I-98

[ Entry Core-98-10 ]
Arch = x86

Core = 98

Thread = 10

DataModule = CacheL1-D-98

InstModule = CacheL1-I-98

[ Entry Core-98-11 ]
Arch = x86

Core = 98

Thread = 11

DataModule = CacheL1-D-98

InstModule = CacheL1-I-98

[ Entry Core-98-12 ]
Arch = x86

Core = 98

Thread = 12

DataModule = CacheL1-D-98

InstModule = CacheL1-I-98

[ Entry Core-98-13 ]
Arch = x86

Core = 98

Thread = 13

DataModule = CacheL1-D-98

InstModule = CacheL1-I-98

[ Entry Core-98-14 ]
Arch = x86

Core = 98

Thread = 14

DataModule = CacheL1-D-98

InstModule = CacheL1-I-98

[ Entry Core-98-15 ]
Arch = x86

Core = 98

Thread = 15

DataModule = CacheL1-D-98

InstModule = CacheL1-I-98

[ Module CacheL1-I-98 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-98

LowModules = CacheL2

[ Module CacheL1-D-98 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-98

LowModules = CacheL2

[ Module CacheL2-98 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-98

[ Network NetworkL2L1-98 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-99-0 ]
Arch = x86

Core = 99

Thread = 0

DataModule = CacheL1-D-99

InstModule = CacheL1-I-99

[ Entry Core-99-1 ]
Arch = x86

Core = 99

Thread = 1

DataModule = CacheL1-D-99

InstModule = CacheL1-I-99

[ Entry Core-99-2 ]
Arch = x86

Core = 99

Thread = 2

DataModule = CacheL1-D-99

InstModule = CacheL1-I-99

[ Entry Core-99-3 ]
Arch = x86

Core = 99

Thread = 3

DataModule = CacheL1-D-99

InstModule = CacheL1-I-99

[ Entry Core-99-4 ]
Arch = x86

Core = 99

Thread = 4

DataModule = CacheL1-D-99

InstModule = CacheL1-I-99

[ Entry Core-99-5 ]
Arch = x86

Core = 99

Thread = 5

DataModule = CacheL1-D-99

InstModule = CacheL1-I-99

[ Entry Core-99-6 ]
Arch = x86

Core = 99

Thread = 6

DataModule = CacheL1-D-99

InstModule = CacheL1-I-99

[ Entry Core-99-7 ]
Arch = x86

Core = 99

Thread = 7

DataModule = CacheL1-D-99

InstModule = CacheL1-I-99

[ Entry Core-99-8 ]
Arch = x86

Core = 99

Thread = 8

DataModule = CacheL1-D-99

InstModule = CacheL1-I-99

[ Entry Core-99-9 ]
Arch = x86

Core = 99

Thread = 9

DataModule = CacheL1-D-99

InstModule = CacheL1-I-99

[ Entry Core-99-10 ]
Arch = x86

Core = 99

Thread = 10

DataModule = CacheL1-D-99

InstModule = CacheL1-I-99

[ Entry Core-99-11 ]
Arch = x86

Core = 99

Thread = 11

DataModule = CacheL1-D-99

InstModule = CacheL1-I-99

[ Entry Core-99-12 ]
Arch = x86

Core = 99

Thread = 12

DataModule = CacheL1-D-99

InstModule = CacheL1-I-99

[ Entry Core-99-13 ]
Arch = x86

Core = 99

Thread = 13

DataModule = CacheL1-D-99

InstModule = CacheL1-I-99

[ Entry Core-99-14 ]
Arch = x86

Core = 99

Thread = 14

DataModule = CacheL1-D-99

InstModule = CacheL1-I-99

[ Entry Core-99-15 ]
Arch = x86

Core = 99

Thread = 15

DataModule = CacheL1-D-99

InstModule = CacheL1-I-99

[ Module CacheL1-I-99 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-99

LowModules = CacheL2

[ Module CacheL1-D-99 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-99

LowModules = CacheL2

[ Module CacheL2-99 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-99

[ Network NetworkL2L1-99 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-100-0 ]
Arch = x86

Core = 100

Thread = 0

DataModule = CacheL1-D-100

InstModule = CacheL1-I-100

[ Entry Core-100-1 ]
Arch = x86

Core = 100

Thread = 1

DataModule = CacheL1-D-100

InstModule = CacheL1-I-100

[ Entry Core-100-2 ]
Arch = x86

Core = 100

Thread = 2

DataModule = CacheL1-D-100

InstModule = CacheL1-I-100

[ Entry Core-100-3 ]
Arch = x86

Core = 100

Thread = 3

DataModule = CacheL1-D-100

InstModule = CacheL1-I-100

[ Entry Core-100-4 ]
Arch = x86

Core = 100

Thread = 4

DataModule = CacheL1-D-100

InstModule = CacheL1-I-100

[ Entry Core-100-5 ]
Arch = x86

Core = 100

Thread = 5

DataModule = CacheL1-D-100

InstModule = CacheL1-I-100

[ Entry Core-100-6 ]
Arch = x86

Core = 100

Thread = 6

DataModule = CacheL1-D-100

InstModule = CacheL1-I-100

[ Entry Core-100-7 ]
Arch = x86

Core = 100

Thread = 7

DataModule = CacheL1-D-100

InstModule = CacheL1-I-100

[ Entry Core-100-8 ]
Arch = x86

Core = 100

Thread = 8

DataModule = CacheL1-D-100

InstModule = CacheL1-I-100

[ Entry Core-100-9 ]
Arch = x86

Core = 100

Thread = 9

DataModule = CacheL1-D-100

InstModule = CacheL1-I-100

[ Entry Core-100-10 ]
Arch = x86

Core = 100

Thread = 10

DataModule = CacheL1-D-100

InstModule = CacheL1-I-100

[ Entry Core-100-11 ]
Arch = x86

Core = 100

Thread = 11

DataModule = CacheL1-D-100

InstModule = CacheL1-I-100

[ Entry Core-100-12 ]
Arch = x86

Core = 100

Thread = 12

DataModule = CacheL1-D-100

InstModule = CacheL1-I-100

[ Entry Core-100-13 ]
Arch = x86

Core = 100

Thread = 13

DataModule = CacheL1-D-100

InstModule = CacheL1-I-100

[ Entry Core-100-14 ]
Arch = x86

Core = 100

Thread = 14

DataModule = CacheL1-D-100

InstModule = CacheL1-I-100

[ Entry Core-100-15 ]
Arch = x86

Core = 100

Thread = 15

DataModule = CacheL1-D-100

InstModule = CacheL1-I-100

[ Module CacheL1-I-100 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-100

LowModules = CacheL2

[ Module CacheL1-D-100 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-100

LowModules = CacheL2

[ Module CacheL2-100 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-100

[ Network NetworkL2L1-100 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-101-0 ]
Arch = x86

Core = 101

Thread = 0

DataModule = CacheL1-D-101

InstModule = CacheL1-I-101

[ Entry Core-101-1 ]
Arch = x86

Core = 101

Thread = 1

DataModule = CacheL1-D-101

InstModule = CacheL1-I-101

[ Entry Core-101-2 ]
Arch = x86

Core = 101

Thread = 2

DataModule = CacheL1-D-101

InstModule = CacheL1-I-101

[ Entry Core-101-3 ]
Arch = x86

Core = 101

Thread = 3

DataModule = CacheL1-D-101

InstModule = CacheL1-I-101

[ Entry Core-101-4 ]
Arch = x86

Core = 101

Thread = 4

DataModule = CacheL1-D-101

InstModule = CacheL1-I-101

[ Entry Core-101-5 ]
Arch = x86

Core = 101

Thread = 5

DataModule = CacheL1-D-101

InstModule = CacheL1-I-101

[ Entry Core-101-6 ]
Arch = x86

Core = 101

Thread = 6

DataModule = CacheL1-D-101

InstModule = CacheL1-I-101

[ Entry Core-101-7 ]
Arch = x86

Core = 101

Thread = 7

DataModule = CacheL1-D-101

InstModule = CacheL1-I-101

[ Entry Core-101-8 ]
Arch = x86

Core = 101

Thread = 8

DataModule = CacheL1-D-101

InstModule = CacheL1-I-101

[ Entry Core-101-9 ]
Arch = x86

Core = 101

Thread = 9

DataModule = CacheL1-D-101

InstModule = CacheL1-I-101

[ Entry Core-101-10 ]
Arch = x86

Core = 101

Thread = 10

DataModule = CacheL1-D-101

InstModule = CacheL1-I-101

[ Entry Core-101-11 ]
Arch = x86

Core = 101

Thread = 11

DataModule = CacheL1-D-101

InstModule = CacheL1-I-101

[ Entry Core-101-12 ]
Arch = x86

Core = 101

Thread = 12

DataModule = CacheL1-D-101

InstModule = CacheL1-I-101

[ Entry Core-101-13 ]
Arch = x86

Core = 101

Thread = 13

DataModule = CacheL1-D-101

InstModule = CacheL1-I-101

[ Entry Core-101-14 ]
Arch = x86

Core = 101

Thread = 14

DataModule = CacheL1-D-101

InstModule = CacheL1-I-101

[ Entry Core-101-15 ]
Arch = x86

Core = 101

Thread = 15

DataModule = CacheL1-D-101

InstModule = CacheL1-I-101

[ Module CacheL1-I-101 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-101

LowModules = CacheL2

[ Module CacheL1-D-101 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-101

LowModules = CacheL2

[ Module CacheL2-101 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-101

[ Network NetworkL2L1-101 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-102-0 ]
Arch = x86

Core = 102

Thread = 0

DataModule = CacheL1-D-102

InstModule = CacheL1-I-102

[ Entry Core-102-1 ]
Arch = x86

Core = 102

Thread = 1

DataModule = CacheL1-D-102

InstModule = CacheL1-I-102

[ Entry Core-102-2 ]
Arch = x86

Core = 102

Thread = 2

DataModule = CacheL1-D-102

InstModule = CacheL1-I-102

[ Entry Core-102-3 ]
Arch = x86

Core = 102

Thread = 3

DataModule = CacheL1-D-102

InstModule = CacheL1-I-102

[ Entry Core-102-4 ]
Arch = x86

Core = 102

Thread = 4

DataModule = CacheL1-D-102

InstModule = CacheL1-I-102

[ Entry Core-102-5 ]
Arch = x86

Core = 102

Thread = 5

DataModule = CacheL1-D-102

InstModule = CacheL1-I-102

[ Entry Core-102-6 ]
Arch = x86

Core = 102

Thread = 6

DataModule = CacheL1-D-102

InstModule = CacheL1-I-102

[ Entry Core-102-7 ]
Arch = x86

Core = 102

Thread = 7

DataModule = CacheL1-D-102

InstModule = CacheL1-I-102

[ Entry Core-102-8 ]
Arch = x86

Core = 102

Thread = 8

DataModule = CacheL1-D-102

InstModule = CacheL1-I-102

[ Entry Core-102-9 ]
Arch = x86

Core = 102

Thread = 9

DataModule = CacheL1-D-102

InstModule = CacheL1-I-102

[ Entry Core-102-10 ]
Arch = x86

Core = 102

Thread = 10

DataModule = CacheL1-D-102

InstModule = CacheL1-I-102

[ Entry Core-102-11 ]
Arch = x86

Core = 102

Thread = 11

DataModule = CacheL1-D-102

InstModule = CacheL1-I-102

[ Entry Core-102-12 ]
Arch = x86

Core = 102

Thread = 12

DataModule = CacheL1-D-102

InstModule = CacheL1-I-102

[ Entry Core-102-13 ]
Arch = x86

Core = 102

Thread = 13

DataModule = CacheL1-D-102

InstModule = CacheL1-I-102

[ Entry Core-102-14 ]
Arch = x86

Core = 102

Thread = 14

DataModule = CacheL1-D-102

InstModule = CacheL1-I-102

[ Entry Core-102-15 ]
Arch = x86

Core = 102

Thread = 15

DataModule = CacheL1-D-102

InstModule = CacheL1-I-102

[ Module CacheL1-I-102 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-102

LowModules = CacheL2

[ Module CacheL1-D-102 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-102

LowModules = CacheL2

[ Module CacheL2-102 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-102

[ Network NetworkL2L1-102 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-103-0 ]
Arch = x86

Core = 103

Thread = 0

DataModule = CacheL1-D-103

InstModule = CacheL1-I-103

[ Entry Core-103-1 ]
Arch = x86

Core = 103

Thread = 1

DataModule = CacheL1-D-103

InstModule = CacheL1-I-103

[ Entry Core-103-2 ]
Arch = x86

Core = 103

Thread = 2

DataModule = CacheL1-D-103

InstModule = CacheL1-I-103

[ Entry Core-103-3 ]
Arch = x86

Core = 103

Thread = 3

DataModule = CacheL1-D-103

InstModule = CacheL1-I-103

[ Entry Core-103-4 ]
Arch = x86

Core = 103

Thread = 4

DataModule = CacheL1-D-103

InstModule = CacheL1-I-103

[ Entry Core-103-5 ]
Arch = x86

Core = 103

Thread = 5

DataModule = CacheL1-D-103

InstModule = CacheL1-I-103

[ Entry Core-103-6 ]
Arch = x86

Core = 103

Thread = 6

DataModule = CacheL1-D-103

InstModule = CacheL1-I-103

[ Entry Core-103-7 ]
Arch = x86

Core = 103

Thread = 7

DataModule = CacheL1-D-103

InstModule = CacheL1-I-103

[ Entry Core-103-8 ]
Arch = x86

Core = 103

Thread = 8

DataModule = CacheL1-D-103

InstModule = CacheL1-I-103

[ Entry Core-103-9 ]
Arch = x86

Core = 103

Thread = 9

DataModule = CacheL1-D-103

InstModule = CacheL1-I-103

[ Entry Core-103-10 ]
Arch = x86

Core = 103

Thread = 10

DataModule = CacheL1-D-103

InstModule = CacheL1-I-103

[ Entry Core-103-11 ]
Arch = x86

Core = 103

Thread = 11

DataModule = CacheL1-D-103

InstModule = CacheL1-I-103

[ Entry Core-103-12 ]
Arch = x86

Core = 103

Thread = 12

DataModule = CacheL1-D-103

InstModule = CacheL1-I-103

[ Entry Core-103-13 ]
Arch = x86

Core = 103

Thread = 13

DataModule = CacheL1-D-103

InstModule = CacheL1-I-103

[ Entry Core-103-14 ]
Arch = x86

Core = 103

Thread = 14

DataModule = CacheL1-D-103

InstModule = CacheL1-I-103

[ Entry Core-103-15 ]
Arch = x86

Core = 103

Thread = 15

DataModule = CacheL1-D-103

InstModule = CacheL1-I-103

[ Module CacheL1-I-103 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-103

LowModules = CacheL2

[ Module CacheL1-D-103 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-103

LowModules = CacheL2

[ Module CacheL2-103 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-103

[ Network NetworkL2L1-103 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-104-0 ]
Arch = x86

Core = 104

Thread = 0

DataModule = CacheL1-D-104

InstModule = CacheL1-I-104

[ Entry Core-104-1 ]
Arch = x86

Core = 104

Thread = 1

DataModule = CacheL1-D-104

InstModule = CacheL1-I-104

[ Entry Core-104-2 ]
Arch = x86

Core = 104

Thread = 2

DataModule = CacheL1-D-104

InstModule = CacheL1-I-104

[ Entry Core-104-3 ]
Arch = x86

Core = 104

Thread = 3

DataModule = CacheL1-D-104

InstModule = CacheL1-I-104

[ Entry Core-104-4 ]
Arch = x86

Core = 104

Thread = 4

DataModule = CacheL1-D-104

InstModule = CacheL1-I-104

[ Entry Core-104-5 ]
Arch = x86

Core = 104

Thread = 5

DataModule = CacheL1-D-104

InstModule = CacheL1-I-104

[ Entry Core-104-6 ]
Arch = x86

Core = 104

Thread = 6

DataModule = CacheL1-D-104

InstModule = CacheL1-I-104

[ Entry Core-104-7 ]
Arch = x86

Core = 104

Thread = 7

DataModule = CacheL1-D-104

InstModule = CacheL1-I-104

[ Entry Core-104-8 ]
Arch = x86

Core = 104

Thread = 8

DataModule = CacheL1-D-104

InstModule = CacheL1-I-104

[ Entry Core-104-9 ]
Arch = x86

Core = 104

Thread = 9

DataModule = CacheL1-D-104

InstModule = CacheL1-I-104

[ Entry Core-104-10 ]
Arch = x86

Core = 104

Thread = 10

DataModule = CacheL1-D-104

InstModule = CacheL1-I-104

[ Entry Core-104-11 ]
Arch = x86

Core = 104

Thread = 11

DataModule = CacheL1-D-104

InstModule = CacheL1-I-104

[ Entry Core-104-12 ]
Arch = x86

Core = 104

Thread = 12

DataModule = CacheL1-D-104

InstModule = CacheL1-I-104

[ Entry Core-104-13 ]
Arch = x86

Core = 104

Thread = 13

DataModule = CacheL1-D-104

InstModule = CacheL1-I-104

[ Entry Core-104-14 ]
Arch = x86

Core = 104

Thread = 14

DataModule = CacheL1-D-104

InstModule = CacheL1-I-104

[ Entry Core-104-15 ]
Arch = x86

Core = 104

Thread = 15

DataModule = CacheL1-D-104

InstModule = CacheL1-I-104

[ Module CacheL1-I-104 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-104

LowModules = CacheL2

[ Module CacheL1-D-104 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-104

LowModules = CacheL2

[ Module CacheL2-104 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-104

[ Network NetworkL2L1-104 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-105-0 ]
Arch = x86

Core = 105

Thread = 0

DataModule = CacheL1-D-105

InstModule = CacheL1-I-105

[ Entry Core-105-1 ]
Arch = x86

Core = 105

Thread = 1

DataModule = CacheL1-D-105

InstModule = CacheL1-I-105

[ Entry Core-105-2 ]
Arch = x86

Core = 105

Thread = 2

DataModule = CacheL1-D-105

InstModule = CacheL1-I-105

[ Entry Core-105-3 ]
Arch = x86

Core = 105

Thread = 3

DataModule = CacheL1-D-105

InstModule = CacheL1-I-105

[ Entry Core-105-4 ]
Arch = x86

Core = 105

Thread = 4

DataModule = CacheL1-D-105

InstModule = CacheL1-I-105

[ Entry Core-105-5 ]
Arch = x86

Core = 105

Thread = 5

DataModule = CacheL1-D-105

InstModule = CacheL1-I-105

[ Entry Core-105-6 ]
Arch = x86

Core = 105

Thread = 6

DataModule = CacheL1-D-105

InstModule = CacheL1-I-105

[ Entry Core-105-7 ]
Arch = x86

Core = 105

Thread = 7

DataModule = CacheL1-D-105

InstModule = CacheL1-I-105

[ Entry Core-105-8 ]
Arch = x86

Core = 105

Thread = 8

DataModule = CacheL1-D-105

InstModule = CacheL1-I-105

[ Entry Core-105-9 ]
Arch = x86

Core = 105

Thread = 9

DataModule = CacheL1-D-105

InstModule = CacheL1-I-105

[ Entry Core-105-10 ]
Arch = x86

Core = 105

Thread = 10

DataModule = CacheL1-D-105

InstModule = CacheL1-I-105

[ Entry Core-105-11 ]
Arch = x86

Core = 105

Thread = 11

DataModule = CacheL1-D-105

InstModule = CacheL1-I-105

[ Entry Core-105-12 ]
Arch = x86

Core = 105

Thread = 12

DataModule = CacheL1-D-105

InstModule = CacheL1-I-105

[ Entry Core-105-13 ]
Arch = x86

Core = 105

Thread = 13

DataModule = CacheL1-D-105

InstModule = CacheL1-I-105

[ Entry Core-105-14 ]
Arch = x86

Core = 105

Thread = 14

DataModule = CacheL1-D-105

InstModule = CacheL1-I-105

[ Entry Core-105-15 ]
Arch = x86

Core = 105

Thread = 15

DataModule = CacheL1-D-105

InstModule = CacheL1-I-105

[ Module CacheL1-I-105 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-105

LowModules = CacheL2

[ Module CacheL1-D-105 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-105

LowModules = CacheL2

[ Module CacheL2-105 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-105

[ Network NetworkL2L1-105 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-106-0 ]
Arch = x86

Core = 106

Thread = 0

DataModule = CacheL1-D-106

InstModule = CacheL1-I-106

[ Entry Core-106-1 ]
Arch = x86

Core = 106

Thread = 1

DataModule = CacheL1-D-106

InstModule = CacheL1-I-106

[ Entry Core-106-2 ]
Arch = x86

Core = 106

Thread = 2

DataModule = CacheL1-D-106

InstModule = CacheL1-I-106

[ Entry Core-106-3 ]
Arch = x86

Core = 106

Thread = 3

DataModule = CacheL1-D-106

InstModule = CacheL1-I-106

[ Entry Core-106-4 ]
Arch = x86

Core = 106

Thread = 4

DataModule = CacheL1-D-106

InstModule = CacheL1-I-106

[ Entry Core-106-5 ]
Arch = x86

Core = 106

Thread = 5

DataModule = CacheL1-D-106

InstModule = CacheL1-I-106

[ Entry Core-106-6 ]
Arch = x86

Core = 106

Thread = 6

DataModule = CacheL1-D-106

InstModule = CacheL1-I-106

[ Entry Core-106-7 ]
Arch = x86

Core = 106

Thread = 7

DataModule = CacheL1-D-106

InstModule = CacheL1-I-106

[ Entry Core-106-8 ]
Arch = x86

Core = 106

Thread = 8

DataModule = CacheL1-D-106

InstModule = CacheL1-I-106

[ Entry Core-106-9 ]
Arch = x86

Core = 106

Thread = 9

DataModule = CacheL1-D-106

InstModule = CacheL1-I-106

[ Entry Core-106-10 ]
Arch = x86

Core = 106

Thread = 10

DataModule = CacheL1-D-106

InstModule = CacheL1-I-106

[ Entry Core-106-11 ]
Arch = x86

Core = 106

Thread = 11

DataModule = CacheL1-D-106

InstModule = CacheL1-I-106

[ Entry Core-106-12 ]
Arch = x86

Core = 106

Thread = 12

DataModule = CacheL1-D-106

InstModule = CacheL1-I-106

[ Entry Core-106-13 ]
Arch = x86

Core = 106

Thread = 13

DataModule = CacheL1-D-106

InstModule = CacheL1-I-106

[ Entry Core-106-14 ]
Arch = x86

Core = 106

Thread = 14

DataModule = CacheL1-D-106

InstModule = CacheL1-I-106

[ Entry Core-106-15 ]
Arch = x86

Core = 106

Thread = 15

DataModule = CacheL1-D-106

InstModule = CacheL1-I-106

[ Module CacheL1-I-106 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-106

LowModules = CacheL2

[ Module CacheL1-D-106 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-106

LowModules = CacheL2

[ Module CacheL2-106 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-106

[ Network NetworkL2L1-106 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-107-0 ]
Arch = x86

Core = 107

Thread = 0

DataModule = CacheL1-D-107

InstModule = CacheL1-I-107

[ Entry Core-107-1 ]
Arch = x86

Core = 107

Thread = 1

DataModule = CacheL1-D-107

InstModule = CacheL1-I-107

[ Entry Core-107-2 ]
Arch = x86

Core = 107

Thread = 2

DataModule = CacheL1-D-107

InstModule = CacheL1-I-107

[ Entry Core-107-3 ]
Arch = x86

Core = 107

Thread = 3

DataModule = CacheL1-D-107

InstModule = CacheL1-I-107

[ Entry Core-107-4 ]
Arch = x86

Core = 107

Thread = 4

DataModule = CacheL1-D-107

InstModule = CacheL1-I-107

[ Entry Core-107-5 ]
Arch = x86

Core = 107

Thread = 5

DataModule = CacheL1-D-107

InstModule = CacheL1-I-107

[ Entry Core-107-6 ]
Arch = x86

Core = 107

Thread = 6

DataModule = CacheL1-D-107

InstModule = CacheL1-I-107

[ Entry Core-107-7 ]
Arch = x86

Core = 107

Thread = 7

DataModule = CacheL1-D-107

InstModule = CacheL1-I-107

[ Entry Core-107-8 ]
Arch = x86

Core = 107

Thread = 8

DataModule = CacheL1-D-107

InstModule = CacheL1-I-107

[ Entry Core-107-9 ]
Arch = x86

Core = 107

Thread = 9

DataModule = CacheL1-D-107

InstModule = CacheL1-I-107

[ Entry Core-107-10 ]
Arch = x86

Core = 107

Thread = 10

DataModule = CacheL1-D-107

InstModule = CacheL1-I-107

[ Entry Core-107-11 ]
Arch = x86

Core = 107

Thread = 11

DataModule = CacheL1-D-107

InstModule = CacheL1-I-107

[ Entry Core-107-12 ]
Arch = x86

Core = 107

Thread = 12

DataModule = CacheL1-D-107

InstModule = CacheL1-I-107

[ Entry Core-107-13 ]
Arch = x86

Core = 107

Thread = 13

DataModule = CacheL1-D-107

InstModule = CacheL1-I-107

[ Entry Core-107-14 ]
Arch = x86

Core = 107

Thread = 14

DataModule = CacheL1-D-107

InstModule = CacheL1-I-107

[ Entry Core-107-15 ]
Arch = x86

Core = 107

Thread = 15

DataModule = CacheL1-D-107

InstModule = CacheL1-I-107

[ Module CacheL1-I-107 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-107

LowModules = CacheL2

[ Module CacheL1-D-107 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-107

LowModules = CacheL2

[ Module CacheL2-107 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-107

[ Network NetworkL2L1-107 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-108-0 ]
Arch = x86

Core = 108

Thread = 0

DataModule = CacheL1-D-108

InstModule = CacheL1-I-108

[ Entry Core-108-1 ]
Arch = x86

Core = 108

Thread = 1

DataModule = CacheL1-D-108

InstModule = CacheL1-I-108

[ Entry Core-108-2 ]
Arch = x86

Core = 108

Thread = 2

DataModule = CacheL1-D-108

InstModule = CacheL1-I-108

[ Entry Core-108-3 ]
Arch = x86

Core = 108

Thread = 3

DataModule = CacheL1-D-108

InstModule = CacheL1-I-108

[ Entry Core-108-4 ]
Arch = x86

Core = 108

Thread = 4

DataModule = CacheL1-D-108

InstModule = CacheL1-I-108

[ Entry Core-108-5 ]
Arch = x86

Core = 108

Thread = 5

DataModule = CacheL1-D-108

InstModule = CacheL1-I-108

[ Entry Core-108-6 ]
Arch = x86

Core = 108

Thread = 6

DataModule = CacheL1-D-108

InstModule = CacheL1-I-108

[ Entry Core-108-7 ]
Arch = x86

Core = 108

Thread = 7

DataModule = CacheL1-D-108

InstModule = CacheL1-I-108

[ Entry Core-108-8 ]
Arch = x86

Core = 108

Thread = 8

DataModule = CacheL1-D-108

InstModule = CacheL1-I-108

[ Entry Core-108-9 ]
Arch = x86

Core = 108

Thread = 9

DataModule = CacheL1-D-108

InstModule = CacheL1-I-108

[ Entry Core-108-10 ]
Arch = x86

Core = 108

Thread = 10

DataModule = CacheL1-D-108

InstModule = CacheL1-I-108

[ Entry Core-108-11 ]
Arch = x86

Core = 108

Thread = 11

DataModule = CacheL1-D-108

InstModule = CacheL1-I-108

[ Entry Core-108-12 ]
Arch = x86

Core = 108

Thread = 12

DataModule = CacheL1-D-108

InstModule = CacheL1-I-108

[ Entry Core-108-13 ]
Arch = x86

Core = 108

Thread = 13

DataModule = CacheL1-D-108

InstModule = CacheL1-I-108

[ Entry Core-108-14 ]
Arch = x86

Core = 108

Thread = 14

DataModule = CacheL1-D-108

InstModule = CacheL1-I-108

[ Entry Core-108-15 ]
Arch = x86

Core = 108

Thread = 15

DataModule = CacheL1-D-108

InstModule = CacheL1-I-108

[ Module CacheL1-I-108 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-108

LowModules = CacheL2

[ Module CacheL1-D-108 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-108

LowModules = CacheL2

[ Module CacheL2-108 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-108

[ Network NetworkL2L1-108 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-109-0 ]
Arch = x86

Core = 109

Thread = 0

DataModule = CacheL1-D-109

InstModule = CacheL1-I-109

[ Entry Core-109-1 ]
Arch = x86

Core = 109

Thread = 1

DataModule = CacheL1-D-109

InstModule = CacheL1-I-109

[ Entry Core-109-2 ]
Arch = x86

Core = 109

Thread = 2

DataModule = CacheL1-D-109

InstModule = CacheL1-I-109

[ Entry Core-109-3 ]
Arch = x86

Core = 109

Thread = 3

DataModule = CacheL1-D-109

InstModule = CacheL1-I-109

[ Entry Core-109-4 ]
Arch = x86

Core = 109

Thread = 4

DataModule = CacheL1-D-109

InstModule = CacheL1-I-109

[ Entry Core-109-5 ]
Arch = x86

Core = 109

Thread = 5

DataModule = CacheL1-D-109

InstModule = CacheL1-I-109

[ Entry Core-109-6 ]
Arch = x86

Core = 109

Thread = 6

DataModule = CacheL1-D-109

InstModule = CacheL1-I-109

[ Entry Core-109-7 ]
Arch = x86

Core = 109

Thread = 7

DataModule = CacheL1-D-109

InstModule = CacheL1-I-109

[ Entry Core-109-8 ]
Arch = x86

Core = 109

Thread = 8

DataModule = CacheL1-D-109

InstModule = CacheL1-I-109

[ Entry Core-109-9 ]
Arch = x86

Core = 109

Thread = 9

DataModule = CacheL1-D-109

InstModule = CacheL1-I-109

[ Entry Core-109-10 ]
Arch = x86

Core = 109

Thread = 10

DataModule = CacheL1-D-109

InstModule = CacheL1-I-109

[ Entry Core-109-11 ]
Arch = x86

Core = 109

Thread = 11

DataModule = CacheL1-D-109

InstModule = CacheL1-I-109

[ Entry Core-109-12 ]
Arch = x86

Core = 109

Thread = 12

DataModule = CacheL1-D-109

InstModule = CacheL1-I-109

[ Entry Core-109-13 ]
Arch = x86

Core = 109

Thread = 13

DataModule = CacheL1-D-109

InstModule = CacheL1-I-109

[ Entry Core-109-14 ]
Arch = x86

Core = 109

Thread = 14

DataModule = CacheL1-D-109

InstModule = CacheL1-I-109

[ Entry Core-109-15 ]
Arch = x86

Core = 109

Thread = 15

DataModule = CacheL1-D-109

InstModule = CacheL1-I-109

[ Module CacheL1-I-109 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-109

LowModules = CacheL2

[ Module CacheL1-D-109 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-109

LowModules = CacheL2

[ Module CacheL2-109 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-109

[ Network NetworkL2L1-109 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-110-0 ]
Arch = x86

Core = 110

Thread = 0

DataModule = CacheL1-D-110

InstModule = CacheL1-I-110

[ Entry Core-110-1 ]
Arch = x86

Core = 110

Thread = 1

DataModule = CacheL1-D-110

InstModule = CacheL1-I-110

[ Entry Core-110-2 ]
Arch = x86

Core = 110

Thread = 2

DataModule = CacheL1-D-110

InstModule = CacheL1-I-110

[ Entry Core-110-3 ]
Arch = x86

Core = 110

Thread = 3

DataModule = CacheL1-D-110

InstModule = CacheL1-I-110

[ Entry Core-110-4 ]
Arch = x86

Core = 110

Thread = 4

DataModule = CacheL1-D-110

InstModule = CacheL1-I-110

[ Entry Core-110-5 ]
Arch = x86

Core = 110

Thread = 5

DataModule = CacheL1-D-110

InstModule = CacheL1-I-110

[ Entry Core-110-6 ]
Arch = x86

Core = 110

Thread = 6

DataModule = CacheL1-D-110

InstModule = CacheL1-I-110

[ Entry Core-110-7 ]
Arch = x86

Core = 110

Thread = 7

DataModule = CacheL1-D-110

InstModule = CacheL1-I-110

[ Entry Core-110-8 ]
Arch = x86

Core = 110

Thread = 8

DataModule = CacheL1-D-110

InstModule = CacheL1-I-110

[ Entry Core-110-9 ]
Arch = x86

Core = 110

Thread = 9

DataModule = CacheL1-D-110

InstModule = CacheL1-I-110

[ Entry Core-110-10 ]
Arch = x86

Core = 110

Thread = 10

DataModule = CacheL1-D-110

InstModule = CacheL1-I-110

[ Entry Core-110-11 ]
Arch = x86

Core = 110

Thread = 11

DataModule = CacheL1-D-110

InstModule = CacheL1-I-110

[ Entry Core-110-12 ]
Arch = x86

Core = 110

Thread = 12

DataModule = CacheL1-D-110

InstModule = CacheL1-I-110

[ Entry Core-110-13 ]
Arch = x86

Core = 110

Thread = 13

DataModule = CacheL1-D-110

InstModule = CacheL1-I-110

[ Entry Core-110-14 ]
Arch = x86

Core = 110

Thread = 14

DataModule = CacheL1-D-110

InstModule = CacheL1-I-110

[ Entry Core-110-15 ]
Arch = x86

Core = 110

Thread = 15

DataModule = CacheL1-D-110

InstModule = CacheL1-I-110

[ Module CacheL1-I-110 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-110

LowModules = CacheL2

[ Module CacheL1-D-110 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-110

LowModules = CacheL2

[ Module CacheL2-110 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-110

[ Network NetworkL2L1-110 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-111-0 ]
Arch = x86

Core = 111

Thread = 0

DataModule = CacheL1-D-111

InstModule = CacheL1-I-111

[ Entry Core-111-1 ]
Arch = x86

Core = 111

Thread = 1

DataModule = CacheL1-D-111

InstModule = CacheL1-I-111

[ Entry Core-111-2 ]
Arch = x86

Core = 111

Thread = 2

DataModule = CacheL1-D-111

InstModule = CacheL1-I-111

[ Entry Core-111-3 ]
Arch = x86

Core = 111

Thread = 3

DataModule = CacheL1-D-111

InstModule = CacheL1-I-111

[ Entry Core-111-4 ]
Arch = x86

Core = 111

Thread = 4

DataModule = CacheL1-D-111

InstModule = CacheL1-I-111

[ Entry Core-111-5 ]
Arch = x86

Core = 111

Thread = 5

DataModule = CacheL1-D-111

InstModule = CacheL1-I-111

[ Entry Core-111-6 ]
Arch = x86

Core = 111

Thread = 6

DataModule = CacheL1-D-111

InstModule = CacheL1-I-111

[ Entry Core-111-7 ]
Arch = x86

Core = 111

Thread = 7

DataModule = CacheL1-D-111

InstModule = CacheL1-I-111

[ Entry Core-111-8 ]
Arch = x86

Core = 111

Thread = 8

DataModule = CacheL1-D-111

InstModule = CacheL1-I-111

[ Entry Core-111-9 ]
Arch = x86

Core = 111

Thread = 9

DataModule = CacheL1-D-111

InstModule = CacheL1-I-111

[ Entry Core-111-10 ]
Arch = x86

Core = 111

Thread = 10

DataModule = CacheL1-D-111

InstModule = CacheL1-I-111

[ Entry Core-111-11 ]
Arch = x86

Core = 111

Thread = 11

DataModule = CacheL1-D-111

InstModule = CacheL1-I-111

[ Entry Core-111-12 ]
Arch = x86

Core = 111

Thread = 12

DataModule = CacheL1-D-111

InstModule = CacheL1-I-111

[ Entry Core-111-13 ]
Arch = x86

Core = 111

Thread = 13

DataModule = CacheL1-D-111

InstModule = CacheL1-I-111

[ Entry Core-111-14 ]
Arch = x86

Core = 111

Thread = 14

DataModule = CacheL1-D-111

InstModule = CacheL1-I-111

[ Entry Core-111-15 ]
Arch = x86

Core = 111

Thread = 15

DataModule = CacheL1-D-111

InstModule = CacheL1-I-111

[ Module CacheL1-I-111 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-111

LowModules = CacheL2

[ Module CacheL1-D-111 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-111

LowModules = CacheL2

[ Module CacheL2-111 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-111

[ Network NetworkL2L1-111 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-112-0 ]
Arch = x86

Core = 112

Thread = 0

DataModule = CacheL1-D-112

InstModule = CacheL1-I-112

[ Entry Core-112-1 ]
Arch = x86

Core = 112

Thread = 1

DataModule = CacheL1-D-112

InstModule = CacheL1-I-112

[ Entry Core-112-2 ]
Arch = x86

Core = 112

Thread = 2

DataModule = CacheL1-D-112

InstModule = CacheL1-I-112

[ Entry Core-112-3 ]
Arch = x86

Core = 112

Thread = 3

DataModule = CacheL1-D-112

InstModule = CacheL1-I-112

[ Entry Core-112-4 ]
Arch = x86

Core = 112

Thread = 4

DataModule = CacheL1-D-112

InstModule = CacheL1-I-112

[ Entry Core-112-5 ]
Arch = x86

Core = 112

Thread = 5

DataModule = CacheL1-D-112

InstModule = CacheL1-I-112

[ Entry Core-112-6 ]
Arch = x86

Core = 112

Thread = 6

DataModule = CacheL1-D-112

InstModule = CacheL1-I-112

[ Entry Core-112-7 ]
Arch = x86

Core = 112

Thread = 7

DataModule = CacheL1-D-112

InstModule = CacheL1-I-112

[ Entry Core-112-8 ]
Arch = x86

Core = 112

Thread = 8

DataModule = CacheL1-D-112

InstModule = CacheL1-I-112

[ Entry Core-112-9 ]
Arch = x86

Core = 112

Thread = 9

DataModule = CacheL1-D-112

InstModule = CacheL1-I-112

[ Entry Core-112-10 ]
Arch = x86

Core = 112

Thread = 10

DataModule = CacheL1-D-112

InstModule = CacheL1-I-112

[ Entry Core-112-11 ]
Arch = x86

Core = 112

Thread = 11

DataModule = CacheL1-D-112

InstModule = CacheL1-I-112

[ Entry Core-112-12 ]
Arch = x86

Core = 112

Thread = 12

DataModule = CacheL1-D-112

InstModule = CacheL1-I-112

[ Entry Core-112-13 ]
Arch = x86

Core = 112

Thread = 13

DataModule = CacheL1-D-112

InstModule = CacheL1-I-112

[ Entry Core-112-14 ]
Arch = x86

Core = 112

Thread = 14

DataModule = CacheL1-D-112

InstModule = CacheL1-I-112

[ Entry Core-112-15 ]
Arch = x86

Core = 112

Thread = 15

DataModule = CacheL1-D-112

InstModule = CacheL1-I-112

[ Module CacheL1-I-112 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-112

LowModules = CacheL2

[ Module CacheL1-D-112 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-112

LowModules = CacheL2

[ Module CacheL2-112 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-112

[ Network NetworkL2L1-112 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-113-0 ]
Arch = x86

Core = 113

Thread = 0

DataModule = CacheL1-D-113

InstModule = CacheL1-I-113

[ Entry Core-113-1 ]
Arch = x86

Core = 113

Thread = 1

DataModule = CacheL1-D-113

InstModule = CacheL1-I-113

[ Entry Core-113-2 ]
Arch = x86

Core = 113

Thread = 2

DataModule = CacheL1-D-113

InstModule = CacheL1-I-113

[ Entry Core-113-3 ]
Arch = x86

Core = 113

Thread = 3

DataModule = CacheL1-D-113

InstModule = CacheL1-I-113

[ Entry Core-113-4 ]
Arch = x86

Core = 113

Thread = 4

DataModule = CacheL1-D-113

InstModule = CacheL1-I-113

[ Entry Core-113-5 ]
Arch = x86

Core = 113

Thread = 5

DataModule = CacheL1-D-113

InstModule = CacheL1-I-113

[ Entry Core-113-6 ]
Arch = x86

Core = 113

Thread = 6

DataModule = CacheL1-D-113

InstModule = CacheL1-I-113

[ Entry Core-113-7 ]
Arch = x86

Core = 113

Thread = 7

DataModule = CacheL1-D-113

InstModule = CacheL1-I-113

[ Entry Core-113-8 ]
Arch = x86

Core = 113

Thread = 8

DataModule = CacheL1-D-113

InstModule = CacheL1-I-113

[ Entry Core-113-9 ]
Arch = x86

Core = 113

Thread = 9

DataModule = CacheL1-D-113

InstModule = CacheL1-I-113

[ Entry Core-113-10 ]
Arch = x86

Core = 113

Thread = 10

DataModule = CacheL1-D-113

InstModule = CacheL1-I-113

[ Entry Core-113-11 ]
Arch = x86

Core = 113

Thread = 11

DataModule = CacheL1-D-113

InstModule = CacheL1-I-113

[ Entry Core-113-12 ]
Arch = x86

Core = 113

Thread = 12

DataModule = CacheL1-D-113

InstModule = CacheL1-I-113

[ Entry Core-113-13 ]
Arch = x86

Core = 113

Thread = 13

DataModule = CacheL1-D-113

InstModule = CacheL1-I-113

[ Entry Core-113-14 ]
Arch = x86

Core = 113

Thread = 14

DataModule = CacheL1-D-113

InstModule = CacheL1-I-113

[ Entry Core-113-15 ]
Arch = x86

Core = 113

Thread = 15

DataModule = CacheL1-D-113

InstModule = CacheL1-I-113

[ Module CacheL1-I-113 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-113

LowModules = CacheL2

[ Module CacheL1-D-113 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-113

LowModules = CacheL2

[ Module CacheL2-113 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-113

[ Network NetworkL2L1-113 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-114-0 ]
Arch = x86

Core = 114

Thread = 0

DataModule = CacheL1-D-114

InstModule = CacheL1-I-114

[ Entry Core-114-1 ]
Arch = x86

Core = 114

Thread = 1

DataModule = CacheL1-D-114

InstModule = CacheL1-I-114

[ Entry Core-114-2 ]
Arch = x86

Core = 114

Thread = 2

DataModule = CacheL1-D-114

InstModule = CacheL1-I-114

[ Entry Core-114-3 ]
Arch = x86

Core = 114

Thread = 3

DataModule = CacheL1-D-114

InstModule = CacheL1-I-114

[ Entry Core-114-4 ]
Arch = x86

Core = 114

Thread = 4

DataModule = CacheL1-D-114

InstModule = CacheL1-I-114

[ Entry Core-114-5 ]
Arch = x86

Core = 114

Thread = 5

DataModule = CacheL1-D-114

InstModule = CacheL1-I-114

[ Entry Core-114-6 ]
Arch = x86

Core = 114

Thread = 6

DataModule = CacheL1-D-114

InstModule = CacheL1-I-114

[ Entry Core-114-7 ]
Arch = x86

Core = 114

Thread = 7

DataModule = CacheL1-D-114

InstModule = CacheL1-I-114

[ Entry Core-114-8 ]
Arch = x86

Core = 114

Thread = 8

DataModule = CacheL1-D-114

InstModule = CacheL1-I-114

[ Entry Core-114-9 ]
Arch = x86

Core = 114

Thread = 9

DataModule = CacheL1-D-114

InstModule = CacheL1-I-114

[ Entry Core-114-10 ]
Arch = x86

Core = 114

Thread = 10

DataModule = CacheL1-D-114

InstModule = CacheL1-I-114

[ Entry Core-114-11 ]
Arch = x86

Core = 114

Thread = 11

DataModule = CacheL1-D-114

InstModule = CacheL1-I-114

[ Entry Core-114-12 ]
Arch = x86

Core = 114

Thread = 12

DataModule = CacheL1-D-114

InstModule = CacheL1-I-114

[ Entry Core-114-13 ]
Arch = x86

Core = 114

Thread = 13

DataModule = CacheL1-D-114

InstModule = CacheL1-I-114

[ Entry Core-114-14 ]
Arch = x86

Core = 114

Thread = 14

DataModule = CacheL1-D-114

InstModule = CacheL1-I-114

[ Entry Core-114-15 ]
Arch = x86

Core = 114

Thread = 15

DataModule = CacheL1-D-114

InstModule = CacheL1-I-114

[ Module CacheL1-I-114 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-114

LowModules = CacheL2

[ Module CacheL1-D-114 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-114

LowModules = CacheL2

[ Module CacheL2-114 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-114

[ Network NetworkL2L1-114 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-115-0 ]
Arch = x86

Core = 115

Thread = 0

DataModule = CacheL1-D-115

InstModule = CacheL1-I-115

[ Entry Core-115-1 ]
Arch = x86

Core = 115

Thread = 1

DataModule = CacheL1-D-115

InstModule = CacheL1-I-115

[ Entry Core-115-2 ]
Arch = x86

Core = 115

Thread = 2

DataModule = CacheL1-D-115

InstModule = CacheL1-I-115

[ Entry Core-115-3 ]
Arch = x86

Core = 115

Thread = 3

DataModule = CacheL1-D-115

InstModule = CacheL1-I-115

[ Entry Core-115-4 ]
Arch = x86

Core = 115

Thread = 4

DataModule = CacheL1-D-115

InstModule = CacheL1-I-115

[ Entry Core-115-5 ]
Arch = x86

Core = 115

Thread = 5

DataModule = CacheL1-D-115

InstModule = CacheL1-I-115

[ Entry Core-115-6 ]
Arch = x86

Core = 115

Thread = 6

DataModule = CacheL1-D-115

InstModule = CacheL1-I-115

[ Entry Core-115-7 ]
Arch = x86

Core = 115

Thread = 7

DataModule = CacheL1-D-115

InstModule = CacheL1-I-115

[ Entry Core-115-8 ]
Arch = x86

Core = 115

Thread = 8

DataModule = CacheL1-D-115

InstModule = CacheL1-I-115

[ Entry Core-115-9 ]
Arch = x86

Core = 115

Thread = 9

DataModule = CacheL1-D-115

InstModule = CacheL1-I-115

[ Entry Core-115-10 ]
Arch = x86

Core = 115

Thread = 10

DataModule = CacheL1-D-115

InstModule = CacheL1-I-115

[ Entry Core-115-11 ]
Arch = x86

Core = 115

Thread = 11

DataModule = CacheL1-D-115

InstModule = CacheL1-I-115

[ Entry Core-115-12 ]
Arch = x86

Core = 115

Thread = 12

DataModule = CacheL1-D-115

InstModule = CacheL1-I-115

[ Entry Core-115-13 ]
Arch = x86

Core = 115

Thread = 13

DataModule = CacheL1-D-115

InstModule = CacheL1-I-115

[ Entry Core-115-14 ]
Arch = x86

Core = 115

Thread = 14

DataModule = CacheL1-D-115

InstModule = CacheL1-I-115

[ Entry Core-115-15 ]
Arch = x86

Core = 115

Thread = 15

DataModule = CacheL1-D-115

InstModule = CacheL1-I-115

[ Module CacheL1-I-115 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-115

LowModules = CacheL2

[ Module CacheL1-D-115 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-115

LowModules = CacheL2

[ Module CacheL2-115 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-115

[ Network NetworkL2L1-115 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-116-0 ]
Arch = x86

Core = 116

Thread = 0

DataModule = CacheL1-D-116

InstModule = CacheL1-I-116

[ Entry Core-116-1 ]
Arch = x86

Core = 116

Thread = 1

DataModule = CacheL1-D-116

InstModule = CacheL1-I-116

[ Entry Core-116-2 ]
Arch = x86

Core = 116

Thread = 2

DataModule = CacheL1-D-116

InstModule = CacheL1-I-116

[ Entry Core-116-3 ]
Arch = x86

Core = 116

Thread = 3

DataModule = CacheL1-D-116

InstModule = CacheL1-I-116

[ Entry Core-116-4 ]
Arch = x86

Core = 116

Thread = 4

DataModule = CacheL1-D-116

InstModule = CacheL1-I-116

[ Entry Core-116-5 ]
Arch = x86

Core = 116

Thread = 5

DataModule = CacheL1-D-116

InstModule = CacheL1-I-116

[ Entry Core-116-6 ]
Arch = x86

Core = 116

Thread = 6

DataModule = CacheL1-D-116

InstModule = CacheL1-I-116

[ Entry Core-116-7 ]
Arch = x86

Core = 116

Thread = 7

DataModule = CacheL1-D-116

InstModule = CacheL1-I-116

[ Entry Core-116-8 ]
Arch = x86

Core = 116

Thread = 8

DataModule = CacheL1-D-116

InstModule = CacheL1-I-116

[ Entry Core-116-9 ]
Arch = x86

Core = 116

Thread = 9

DataModule = CacheL1-D-116

InstModule = CacheL1-I-116

[ Entry Core-116-10 ]
Arch = x86

Core = 116

Thread = 10

DataModule = CacheL1-D-116

InstModule = CacheL1-I-116

[ Entry Core-116-11 ]
Arch = x86

Core = 116

Thread = 11

DataModule = CacheL1-D-116

InstModule = CacheL1-I-116

[ Entry Core-116-12 ]
Arch = x86

Core = 116

Thread = 12

DataModule = CacheL1-D-116

InstModule = CacheL1-I-116

[ Entry Core-116-13 ]
Arch = x86

Core = 116

Thread = 13

DataModule = CacheL1-D-116

InstModule = CacheL1-I-116

[ Entry Core-116-14 ]
Arch = x86

Core = 116

Thread = 14

DataModule = CacheL1-D-116

InstModule = CacheL1-I-116

[ Entry Core-116-15 ]
Arch = x86

Core = 116

Thread = 15

DataModule = CacheL1-D-116

InstModule = CacheL1-I-116

[ Module CacheL1-I-116 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-116

LowModules = CacheL2

[ Module CacheL1-D-116 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-116

LowModules = CacheL2

[ Module CacheL2-116 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-116

[ Network NetworkL2L1-116 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-117-0 ]
Arch = x86

Core = 117

Thread = 0

DataModule = CacheL1-D-117

InstModule = CacheL1-I-117

[ Entry Core-117-1 ]
Arch = x86

Core = 117

Thread = 1

DataModule = CacheL1-D-117

InstModule = CacheL1-I-117

[ Entry Core-117-2 ]
Arch = x86

Core = 117

Thread = 2

DataModule = CacheL1-D-117

InstModule = CacheL1-I-117

[ Entry Core-117-3 ]
Arch = x86

Core = 117

Thread = 3

DataModule = CacheL1-D-117

InstModule = CacheL1-I-117

[ Entry Core-117-4 ]
Arch = x86

Core = 117

Thread = 4

DataModule = CacheL1-D-117

InstModule = CacheL1-I-117

[ Entry Core-117-5 ]
Arch = x86

Core = 117

Thread = 5

DataModule = CacheL1-D-117

InstModule = CacheL1-I-117

[ Entry Core-117-6 ]
Arch = x86

Core = 117

Thread = 6

DataModule = CacheL1-D-117

InstModule = CacheL1-I-117

[ Entry Core-117-7 ]
Arch = x86

Core = 117

Thread = 7

DataModule = CacheL1-D-117

InstModule = CacheL1-I-117

[ Entry Core-117-8 ]
Arch = x86

Core = 117

Thread = 8

DataModule = CacheL1-D-117

InstModule = CacheL1-I-117

[ Entry Core-117-9 ]
Arch = x86

Core = 117

Thread = 9

DataModule = CacheL1-D-117

InstModule = CacheL1-I-117

[ Entry Core-117-10 ]
Arch = x86

Core = 117

Thread = 10

DataModule = CacheL1-D-117

InstModule = CacheL1-I-117

[ Entry Core-117-11 ]
Arch = x86

Core = 117

Thread = 11

DataModule = CacheL1-D-117

InstModule = CacheL1-I-117

[ Entry Core-117-12 ]
Arch = x86

Core = 117

Thread = 12

DataModule = CacheL1-D-117

InstModule = CacheL1-I-117

[ Entry Core-117-13 ]
Arch = x86

Core = 117

Thread = 13

DataModule = CacheL1-D-117

InstModule = CacheL1-I-117

[ Entry Core-117-14 ]
Arch = x86

Core = 117

Thread = 14

DataModule = CacheL1-D-117

InstModule = CacheL1-I-117

[ Entry Core-117-15 ]
Arch = x86

Core = 117

Thread = 15

DataModule = CacheL1-D-117

InstModule = CacheL1-I-117

[ Module CacheL1-I-117 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-117

LowModules = CacheL2

[ Module CacheL1-D-117 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-117

LowModules = CacheL2

[ Module CacheL2-117 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-117

[ Network NetworkL2L1-117 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-118-0 ]
Arch = x86

Core = 118

Thread = 0

DataModule = CacheL1-D-118

InstModule = CacheL1-I-118

[ Entry Core-118-1 ]
Arch = x86

Core = 118

Thread = 1

DataModule = CacheL1-D-118

InstModule = CacheL1-I-118

[ Entry Core-118-2 ]
Arch = x86

Core = 118

Thread = 2

DataModule = CacheL1-D-118

InstModule = CacheL1-I-118

[ Entry Core-118-3 ]
Arch = x86

Core = 118

Thread = 3

DataModule = CacheL1-D-118

InstModule = CacheL1-I-118

[ Entry Core-118-4 ]
Arch = x86

Core = 118

Thread = 4

DataModule = CacheL1-D-118

InstModule = CacheL1-I-118

[ Entry Core-118-5 ]
Arch = x86

Core = 118

Thread = 5

DataModule = CacheL1-D-118

InstModule = CacheL1-I-118

[ Entry Core-118-6 ]
Arch = x86

Core = 118

Thread = 6

DataModule = CacheL1-D-118

InstModule = CacheL1-I-118

[ Entry Core-118-7 ]
Arch = x86

Core = 118

Thread = 7

DataModule = CacheL1-D-118

InstModule = CacheL1-I-118

[ Entry Core-118-8 ]
Arch = x86

Core = 118

Thread = 8

DataModule = CacheL1-D-118

InstModule = CacheL1-I-118

[ Entry Core-118-9 ]
Arch = x86

Core = 118

Thread = 9

DataModule = CacheL1-D-118

InstModule = CacheL1-I-118

[ Entry Core-118-10 ]
Arch = x86

Core = 118

Thread = 10

DataModule = CacheL1-D-118

InstModule = CacheL1-I-118

[ Entry Core-118-11 ]
Arch = x86

Core = 118

Thread = 11

DataModule = CacheL1-D-118

InstModule = CacheL1-I-118

[ Entry Core-118-12 ]
Arch = x86

Core = 118

Thread = 12

DataModule = CacheL1-D-118

InstModule = CacheL1-I-118

[ Entry Core-118-13 ]
Arch = x86

Core = 118

Thread = 13

DataModule = CacheL1-D-118

InstModule = CacheL1-I-118

[ Entry Core-118-14 ]
Arch = x86

Core = 118

Thread = 14

DataModule = CacheL1-D-118

InstModule = CacheL1-I-118

[ Entry Core-118-15 ]
Arch = x86

Core = 118

Thread = 15

DataModule = CacheL1-D-118

InstModule = CacheL1-I-118

[ Module CacheL1-I-118 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-118

LowModules = CacheL2

[ Module CacheL1-D-118 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-118

LowModules = CacheL2

[ Module CacheL2-118 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-118

[ Network NetworkL2L1-118 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-119-0 ]
Arch = x86

Core = 119

Thread = 0

DataModule = CacheL1-D-119

InstModule = CacheL1-I-119

[ Entry Core-119-1 ]
Arch = x86

Core = 119

Thread = 1

DataModule = CacheL1-D-119

InstModule = CacheL1-I-119

[ Entry Core-119-2 ]
Arch = x86

Core = 119

Thread = 2

DataModule = CacheL1-D-119

InstModule = CacheL1-I-119

[ Entry Core-119-3 ]
Arch = x86

Core = 119

Thread = 3

DataModule = CacheL1-D-119

InstModule = CacheL1-I-119

[ Entry Core-119-4 ]
Arch = x86

Core = 119

Thread = 4

DataModule = CacheL1-D-119

InstModule = CacheL1-I-119

[ Entry Core-119-5 ]
Arch = x86

Core = 119

Thread = 5

DataModule = CacheL1-D-119

InstModule = CacheL1-I-119

[ Entry Core-119-6 ]
Arch = x86

Core = 119

Thread = 6

DataModule = CacheL1-D-119

InstModule = CacheL1-I-119

[ Entry Core-119-7 ]
Arch = x86

Core = 119

Thread = 7

DataModule = CacheL1-D-119

InstModule = CacheL1-I-119

[ Entry Core-119-8 ]
Arch = x86

Core = 119

Thread = 8

DataModule = CacheL1-D-119

InstModule = CacheL1-I-119

[ Entry Core-119-9 ]
Arch = x86

Core = 119

Thread = 9

DataModule = CacheL1-D-119

InstModule = CacheL1-I-119

[ Entry Core-119-10 ]
Arch = x86

Core = 119

Thread = 10

DataModule = CacheL1-D-119

InstModule = CacheL1-I-119

[ Entry Core-119-11 ]
Arch = x86

Core = 119

Thread = 11

DataModule = CacheL1-D-119

InstModule = CacheL1-I-119

[ Entry Core-119-12 ]
Arch = x86

Core = 119

Thread = 12

DataModule = CacheL1-D-119

InstModule = CacheL1-I-119

[ Entry Core-119-13 ]
Arch = x86

Core = 119

Thread = 13

DataModule = CacheL1-D-119

InstModule = CacheL1-I-119

[ Entry Core-119-14 ]
Arch = x86

Core = 119

Thread = 14

DataModule = CacheL1-D-119

InstModule = CacheL1-I-119

[ Entry Core-119-15 ]
Arch = x86

Core = 119

Thread = 15

DataModule = CacheL1-D-119

InstModule = CacheL1-I-119

[ Module CacheL1-I-119 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-119

LowModules = CacheL2

[ Module CacheL1-D-119 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-119

LowModules = CacheL2

[ Module CacheL2-119 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-119

[ Network NetworkL2L1-119 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-120-0 ]
Arch = x86

Core = 120

Thread = 0

DataModule = CacheL1-D-120

InstModule = CacheL1-I-120

[ Entry Core-120-1 ]
Arch = x86

Core = 120

Thread = 1

DataModule = CacheL1-D-120

InstModule = CacheL1-I-120

[ Entry Core-120-2 ]
Arch = x86

Core = 120

Thread = 2

DataModule = CacheL1-D-120

InstModule = CacheL1-I-120

[ Entry Core-120-3 ]
Arch = x86

Core = 120

Thread = 3

DataModule = CacheL1-D-120

InstModule = CacheL1-I-120

[ Entry Core-120-4 ]
Arch = x86

Core = 120

Thread = 4

DataModule = CacheL1-D-120

InstModule = CacheL1-I-120

[ Entry Core-120-5 ]
Arch = x86

Core = 120

Thread = 5

DataModule = CacheL1-D-120

InstModule = CacheL1-I-120

[ Entry Core-120-6 ]
Arch = x86

Core = 120

Thread = 6

DataModule = CacheL1-D-120

InstModule = CacheL1-I-120

[ Entry Core-120-7 ]
Arch = x86

Core = 120

Thread = 7

DataModule = CacheL1-D-120

InstModule = CacheL1-I-120

[ Entry Core-120-8 ]
Arch = x86

Core = 120

Thread = 8

DataModule = CacheL1-D-120

InstModule = CacheL1-I-120

[ Entry Core-120-9 ]
Arch = x86

Core = 120

Thread = 9

DataModule = CacheL1-D-120

InstModule = CacheL1-I-120

[ Entry Core-120-10 ]
Arch = x86

Core = 120

Thread = 10

DataModule = CacheL1-D-120

InstModule = CacheL1-I-120

[ Entry Core-120-11 ]
Arch = x86

Core = 120

Thread = 11

DataModule = CacheL1-D-120

InstModule = CacheL1-I-120

[ Entry Core-120-12 ]
Arch = x86

Core = 120

Thread = 12

DataModule = CacheL1-D-120

InstModule = CacheL1-I-120

[ Entry Core-120-13 ]
Arch = x86

Core = 120

Thread = 13

DataModule = CacheL1-D-120

InstModule = CacheL1-I-120

[ Entry Core-120-14 ]
Arch = x86

Core = 120

Thread = 14

DataModule = CacheL1-D-120

InstModule = CacheL1-I-120

[ Entry Core-120-15 ]
Arch = x86

Core = 120

Thread = 15

DataModule = CacheL1-D-120

InstModule = CacheL1-I-120

[ Module CacheL1-I-120 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-120

LowModules = CacheL2

[ Module CacheL1-D-120 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-120

LowModules = CacheL2

[ Module CacheL2-120 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-120

[ Network NetworkL2L1-120 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-121-0 ]
Arch = x86

Core = 121

Thread = 0

DataModule = CacheL1-D-121

InstModule = CacheL1-I-121

[ Entry Core-121-1 ]
Arch = x86

Core = 121

Thread = 1

DataModule = CacheL1-D-121

InstModule = CacheL1-I-121

[ Entry Core-121-2 ]
Arch = x86

Core = 121

Thread = 2

DataModule = CacheL1-D-121

InstModule = CacheL1-I-121

[ Entry Core-121-3 ]
Arch = x86

Core = 121

Thread = 3

DataModule = CacheL1-D-121

InstModule = CacheL1-I-121

[ Entry Core-121-4 ]
Arch = x86

Core = 121

Thread = 4

DataModule = CacheL1-D-121

InstModule = CacheL1-I-121

[ Entry Core-121-5 ]
Arch = x86

Core = 121

Thread = 5

DataModule = CacheL1-D-121

InstModule = CacheL1-I-121

[ Entry Core-121-6 ]
Arch = x86

Core = 121

Thread = 6

DataModule = CacheL1-D-121

InstModule = CacheL1-I-121

[ Entry Core-121-7 ]
Arch = x86

Core = 121

Thread = 7

DataModule = CacheL1-D-121

InstModule = CacheL1-I-121

[ Entry Core-121-8 ]
Arch = x86

Core = 121

Thread = 8

DataModule = CacheL1-D-121

InstModule = CacheL1-I-121

[ Entry Core-121-9 ]
Arch = x86

Core = 121

Thread = 9

DataModule = CacheL1-D-121

InstModule = CacheL1-I-121

[ Entry Core-121-10 ]
Arch = x86

Core = 121

Thread = 10

DataModule = CacheL1-D-121

InstModule = CacheL1-I-121

[ Entry Core-121-11 ]
Arch = x86

Core = 121

Thread = 11

DataModule = CacheL1-D-121

InstModule = CacheL1-I-121

[ Entry Core-121-12 ]
Arch = x86

Core = 121

Thread = 12

DataModule = CacheL1-D-121

InstModule = CacheL1-I-121

[ Entry Core-121-13 ]
Arch = x86

Core = 121

Thread = 13

DataModule = CacheL1-D-121

InstModule = CacheL1-I-121

[ Entry Core-121-14 ]
Arch = x86

Core = 121

Thread = 14

DataModule = CacheL1-D-121

InstModule = CacheL1-I-121

[ Entry Core-121-15 ]
Arch = x86

Core = 121

Thread = 15

DataModule = CacheL1-D-121

InstModule = CacheL1-I-121

[ Module CacheL1-I-121 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-121

LowModules = CacheL2

[ Module CacheL1-D-121 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-121

LowModules = CacheL2

[ Module CacheL2-121 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-121

[ Network NetworkL2L1-121 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-122-0 ]
Arch = x86

Core = 122

Thread = 0

DataModule = CacheL1-D-122

InstModule = CacheL1-I-122

[ Entry Core-122-1 ]
Arch = x86

Core = 122

Thread = 1

DataModule = CacheL1-D-122

InstModule = CacheL1-I-122

[ Entry Core-122-2 ]
Arch = x86

Core = 122

Thread = 2

DataModule = CacheL1-D-122

InstModule = CacheL1-I-122

[ Entry Core-122-3 ]
Arch = x86

Core = 122

Thread = 3

DataModule = CacheL1-D-122

InstModule = CacheL1-I-122

[ Entry Core-122-4 ]
Arch = x86

Core = 122

Thread = 4

DataModule = CacheL1-D-122

InstModule = CacheL1-I-122

[ Entry Core-122-5 ]
Arch = x86

Core = 122

Thread = 5

DataModule = CacheL1-D-122

InstModule = CacheL1-I-122

[ Entry Core-122-6 ]
Arch = x86

Core = 122

Thread = 6

DataModule = CacheL1-D-122

InstModule = CacheL1-I-122

[ Entry Core-122-7 ]
Arch = x86

Core = 122

Thread = 7

DataModule = CacheL1-D-122

InstModule = CacheL1-I-122

[ Entry Core-122-8 ]
Arch = x86

Core = 122

Thread = 8

DataModule = CacheL1-D-122

InstModule = CacheL1-I-122

[ Entry Core-122-9 ]
Arch = x86

Core = 122

Thread = 9

DataModule = CacheL1-D-122

InstModule = CacheL1-I-122

[ Entry Core-122-10 ]
Arch = x86

Core = 122

Thread = 10

DataModule = CacheL1-D-122

InstModule = CacheL1-I-122

[ Entry Core-122-11 ]
Arch = x86

Core = 122

Thread = 11

DataModule = CacheL1-D-122

InstModule = CacheL1-I-122

[ Entry Core-122-12 ]
Arch = x86

Core = 122

Thread = 12

DataModule = CacheL1-D-122

InstModule = CacheL1-I-122

[ Entry Core-122-13 ]
Arch = x86

Core = 122

Thread = 13

DataModule = CacheL1-D-122

InstModule = CacheL1-I-122

[ Entry Core-122-14 ]
Arch = x86

Core = 122

Thread = 14

DataModule = CacheL1-D-122

InstModule = CacheL1-I-122

[ Entry Core-122-15 ]
Arch = x86

Core = 122

Thread = 15

DataModule = CacheL1-D-122

InstModule = CacheL1-I-122

[ Module CacheL1-I-122 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-122

LowModules = CacheL2

[ Module CacheL1-D-122 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-122

LowModules = CacheL2

[ Module CacheL2-122 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-122

[ Network NetworkL2L1-122 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-123-0 ]
Arch = x86

Core = 123

Thread = 0

DataModule = CacheL1-D-123

InstModule = CacheL1-I-123

[ Entry Core-123-1 ]
Arch = x86

Core = 123

Thread = 1

DataModule = CacheL1-D-123

InstModule = CacheL1-I-123

[ Entry Core-123-2 ]
Arch = x86

Core = 123

Thread = 2

DataModule = CacheL1-D-123

InstModule = CacheL1-I-123

[ Entry Core-123-3 ]
Arch = x86

Core = 123

Thread = 3

DataModule = CacheL1-D-123

InstModule = CacheL1-I-123

[ Entry Core-123-4 ]
Arch = x86

Core = 123

Thread = 4

DataModule = CacheL1-D-123

InstModule = CacheL1-I-123

[ Entry Core-123-5 ]
Arch = x86

Core = 123

Thread = 5

DataModule = CacheL1-D-123

InstModule = CacheL1-I-123

[ Entry Core-123-6 ]
Arch = x86

Core = 123

Thread = 6

DataModule = CacheL1-D-123

InstModule = CacheL1-I-123

[ Entry Core-123-7 ]
Arch = x86

Core = 123

Thread = 7

DataModule = CacheL1-D-123

InstModule = CacheL1-I-123

[ Entry Core-123-8 ]
Arch = x86

Core = 123

Thread = 8

DataModule = CacheL1-D-123

InstModule = CacheL1-I-123

[ Entry Core-123-9 ]
Arch = x86

Core = 123

Thread = 9

DataModule = CacheL1-D-123

InstModule = CacheL1-I-123

[ Entry Core-123-10 ]
Arch = x86

Core = 123

Thread = 10

DataModule = CacheL1-D-123

InstModule = CacheL1-I-123

[ Entry Core-123-11 ]
Arch = x86

Core = 123

Thread = 11

DataModule = CacheL1-D-123

InstModule = CacheL1-I-123

[ Entry Core-123-12 ]
Arch = x86

Core = 123

Thread = 12

DataModule = CacheL1-D-123

InstModule = CacheL1-I-123

[ Entry Core-123-13 ]
Arch = x86

Core = 123

Thread = 13

DataModule = CacheL1-D-123

InstModule = CacheL1-I-123

[ Entry Core-123-14 ]
Arch = x86

Core = 123

Thread = 14

DataModule = CacheL1-D-123

InstModule = CacheL1-I-123

[ Entry Core-123-15 ]
Arch = x86

Core = 123

Thread = 15

DataModule = CacheL1-D-123

InstModule = CacheL1-I-123

[ Module CacheL1-I-123 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-123

LowModules = CacheL2

[ Module CacheL1-D-123 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-123

LowModules = CacheL2

[ Module CacheL2-123 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-123

[ Network NetworkL2L1-123 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-124-0 ]
Arch = x86

Core = 124

Thread = 0

DataModule = CacheL1-D-124

InstModule = CacheL1-I-124

[ Entry Core-124-1 ]
Arch = x86

Core = 124

Thread = 1

DataModule = CacheL1-D-124

InstModule = CacheL1-I-124

[ Entry Core-124-2 ]
Arch = x86

Core = 124

Thread = 2

DataModule = CacheL1-D-124

InstModule = CacheL1-I-124

[ Entry Core-124-3 ]
Arch = x86

Core = 124

Thread = 3

DataModule = CacheL1-D-124

InstModule = CacheL1-I-124

[ Entry Core-124-4 ]
Arch = x86

Core = 124

Thread = 4

DataModule = CacheL1-D-124

InstModule = CacheL1-I-124

[ Entry Core-124-5 ]
Arch = x86

Core = 124

Thread = 5

DataModule = CacheL1-D-124

InstModule = CacheL1-I-124

[ Entry Core-124-6 ]
Arch = x86

Core = 124

Thread = 6

DataModule = CacheL1-D-124

InstModule = CacheL1-I-124

[ Entry Core-124-7 ]
Arch = x86

Core = 124

Thread = 7

DataModule = CacheL1-D-124

InstModule = CacheL1-I-124

[ Entry Core-124-8 ]
Arch = x86

Core = 124

Thread = 8

DataModule = CacheL1-D-124

InstModule = CacheL1-I-124

[ Entry Core-124-9 ]
Arch = x86

Core = 124

Thread = 9

DataModule = CacheL1-D-124

InstModule = CacheL1-I-124

[ Entry Core-124-10 ]
Arch = x86

Core = 124

Thread = 10

DataModule = CacheL1-D-124

InstModule = CacheL1-I-124

[ Entry Core-124-11 ]
Arch = x86

Core = 124

Thread = 11

DataModule = CacheL1-D-124

InstModule = CacheL1-I-124

[ Entry Core-124-12 ]
Arch = x86

Core = 124

Thread = 12

DataModule = CacheL1-D-124

InstModule = CacheL1-I-124

[ Entry Core-124-13 ]
Arch = x86

Core = 124

Thread = 13

DataModule = CacheL1-D-124

InstModule = CacheL1-I-124

[ Entry Core-124-14 ]
Arch = x86

Core = 124

Thread = 14

DataModule = CacheL1-D-124

InstModule = CacheL1-I-124

[ Entry Core-124-15 ]
Arch = x86

Core = 124

Thread = 15

DataModule = CacheL1-D-124

InstModule = CacheL1-I-124

[ Module CacheL1-I-124 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-124

LowModules = CacheL2

[ Module CacheL1-D-124 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-124

LowModules = CacheL2

[ Module CacheL2-124 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-124

[ Network NetworkL2L1-124 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-125-0 ]
Arch = x86

Core = 125

Thread = 0

DataModule = CacheL1-D-125

InstModule = CacheL1-I-125

[ Entry Core-125-1 ]
Arch = x86

Core = 125

Thread = 1

DataModule = CacheL1-D-125

InstModule = CacheL1-I-125

[ Entry Core-125-2 ]
Arch = x86

Core = 125

Thread = 2

DataModule = CacheL1-D-125

InstModule = CacheL1-I-125

[ Entry Core-125-3 ]
Arch = x86

Core = 125

Thread = 3

DataModule = CacheL1-D-125

InstModule = CacheL1-I-125

[ Entry Core-125-4 ]
Arch = x86

Core = 125

Thread = 4

DataModule = CacheL1-D-125

InstModule = CacheL1-I-125

[ Entry Core-125-5 ]
Arch = x86

Core = 125

Thread = 5

DataModule = CacheL1-D-125

InstModule = CacheL1-I-125

[ Entry Core-125-6 ]
Arch = x86

Core = 125

Thread = 6

DataModule = CacheL1-D-125

InstModule = CacheL1-I-125

[ Entry Core-125-7 ]
Arch = x86

Core = 125

Thread = 7

DataModule = CacheL1-D-125

InstModule = CacheL1-I-125

[ Entry Core-125-8 ]
Arch = x86

Core = 125

Thread = 8

DataModule = CacheL1-D-125

InstModule = CacheL1-I-125

[ Entry Core-125-9 ]
Arch = x86

Core = 125

Thread = 9

DataModule = CacheL1-D-125

InstModule = CacheL1-I-125

[ Entry Core-125-10 ]
Arch = x86

Core = 125

Thread = 10

DataModule = CacheL1-D-125

InstModule = CacheL1-I-125

[ Entry Core-125-11 ]
Arch = x86

Core = 125

Thread = 11

DataModule = CacheL1-D-125

InstModule = CacheL1-I-125

[ Entry Core-125-12 ]
Arch = x86

Core = 125

Thread = 12

DataModule = CacheL1-D-125

InstModule = CacheL1-I-125

[ Entry Core-125-13 ]
Arch = x86

Core = 125

Thread = 13

DataModule = CacheL1-D-125

InstModule = CacheL1-I-125

[ Entry Core-125-14 ]
Arch = x86

Core = 125

Thread = 14

DataModule = CacheL1-D-125

InstModule = CacheL1-I-125

[ Entry Core-125-15 ]
Arch = x86

Core = 125

Thread = 15

DataModule = CacheL1-D-125

InstModule = CacheL1-I-125

[ Module CacheL1-I-125 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-125

LowModules = CacheL2

[ Module CacheL1-D-125 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-125

LowModules = CacheL2

[ Module CacheL2-125 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-125

[ Network NetworkL2L1-125 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-126-0 ]
Arch = x86

Core = 126

Thread = 0

DataModule = CacheL1-D-126

InstModule = CacheL1-I-126

[ Entry Core-126-1 ]
Arch = x86

Core = 126

Thread = 1

DataModule = CacheL1-D-126

InstModule = CacheL1-I-126

[ Entry Core-126-2 ]
Arch = x86

Core = 126

Thread = 2

DataModule = CacheL1-D-126

InstModule = CacheL1-I-126

[ Entry Core-126-3 ]
Arch = x86

Core = 126

Thread = 3

DataModule = CacheL1-D-126

InstModule = CacheL1-I-126

[ Entry Core-126-4 ]
Arch = x86

Core = 126

Thread = 4

DataModule = CacheL1-D-126

InstModule = CacheL1-I-126

[ Entry Core-126-5 ]
Arch = x86

Core = 126

Thread = 5

DataModule = CacheL1-D-126

InstModule = CacheL1-I-126

[ Entry Core-126-6 ]
Arch = x86

Core = 126

Thread = 6

DataModule = CacheL1-D-126

InstModule = CacheL1-I-126

[ Entry Core-126-7 ]
Arch = x86

Core = 126

Thread = 7

DataModule = CacheL1-D-126

InstModule = CacheL1-I-126

[ Entry Core-126-8 ]
Arch = x86

Core = 126

Thread = 8

DataModule = CacheL1-D-126

InstModule = CacheL1-I-126

[ Entry Core-126-9 ]
Arch = x86

Core = 126

Thread = 9

DataModule = CacheL1-D-126

InstModule = CacheL1-I-126

[ Entry Core-126-10 ]
Arch = x86

Core = 126

Thread = 10

DataModule = CacheL1-D-126

InstModule = CacheL1-I-126

[ Entry Core-126-11 ]
Arch = x86

Core = 126

Thread = 11

DataModule = CacheL1-D-126

InstModule = CacheL1-I-126

[ Entry Core-126-12 ]
Arch = x86

Core = 126

Thread = 12

DataModule = CacheL1-D-126

InstModule = CacheL1-I-126

[ Entry Core-126-13 ]
Arch = x86

Core = 126

Thread = 13

DataModule = CacheL1-D-126

InstModule = CacheL1-I-126

[ Entry Core-126-14 ]
Arch = x86

Core = 126

Thread = 14

DataModule = CacheL1-D-126

InstModule = CacheL1-I-126

[ Entry Core-126-15 ]
Arch = x86

Core = 126

Thread = 15

DataModule = CacheL1-D-126

InstModule = CacheL1-I-126

[ Module CacheL1-I-126 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-126

LowModules = CacheL2

[ Module CacheL1-D-126 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-126

LowModules = CacheL2

[ Module CacheL2-126 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-126

[ Network NetworkL2L1-126 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Entry Core-127-0 ]
Arch = x86

Core = 127

Thread = 0

DataModule = CacheL1-D-127

InstModule = CacheL1-I-127

[ Entry Core-127-1 ]
Arch = x86

Core = 127

Thread = 1

DataModule = CacheL1-D-127

InstModule = CacheL1-I-127

[ Entry Core-127-2 ]
Arch = x86

Core = 127

Thread = 2

DataModule = CacheL1-D-127

InstModule = CacheL1-I-127

[ Entry Core-127-3 ]
Arch = x86

Core = 127

Thread = 3

DataModule = CacheL1-D-127

InstModule = CacheL1-I-127

[ Entry Core-127-4 ]
Arch = x86

Core = 127

Thread = 4

DataModule = CacheL1-D-127

InstModule = CacheL1-I-127

[ Entry Core-127-5 ]
Arch = x86

Core = 127

Thread = 5

DataModule = CacheL1-D-127

InstModule = CacheL1-I-127

[ Entry Core-127-6 ]
Arch = x86

Core = 127

Thread = 6

DataModule = CacheL1-D-127

InstModule = CacheL1-I-127

[ Entry Core-127-7 ]
Arch = x86

Core = 127

Thread = 7

DataModule = CacheL1-D-127

InstModule = CacheL1-I-127

[ Entry Core-127-8 ]
Arch = x86

Core = 127

Thread = 8

DataModule = CacheL1-D-127

InstModule = CacheL1-I-127

[ Entry Core-127-9 ]
Arch = x86

Core = 127

Thread = 9

DataModule = CacheL1-D-127

InstModule = CacheL1-I-127

[ Entry Core-127-10 ]
Arch = x86

Core = 127

Thread = 10

DataModule = CacheL1-D-127

InstModule = CacheL1-I-127

[ Entry Core-127-11 ]
Arch = x86

Core = 127

Thread = 11

DataModule = CacheL1-D-127

InstModule = CacheL1-I-127

[ Entry Core-127-12 ]
Arch = x86

Core = 127

Thread = 12

DataModule = CacheL1-D-127

InstModule = CacheL1-I-127

[ Entry Core-127-13 ]
Arch = x86

Core = 127

Thread = 13

DataModule = CacheL1-D-127

InstModule = CacheL1-I-127

[ Entry Core-127-14 ]
Arch = x86

Core = 127

Thread = 14

DataModule = CacheL1-D-127

InstModule = CacheL1-I-127

[ Entry Core-127-15 ]
Arch = x86

Core = 127

Thread = 15

DataModule = CacheL1-D-127

InstModule = CacheL1-I-127

[ Module CacheL1-I-127 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-127

LowModules = CacheL2

[ Module CacheL1-D-127 ]
Type = Cache

Geometry = GeoNameL1

LowNetwork = NetworkL2L1-127

LowModules = CacheL2

[ Module CacheL2-127 ]
Type = Cache

Geometry = GeoNameL2

LowNetwork = NetworkL3L2

LowModules = CacheL3

HighNetwork = NetworkL2L1-127

[ Network NetworkL2L1-127 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Network NetworkMainL3 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

[ Network NetworkL3L2 ]
DefaultInputBufferSize = 256

DefaultOutputBufferSize = 256

DefaultBandwidth = 256

