Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Sat Nov  2 13:20:59 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab7radiant_impl_1.twr lab7radiant_impl_1.udb -gui -msgset C:/Users/vparizot/E155/lab7mvp/lab07_fpga/lab7radiant/promote.xml

-----------------------------------------
Design:          aes
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 71.1926%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
core/textIn0_i0_i1/D                    |           No arrival time
core/textIn0_i0_i0/D                    |           No arrival time
{core/textIn0_i0_i0/SP   core/textIn0_i0_i1/SP}                           
                                        |           No arrival time
core/keyIn0_i0_i1/D                     |           No arrival time
core/keyIn0_i0_i0/D                     |           No arrival time
{core/keyIn0_i0_i0/SP   core/keyIn0_i0_i1/SP}                           
                                        |           No arrival time
{core/round__i1/SR   core/round__i2/SR} |           No arrival time
core/textIn0_i0_i3/D                    |           No arrival time
core/textIn0_i0_i2/D                    |           No arrival time
{core/textIn0_i0_i2/SP   core/textIn0_i0_i3/SP}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       387
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 5 Start or End Points      |           Type           
-------------------------------------------------------------------
sck                                     |                     input
sdi                                     |                     input
load                                    |                     input
sdo                                     |                    output
done                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         5
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
sck_c                                   |         sck_pad.bb_inst/O
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
core/cyphertext_i0_i115/D                |    1.695 ns 
core/cyphertext_i0_i114/D                |    1.695 ns 
core/cyphertext_i0_i19/D                 |    2.210 ns 
core/cyphertext_i0_i18/D                 |    2.210 ns 
core/cyphertext_i0_i113/D                |    2.210 ns 
core/cyphertext_i0_i112/D                |    2.210 ns 
{core/in_i4/SP   core/in_i5/SP}          |    2.249 ns 
{core/in_i2/SP   core/in_i3/SP}          |    2.249 ns 
{core/currKey_i1/SP   core/currKey_i2/SP}|    2.249 ns 
{core/in_i0/SP   core/in_i1/SP}          |    2.249 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : core/counter_75__i5/Q  (SLICE_R13C4D)
Path End         : core/cyphertext_i0_i115/D  (SLICE_R24C23A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 80.5% (route), 19.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.695 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                  5.499  484     
{core/counter_75__i5/CK   core/counter_75__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_75__i5/CK->core/counter_75__i5/Q
                                          SLICE_R13C4D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
core/counter[5]                                              NET DELAY           2.141                  9.028  2       
core/i6_4_lut/C->core/i6_4_lut/Z          SLICE_R13C5C       A0_TO_F0_DELAY      0.449                  9.477  1       
core/n14                                                     NET DELAY           2.763                 12.240  1       
core/i7_4_lut/B->core/i7_4_lut/Z          SLICE_R13C3A       D1_TO_F1_DELAY      0.476                 12.716  4       
core/n28                                                     NET DELAY           0.304                 13.020  4       
core/i1_2_lut_3_lut/C->core/i1_2_lut_3_lut/Z
                                          SLICE_R13C3B       C0_TO_F0_DELAY      0.449                 13.469  3       
core/n1684                                                   NET DELAY           3.357                 16.826  3       
core/i3_4_lut/B->core/i3_4_lut/Z          SLICE_R13C7D       D0_TO_F0_DELAY      0.449                 17.275  128     
core/n4016                                                   NET DELAY           6.688                 23.963  128     
core/i1965_3_lut/C->core/i1965_3_lut/Z    SLICE_R24C23A      D0_TO_F0_DELAY      0.476                 24.439  1       
core/n2611                                                   NET DELAY           0.000                 24.439  1       
core/cyphertext_i0_i115/D                                    ENDPOINT            0.000                 24.439  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                 26.332  484     
{core/cyphertext_i0_i115/CK   core/cyphertext_i0_i114/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.438)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.695  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_75__i5/Q  (SLICE_R13C4D)
Path End         : core/cyphertext_i0_i114/D  (SLICE_R24C23A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 80.5% (route), 19.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.695 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                  5.499  484     
{core/counter_75__i5/CK   core/counter_75__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_75__i5/CK->core/counter_75__i5/Q
                                          SLICE_R13C4D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
core/counter[5]                                              NET DELAY           2.141                  9.028  2       
core/i6_4_lut/C->core/i6_4_lut/Z          SLICE_R13C5C       A0_TO_F0_DELAY      0.449                  9.477  1       
core/n14                                                     NET DELAY           2.763                 12.240  1       
core/i7_4_lut/B->core/i7_4_lut/Z          SLICE_R13C3A       D1_TO_F1_DELAY      0.476                 12.716  4       
core/n28                                                     NET DELAY           0.304                 13.020  4       
core/i1_2_lut_3_lut/C->core/i1_2_lut_3_lut/Z
                                          SLICE_R13C3B       C0_TO_F0_DELAY      0.449                 13.469  3       
core/n1684                                                   NET DELAY           3.357                 16.826  3       
core/i3_4_lut/B->core/i3_4_lut/Z          SLICE_R13C7D       D0_TO_F0_DELAY      0.449                 17.275  128     
core/n4016                                                   NET DELAY           6.688                 23.963  128     
core/i1964_3_lut/C->core/i1964_3_lut/Z    SLICE_R24C23A      D1_TO_F1_DELAY      0.476                 24.439  1       
core/n2610                                                   NET DELAY           0.000                 24.439  1       
core/cyphertext_i0_i114/D                                    ENDPOINT            0.000                 24.439  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                 26.332  484     
{core/cyphertext_i0_i115/CK   core/cyphertext_i0_i114/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(24.438)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    1.695  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_75__i5/Q  (SLICE_R13C4D)
Path End         : core/cyphertext_i0_i19/D  (SLICE_R21C23A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 80.0% (route), 20.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 2.210 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                  5.499  484     
{core/counter_75__i5/CK   core/counter_75__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_75__i5/CK->core/counter_75__i5/Q
                                          SLICE_R13C4D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
core/counter[5]                                              NET DELAY           2.141                  9.028  2       
core/i6_4_lut/C->core/i6_4_lut/Z          SLICE_R13C5C       A0_TO_F0_DELAY      0.449                  9.477  1       
core/n14                                                     NET DELAY           2.763                 12.240  1       
core/i7_4_lut/B->core/i7_4_lut/Z          SLICE_R13C3A       D1_TO_F1_DELAY      0.476                 12.716  4       
core/n28                                                     NET DELAY           0.304                 13.020  4       
core/i1_2_lut_3_lut/C->core/i1_2_lut_3_lut/Z
                                          SLICE_R13C3B       C0_TO_F0_DELAY      0.449                 13.469  3       
core/n1684                                                   NET DELAY           3.357                 16.826  3       
core/i3_4_lut/B->core/i3_4_lut/Z          SLICE_R13C7D       D0_TO_F0_DELAY      0.449                 17.275  128     
core/n4016                                                   NET DELAY           6.173                 23.448  128     
core/i1869_3_lut/C->core/i1869_3_lut/Z    SLICE_R21C23A      D0_TO_F0_DELAY      0.476                 23.924  1       
core/n2515                                                   NET DELAY           0.000                 23.924  1       
core/cyphertext_i0_i19/D                                     ENDPOINT            0.000                 23.924  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                 26.332  484     
{core/cyphertext_i0_i19/CK   core/cyphertext_i0_i18/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(23.923)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    2.210  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_75__i5/Q  (SLICE_R13C4D)
Path End         : core/cyphertext_i0_i18/D  (SLICE_R21C23A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 80.0% (route), 20.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 2.210 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                  5.499  484     
{core/counter_75__i5/CK   core/counter_75__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_75__i5/CK->core/counter_75__i5/Q
                                          SLICE_R13C4D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
core/counter[5]                                              NET DELAY           2.141                  9.028  2       
core/i6_4_lut/C->core/i6_4_lut/Z          SLICE_R13C5C       A0_TO_F0_DELAY      0.449                  9.477  1       
core/n14                                                     NET DELAY           2.763                 12.240  1       
core/i7_4_lut/B->core/i7_4_lut/Z          SLICE_R13C3A       D1_TO_F1_DELAY      0.476                 12.716  4       
core/n28                                                     NET DELAY           0.304                 13.020  4       
core/i1_2_lut_3_lut/C->core/i1_2_lut_3_lut/Z
                                          SLICE_R13C3B       C0_TO_F0_DELAY      0.449                 13.469  3       
core/n1684                                                   NET DELAY           3.357                 16.826  3       
core/i3_4_lut/B->core/i3_4_lut/Z          SLICE_R13C7D       D0_TO_F0_DELAY      0.449                 17.275  128     
core/n4016                                                   NET DELAY           6.173                 23.448  128     
core/i1868_3_lut/C->core/i1868_3_lut/Z    SLICE_R21C23A      D1_TO_F1_DELAY      0.476                 23.924  1       
core/n2514                                                   NET DELAY           0.000                 23.924  1       
core/cyphertext_i0_i18/D                                     ENDPOINT            0.000                 23.924  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                 26.332  484     
{core/cyphertext_i0_i19/CK   core/cyphertext_i0_i18/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(23.923)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    2.210  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_75__i5/Q  (SLICE_R13C4D)
Path End         : core/cyphertext_i0_i113/D  (SLICE_R21C23B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 80.0% (route), 20.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 2.210 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                  5.499  484     
{core/counter_75__i5/CK   core/counter_75__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_75__i5/CK->core/counter_75__i5/Q
                                          SLICE_R13C4D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
core/counter[5]                                              NET DELAY           2.141                  9.028  2       
core/i6_4_lut/C->core/i6_4_lut/Z          SLICE_R13C5C       A0_TO_F0_DELAY      0.449                  9.477  1       
core/n14                                                     NET DELAY           2.763                 12.240  1       
core/i7_4_lut/B->core/i7_4_lut/Z          SLICE_R13C3A       D1_TO_F1_DELAY      0.476                 12.716  4       
core/n28                                                     NET DELAY           0.304                 13.020  4       
core/i1_2_lut_3_lut/C->core/i1_2_lut_3_lut/Z
                                          SLICE_R13C3B       C0_TO_F0_DELAY      0.449                 13.469  3       
core/n1684                                                   NET DELAY           3.357                 16.826  3       
core/i3_4_lut/B->core/i3_4_lut/Z          SLICE_R13C7D       D0_TO_F0_DELAY      0.449                 17.275  128     
core/n4016                                                   NET DELAY           6.173                 23.448  128     
core/i1963_3_lut/C->core/i1963_3_lut/Z    SLICE_R21C23B      D0_TO_F0_DELAY      0.476                 23.924  1       
core/n2609                                                   NET DELAY           0.000                 23.924  1       
core/cyphertext_i0_i113/D                                    ENDPOINT            0.000                 23.924  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                 26.332  484     
{core/cyphertext_i0_i113/CK   core/cyphertext_i0_i112/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(23.923)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    2.210  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_75__i5/Q  (SLICE_R13C4D)
Path End         : core/cyphertext_i0_i112/D  (SLICE_R21C23B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 80.0% (route), 20.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 2.210 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                  5.499  484     
{core/counter_75__i5/CK   core/counter_75__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_75__i5/CK->core/counter_75__i5/Q
                                          SLICE_R13C4D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
core/counter[5]                                              NET DELAY           2.141                  9.028  2       
core/i6_4_lut/C->core/i6_4_lut/Z          SLICE_R13C5C       A0_TO_F0_DELAY      0.449                  9.477  1       
core/n14                                                     NET DELAY           2.763                 12.240  1       
core/i7_4_lut/B->core/i7_4_lut/Z          SLICE_R13C3A       D1_TO_F1_DELAY      0.476                 12.716  4       
core/n28                                                     NET DELAY           0.304                 13.020  4       
core/i1_2_lut_3_lut/C->core/i1_2_lut_3_lut/Z
                                          SLICE_R13C3B       C0_TO_F0_DELAY      0.449                 13.469  3       
core/n1684                                                   NET DELAY           3.357                 16.826  3       
core/i3_4_lut/B->core/i3_4_lut/Z          SLICE_R13C7D       D0_TO_F0_DELAY      0.449                 17.275  128     
core/n4016                                                   NET DELAY           6.173                 23.448  128     
core/i1962_3_lut/C->core/i1962_3_lut/Z    SLICE_R21C23B      D1_TO_F1_DELAY      0.476                 23.924  1       
core/n2608                                                   NET DELAY           0.000                 23.924  1       
core/cyphertext_i0_i112/D                                    ENDPOINT            0.000                 23.924  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                 26.332  484     
{core/cyphertext_i0_i113/CK   core/cyphertext_i0_i112/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(23.923)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    2.210  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_75__i5/Q  (SLICE_R13C4D)
Path End         : {core/in_i4/SP   core/in_i5/SP}  (SLICE_R5C14B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 77.2% (route), 22.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 2.249 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                  5.499  484     
{core/counter_75__i5/CK   core/counter_75__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_75__i5/CK->core/counter_75__i5/Q
                                          SLICE_R13C4D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
core/counter[5]                                              NET DELAY           2.141                  9.028  2       
core/i6_4_lut/C->core/i6_4_lut/Z          SLICE_R13C5C       A0_TO_F0_DELAY      0.449                  9.477  1       
core/n14                                                     NET DELAY           2.763                 12.240  1       
core/i7_4_lut/B->core/i7_4_lut/Z          SLICE_R13C3A       D1_TO_F1_DELAY      0.476                 12.716  4       
core/n28                                                     NET DELAY           0.304                 13.020  4       
core/i1_2_lut_3_lut/C->core/i1_2_lut_3_lut/Z
                                          SLICE_R13C3B       C0_TO_F0_DELAY      0.476                 13.496  3       
core/n1684                                                   NET DELAY           0.304                 13.800  3       
core/i4_4_lut/B->core/i4_4_lut/Z          SLICE_R13C3B       C1_TO_F1_DELAY      0.476                 14.276  1       
core/n10_adj_1483                                            NET DELAY           0.304                 14.580  1       
core/i5_3_lut/B->core/i5_3_lut/Z          SLICE_R13C3C       C0_TO_F0_DELAY      0.476                 15.056  257     
core/a4/n29                                                  NET DELAY           0.304                 15.360  257     
core/i4298_3_lut_4_lut/D->core/i4298_3_lut_4_lut/Z
                                          SLICE_R13C3C       C1_TO_F1_DELAY      0.449                 15.809  128     
core/n2073                                                   NET DELAY           8.076                 23.885  128     
{core/in_i4/SP   core/in_i5/SP}                              ENDPOINT            0.000                 23.885  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                 26.332  484     
{core/in_i4/CK   core/in_i5/CK}                              CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(23.884)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    2.249  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_75__i5/Q  (SLICE_R13C4D)
Path End         : {core/in_i2/SP   core/in_i3/SP}  (SLICE_R5C13B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 77.2% (route), 22.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 2.249 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                  5.499  484     
{core/counter_75__i5/CK   core/counter_75__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_75__i5/CK->core/counter_75__i5/Q
                                          SLICE_R13C4D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
core/counter[5]                                              NET DELAY           2.141                  9.028  2       
core/i6_4_lut/C->core/i6_4_lut/Z          SLICE_R13C5C       A0_TO_F0_DELAY      0.449                  9.477  1       
core/n14                                                     NET DELAY           2.763                 12.240  1       
core/i7_4_lut/B->core/i7_4_lut/Z          SLICE_R13C3A       D1_TO_F1_DELAY      0.476                 12.716  4       
core/n28                                                     NET DELAY           0.304                 13.020  4       
core/i1_2_lut_3_lut/C->core/i1_2_lut_3_lut/Z
                                          SLICE_R13C3B       C0_TO_F0_DELAY      0.476                 13.496  3       
core/n1684                                                   NET DELAY           0.304                 13.800  3       
core/i4_4_lut/B->core/i4_4_lut/Z          SLICE_R13C3B       C1_TO_F1_DELAY      0.476                 14.276  1       
core/n10_adj_1483                                            NET DELAY           0.304                 14.580  1       
core/i5_3_lut/B->core/i5_3_lut/Z          SLICE_R13C3C       C0_TO_F0_DELAY      0.476                 15.056  257     
core/a4/n29                                                  NET DELAY           0.304                 15.360  257     
core/i4298_3_lut_4_lut/D->core/i4298_3_lut_4_lut/Z
                                          SLICE_R13C3C       C1_TO_F1_DELAY      0.449                 15.809  128     
core/n2073                                                   NET DELAY           8.076                 23.885  128     
{core/in_i2/SP   core/in_i3/SP}                              ENDPOINT            0.000                 23.885  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                 26.332  484     
{core/in_i2/CK   core/in_i3/CK}                              CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(23.884)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    2.249  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_75__i5/Q  (SLICE_R13C4D)
Path End         : {core/currKey_i1/SP   core/currKey_i2/SP}  (SLICE_R8C8B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 77.2% (route), 22.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 2.249 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                  5.499  484     
{core/counter_75__i5/CK   core/counter_75__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_75__i5/CK->core/counter_75__i5/Q
                                          SLICE_R13C4D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
core/counter[5]                                              NET DELAY           2.141                  9.028  2       
core/i6_4_lut/C->core/i6_4_lut/Z          SLICE_R13C5C       A0_TO_F0_DELAY      0.449                  9.477  1       
core/n14                                                     NET DELAY           2.763                 12.240  1       
core/i7_4_lut/B->core/i7_4_lut/Z          SLICE_R13C3A       D1_TO_F1_DELAY      0.476                 12.716  4       
core/n28                                                     NET DELAY           0.304                 13.020  4       
core/i1_2_lut_3_lut/C->core/i1_2_lut_3_lut/Z
                                          SLICE_R13C3B       C0_TO_F0_DELAY      0.476                 13.496  3       
core/n1684                                                   NET DELAY           0.304                 13.800  3       
core/i4_4_lut/B->core/i4_4_lut/Z          SLICE_R13C3B       C1_TO_F1_DELAY      0.476                 14.276  1       
core/n10_adj_1483                                            NET DELAY           0.304                 14.580  1       
core/i5_3_lut/B->core/i5_3_lut/Z          SLICE_R13C3C       C0_TO_F0_DELAY      0.476                 15.056  257     
core/a4/n29                                                  NET DELAY           0.304                 15.360  257     
core/i4298_3_lut_4_lut/D->core/i4298_3_lut_4_lut/Z
                                          SLICE_R13C3C       C1_TO_F1_DELAY      0.449                 15.809  128     
core/n2073                                                   NET DELAY           8.076                 23.885  128     
{core/currKey_i1/SP   core/currKey_i2/SP}
                                                             ENDPOINT            0.000                 23.885  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                 26.332  484     
{core/currKey_i1/CK   core/currKey_i2/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(23.884)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    2.249  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/counter_75__i5/Q  (SLICE_R13C4D)
Path End         : {core/in_i0/SP   core/in_i1/SP}  (SLICE_R8C8A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 7
Delay Ratio      : 77.2% (route), 22.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 2.249 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                  5.499  484     
{core/counter_75__i5/CK   core/counter_75__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/counter_75__i5/CK->core/counter_75__i5/Q
                                          SLICE_R13C4D       CLK_TO_Q0_DELAY     1.388                  6.887  2       
core/counter[5]                                              NET DELAY           2.141                  9.028  2       
core/i6_4_lut/C->core/i6_4_lut/Z          SLICE_R13C5C       A0_TO_F0_DELAY      0.449                  9.477  1       
core/n14                                                     NET DELAY           2.763                 12.240  1       
core/i7_4_lut/B->core/i7_4_lut/Z          SLICE_R13C3A       D1_TO_F1_DELAY      0.476                 12.716  4       
core/n28                                                     NET DELAY           0.304                 13.020  4       
core/i1_2_lut_3_lut/C->core/i1_2_lut_3_lut/Z
                                          SLICE_R13C3B       C0_TO_F0_DELAY      0.476                 13.496  3       
core/n1684                                                   NET DELAY           0.304                 13.800  3       
core/i4_4_lut/B->core/i4_4_lut/Z          SLICE_R13C3B       C1_TO_F1_DELAY      0.476                 14.276  1       
core/n10_adj_1483                                            NET DELAY           0.304                 14.580  1       
core/i5_3_lut/B->core/i5_3_lut/Z          SLICE_R13C3C       C0_TO_F0_DELAY      0.476                 15.056  257     
core/a4/n29                                                  NET DELAY           0.304                 15.360  257     
core/i4298_3_lut_4_lut/D->core/i4298_3_lut_4_lut/Z
                                          SLICE_R13C3C       C1_TO_F1_DELAY      0.449                 15.809  128     
core/n2073                                                   NET DELAY           8.076                 23.885  128     
{core/in_i0/SP   core/in_i1/SP}                              ENDPOINT            0.000                 23.885  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  484     
core/a1/sboxsync10/clk                                       NET DELAY           5.499                 26.332  484     
{core/in_i0/CK   core/in_i1/CK}                              CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(23.884)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    2.249  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
core/currKey_i101/D                      |    1.743 ns 
core/currKey_i97/D                       |    1.743 ns 
core/in_i127/D                           |    1.743 ns 
core/in_i100/D                           |    1.743 ns 
core/in_i94/D                            |    1.743 ns 
core/in_i92/D                            |    1.743 ns 
core/round__i1/D                         |    1.743 ns 
core/round__i2/D                         |    1.743 ns 
core/inMC_i0_i1/D                        |    1.743 ns 
core/inMC_i0_i0/D                        |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : core/keyIn0_i0_i100/Q  (SLICE_R4C15A)
Path End         : core/currKey_i101/D  (SLICE_R5C15A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/keyIn0_i0_i100/CK   core/keyIn0_i0_i101/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/keyIn0_i0_i100/CK->core/keyIn0_i0_i100/Q
                                          SLICE_R4C15A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
core/a4/keyIn0[100]                                          NET DELAY        0.712                  4.575  2       
core/a4/mux_21_i101_3_lut_4_lut/D->core/a4/mux_21_i101_3_lut_4_lut/Z
                                          SLICE_R5C15A       D0_TO_F0_DELAY   0.252                  4.827  1       
core/a4/currKey_127__N_919[100]                              NET DELAY        0.000                  4.827  1       
core/currKey_i101/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/currKey_i101/CK   core/currKey_i102/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/currKey_i97/Q  (SLICE_R8C11A)
Path End         : core/currKey_i97/D  (SLICE_R8C11A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/currKey_i97/CK   core/currKey_i98/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/currKey_i97/CK->core/currKey_i97/Q   SLICE_R8C11A       CLK_TO_Q0_DELAY  0.779                  3.863  4       
core/a4/currKey[96]                                          NET DELAY        0.712                  4.575  4       
core/a4/mux_21_i97_3_lut_4_lut/A->core/a4/mux_21_i97_3_lut_4_lut/Z
                                          SLICE_R8C11A       D0_TO_F0_DELAY   0.252                  4.827  1       
core/a4/currKey_127__N_919[96]                               NET DELAY        0.000                  4.827  1       
core/currKey_i97/D                                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/currKey_i97/CK   core/currKey_i98/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/textIn0_i0_i127/Q  (SLICE_R15C7A)
Path End         : core/in_i127/D  (SLICE_R15C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/textIn0_i0_i126/CK   core/textIn0_i0_i127/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/textIn0_i0_i127/CK->core/textIn0_i0_i127/Q
                                          SLICE_R15C7A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
core/textIn0[127]                                            NET DELAY        0.712                  4.575  1       
core/mux_22_i128_4_lut/A->core/mux_22_i128_4_lut/Z
                                          SLICE_R15C6A       D1_TO_F1_DELAY   0.252                  4.827  1       
core/in_127__N_535[127]                                      NET DELAY        0.000                  4.827  1       
core/in_i127/D                                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/in_i126/CK   core/in_i127/CK}                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/textIn0_i0_i100/Q  (SLICE_R4C15C)
Path End         : core/in_i100/D  (SLICE_R5C15C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/textIn0_i0_i100/CK   core/textIn0_i0_i101/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/textIn0_i0_i100/CK->core/textIn0_i0_i100/Q
                                          SLICE_R4C15C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
core/textIn0[100]                                            NET DELAY        0.712                  4.575  1       
core/mux_22_i101_4_lut/A->core/mux_22_i101_4_lut/Z
                                          SLICE_R5C15C       D0_TO_F0_DELAY   0.252                  4.827  1       
core/in_127__N_535[100]                                      NET DELAY        0.000                  4.827  1       
core/in_i100/D                                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/in_i100/CK   core/in_i101/CK}                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/textIn0_i0_i94/Q  (SLICE_R11C8A)
Path End         : core/in_i94/D  (SLICE_R12C8A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/textIn0_i0_i94/CK   core/textIn0_i0_i95/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/textIn0_i0_i94/CK->core/textIn0_i0_i94/Q
                                          SLICE_R11C8A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
core/textIn0[94]                                             NET DELAY        0.712                  4.575  1       
core/mux_22_i95_4_lut/A->core/mux_22_i95_4_lut/Z
                                          SLICE_R12C8A       D0_TO_F0_DELAY   0.252                  4.827  1       
core/in_127__N_535[94]                                       NET DELAY        0.000                  4.827  1       
core/in_i94/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/in_i94/CK   core/in_i95/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/keyIn0_i0_i92/Q  (SLICE_R17C7A)
Path End         : core/in_i92/D  (SLICE_R17C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/keyIn0_i0_i92/CK   core/keyIn0_i0_i93/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/keyIn0_i0_i92/CK->core/keyIn0_i0_i92/Q
                                          SLICE_R17C7A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
core/a4/keyIn0[92]                                           NET DELAY        0.712                  4.575  2       
core/mux_22_i93_4_lut/D->core/mux_22_i93_4_lut/Z
                                          SLICE_R17C8D       D0_TO_F0_DELAY   0.252                  4.827  1       
core/in_127__N_535[92]                                       NET DELAY        0.000                  4.827  1       
core/in_i92/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/in_i92/CK   core/in_i93/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/round__i1/Q  (SLICE_R12C4C)
Path End         : core/round__i1/D  (SLICE_R12C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/round__i1/CK   core/round__i2/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/round__i1/CK->core/round__i1/Q       SLICE_R12C4C       CLK_TO_Q0_DELAY  0.779                  3.863  17      
core/round[1]                                                NET DELAY        0.712                  4.575  17      
core/i88_2_lut/A->core/i88_2_lut/Z        SLICE_R12C4C       D0_TO_F0_DELAY   0.252                  4.827  1       
core/n4563[1]                                                NET DELAY        0.000                  4.827  1       
core/round__i1/D                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/round__i1/CK   core/round__i2/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/round__i2/Q  (SLICE_R12C4C)
Path End         : core/round__i2/D  (SLICE_R12C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/round__i1/CK   core/round__i2/CK}                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/round__i2/CK->core/round__i2/Q       SLICE_R12C4C       CLK_TO_Q1_DELAY  0.779                  3.863  15      
core/round[2]                                                NET DELAY        0.712                  4.575  15      
core/i95_2_lut_3_lut/A->core/i95_2_lut_3_lut/Z
                                          SLICE_R12C4C       D1_TO_F1_DELAY   0.252                  4.827  1       
core/n4563[2]                                                NET DELAY        0.000                  4.827  1       
core/round__i2/D                                             ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/round__i1/CK   core/round__i2/CK}                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/inMC_i0_i1/Q  (SLICE_R13C20B)
Path End         : core/inMC_i0_i1/D  (SLICE_R13C20B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/inMC_i0_i1/CK   core/inMC_i0_i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/inMC_i0_i1/CK->core/inMC_i0_i1/Q     SLICE_R13C20B      CLK_TO_Q0_DELAY  0.779                  3.863  5       
core/a3/mc3/inMC[1]                                          NET DELAY        0.712                  4.575  5       
core/i1724_3_lut/A->core/i1724_3_lut/Z    SLICE_R13C20B      D0_TO_F0_DELAY   0.252                  4.827  1       
core/n2370                                                   NET DELAY        0.000                  4.827  1       
core/inMC_i0_i1/D                                            ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/inMC_i0_i1/CK   core/inMC_i0_i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/inMC_i0_i0/Q  (SLICE_R13C20B)
Path End         : core/inMC_i0_i0/D  (SLICE_R13C20B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/inMC_i0_i1/CK   core/inMC_i0_i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/inMC_i0_i0/CK->core/inMC_i0_i0/Q     SLICE_R13C20B      CLK_TO_Q1_DELAY  0.779                  3.863  4       
core/a3/mc3/inMC[0]                                          NET DELAY        0.712                  4.575  4       
core/i1721_3_lut/A->core/i1721_3_lut/Z    SLICE_R13C20B      D1_TO_F1_DELAY   0.252                  4.827  1       
core/n2367                                                   NET DELAY        0.000                  4.827  1       
core/inMC_i0_i0/D                                            ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  485     
core/a1/sboxsync10/clk                                       NET DELAY        3.084                  3.084  485     
{core/inMC_i0_i1/CK   core/inMC_i0_i0/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



