// Seed: 3333359313
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
  wire id_14;
  assign module_1.id_32 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1
);
  supply1 id_3;
  supply1 id_4 = id_0;
  assign id_3 = 1;
  reg
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43;
  real id_44;
  wire id_45;
  wire id_46;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_45,
      id_45,
      id_45,
      id_45,
      id_46,
      id_45,
      id_45,
      id_3,
      id_45,
      id_46,
      id_3
  );
  id_47 :
  assert property (@(id_32) ({1, id_12}))
  else id_29 <= 1;
  wire id_48;
endmodule
