// Seed: 3468360922
module module_0;
  always @(negedge id_1 or posedge 1 ==? 1) begin : LABEL_0
    id_1 <= "";
  end
  always @(posedge {id_1,
    id_1
  } or posedge 1)
  begin : LABEL_0
    id_1 <= id_1 - 1;
  end
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(id_3 or posedge {id_3, id_3}) force id_2 = {id_2, id_3, 1};
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1[1*1] = id_1;
  module_0 modCall_1 ();
endmodule
