# Finite-State-Machines
A VHDL implementation of Finite State Machines (FSM) and reverse engineering other hidden FSMs.
