addi $t1 $t1 100
addi $t8 $t8 144
sw $t1 144 ( $t1 )
lw $t2  148 ( $t1 )
lw $t3  144 ( $t1 )
lw $t4  104 ( $t8 )
sw $t1 148 ( $t6 )
sw $t1 948 ( $t6 )
lw $t5  224 ( $zero )
sw $t1 348 ( $t6 )
lw $t5  2104 ( $zero )
sw $t1 268 ( $t6 )
lw $t5  144 ( $zero )
sw $t1 148 ( $t6 )
lw $t5  164 ( $zero )
lw $t3  184 ( $t1 )
lw $t4  124 ( $t8 )
lw $t3  144 ( $t1 )
lw $t4  504 ( $t8 )
sw $t1 948 ( $t6 )
lw $t5  4444 ( $zero )
sw $t1 224 ( $t6 )
lw $t5  104 ( $zero )
sw $t1 104 ( $t6 )
lw $t5  148 ( $zero )
lw $t3  044 ( $t1 )
lw $t4  1004 ( $t8 )
lw $t3  12144 ( $t1 )
lw $t4  2104 ( $t8 )
sw $t1 12144 ( $t6 )
lw $t5  9444 ( $zero )
sw $t1 9248 ( $t6 )

OUTPUT -

Cycle 1:
Instruction executed: addi $t1 $t1 100
Memory Address of Instruction: 0
Register modified: $t1 = 100 (0x00000064)

Cycle 2:
Instruction executed: addi $t8 $t8 144
Memory Address of Instruction: 4
Register modified: $t8 = 144 (0x00000090)

Cycle 3: DRAM request issued for Instruction: sw $t1 144 ( $t1 )
Memory Address of Instruction: 8

DRAM PROCESSING STARTED: Cycle 4: Instruction: sw $t1 144 ( $t1 )
Memory Address of Instruction: 8

Cycle 4: DRAM request issued for Instruction: lw $t2  148 ( $t1 )
Memory Address of Instruction: 12

Cycle 5: DRAM request issued for Instruction: lw $t3  144 ( $t1 )
Memory Address of Instruction: 16

Cycle 6: DRAM request issued for Instruction: lw $t4  104 ( $t8 )
Memory Address of Instruction: 20

Cycle 7: DRAM request issued for Instruction: sw $t1 148 ( $t6 )
Memory Address of Instruction: 24

Cycle 8: DRAM request issued for Instruction: sw $t1 948 ( $t6 )
Memory Address of Instruction: 28

Cycle 9: DRAM request issued for Instruction: lw $t5  224 ( $zero )
Memory Address of Instruction: 32

Cycle 10: DRAM request issued for Instruction: sw $t1 348 ( $t6 )
Memory Address of Instruction: 36

Cycle 11: DRAM request issued for Instruction: lw $t5  2104 ( $zero )
Memory Address of Instruction: 40

Cycle 12: DRAM request issued for Instruction: sw $t1 268 ( $t6 )
Memory Address of Instruction: 44

Cycle 13: DRAM request issued for Instruction: lw $t5  144 ( $zero )
Memory Address of Instruction: 48

Cycle 14: DRAM request issued for Instruction: sw $t1 148 ( $t6 )
Memory Address of Instruction: 52

Cycle 15: DRAM request issued for Instruction: lw $t5  164 ( $zero )
Memory Address of Instruction: 56

Cycle 4-15: DRAM request completed for Instruction: sw $t1 144 ( $t1 )
	  Memory Address of Instruction: 8
	  ACTIVATION: Cycle 4-13: Copying from DRAM to ROW BUFFER (Row (Data section): 0-1023)
	  WRITE:      Cycle 14-15: Data updated in ROW BUFFER: Memory Address (Data section): 244-247 = 100 (0x00000064)

DRAM PROCESSING STARTED: Cycle 16: Instruction: lw $t2  148 ( $t1 )
Memory Address of Instruction: 12

Cycle 16: DRAM request issued for Instruction: lw $t3  184 ( $t1 )
Memory Address of Instruction: 60

Cycle 17: DRAM request issued for Instruction: lw $t4  124 ( $t8 )
Memory Address of Instruction: 64

Cycle 16-17: DRAM processing for Instruction: lw $t2  148 ( $t1 ): completed.
	  Memory Address of Instruction: 12
	  READ:  Cycle 16-17: Register value updated: $t2 = 0 (0x00000000)

DRAM PROCESSING STARTED: Cycle 18: Instruction: lw $t3  144 ( $t1 )
Memory Address of Instruction: 16

Cycle 18: DRAM request issued for Instruction: lw $t3  144 ( $t1 )
Memory Address of Instruction: 68

Cycle 19: DRAM request issued for Instruction: lw $t4  504 ( $t8 )
Memory Address of Instruction: 72

Cycle 18-19: DRAM processing for Instruction: lw $t3  144 ( $t1 ): completed.
	  Memory Address of Instruction: 16
	  READ:  Cycle 18-19: Register value updated: $t3 = 100 (0x00000064)

DRAM PROCESSING STARTED: Cycle 20: Instruction: lw $t4  104 ( $t8 )
Memory Address of Instruction: 20

Cycle 20: DRAM request issued for Instruction: sw $t1 948 ( $t6 )
Memory Address of Instruction: 76

Cycle 21: DRAM request issued for Instruction: lw $t5  4444 ( $zero )
Memory Address of Instruction: 80

Cycle 20-21: DRAM processing for Instruction: lw $t4  104 ( $t8 ): completed.
	  Memory Address of Instruction: 20
	  READ:  Cycle 20-21: Register value updated: $t4 = 0 (0x00000000)

DRAM PROCESSING STARTED: Cycle 22: Instruction: sw $t1 148 ( $t6 )
Memory Address of Instruction: 24

Cycle 22: DRAM request issued for Instruction: sw $t1 224 ( $t6 )
Memory Address of Instruction: 84

Cycle 23: DRAM request issued for Instruction: lw $t5  104 ( $zero )
Memory Address of Instruction: 88

Cycle 22-23: DRAM processing for Instruction: sw $t1 148 ( $t6 ): completed.
	  Memory Address of Instruction: 24
	  WRITE: Cycle 22-23: Data updated in ROW BUFFER: Memory Address (Data section): 148-151 = 100 (0x00000064)

DRAM PROCESSING STARTED: Cycle 24: Instruction: sw $t1 948 ( $t6 )
Memory Address of Instruction: 28

Cycle 24: DRAM request issued for Instruction: sw $t1 104 ( $t6 )
Memory Address of Instruction: 92

Cycle 25: DRAM request issued for Instruction: lw $t5  148 ( $zero )
Memory Address of Instruction: 96

Cycle 24-25: DRAM processing for Instruction: sw $t1 948 ( $t6 ): completed.
	  Memory Address of Instruction: 28
	  WRITE: Cycle 24-25: Data updated in ROW BUFFER: Memory Address (Data section): 948-951 = 100 (0x00000064)

DRAM PROCESSING STARTED: Cycle 26: Instruction: lw $t5  224 ( $zero )
Memory Address of Instruction: 32

Cycle 26: DRAM request issued for Instruction: lw $t3  044 ( $t1 )
Memory Address of Instruction: 100

Cycle 27: DRAM request issued for Instruction: lw $t4  1004 ( $t8 )
Memory Address of Instruction: 104

Cycle 26-27: DRAM processing for Instruction: lw $t5  224 ( $zero ): completed.
	  Memory Address of Instruction: 32
	  READ:  Cycle 26-27: Register value updated: $t5 = 0 (0x00000000)

DRAM PROCESSING STARTED: Cycle 28: Instruction: sw $t1 348 ( $t6 )
Memory Address of Instruction: 36

Cycle 28: DRAM request issued for Instruction: lw $t3  12144 ( $t1 )
Memory Address of Instruction: 108

Cycle 29: DRAM request issued for Instruction: lw $t4  2104 ( $t8 )
Memory Address of Instruction: 112

Cycle 28-29: DRAM processing for Instruction: sw $t1 348 ( $t6 ): completed.
	  Memory Address of Instruction: 36
	  WRITE: Cycle 28-29: Data updated in ROW BUFFER: Memory Address (Data section): 348-351 = 100 (0x00000064)

DRAM PROCESSING STARTED: Cycle 30: Instruction: sw $t1 268 ( $t6 )
Memory Address of Instruction: 44

Cycle 30: DRAM request issued for Instruction: sw $t1 12144 ( $t6 )
Memory Address of Instruction: 116

Cycle 31: DRAM request issued for Instruction: lw $t5  9444 ( $zero )
Memory Address of Instruction: 120

Cycle 30-31: DRAM processing for Instruction: sw $t1 268 ( $t6 ): completed.
	  Memory Address of Instruction: 44
	  WRITE: Cycle 30-31: Data updated in ROW BUFFER: Memory Address (Data section): 268-271 = 100 (0x00000064)

DRAM PROCESSING STARTED: Cycle 32: Instruction: sw $t1 148 ( $t6 )
Memory Address of Instruction: 52

Cycle 32: DRAM request issued for Instruction: sw $t1 9248 ( $t6 )
Memory Address of Instruction: 124

Cycle 32-33: DRAM processing for Instruction: sw $t1 148 ( $t6 ): completed.
	  Memory Address of Instruction: 52
	  WRITE: Cycle 32-33: Data updated in ROW BUFFER: Memory Address (Data section): 148-151 = 100 (0x00000064)

DRAM PROCESSING STARTED: Cycle 34: Instruction: lw $t3  184 ( $t1 )
Memory Address of Instruction: 60

Cycle 34-35: DRAM processing for Instruction: lw $t3  184 ( $t1 ): completed.
	  Memory Address of Instruction: 60
	  READ:  Cycle 34-35: Register value updated: $t3 = 0 (0x00000000)

DRAM PROCESSING STARTED: Cycle 36: Instruction: lw $t4  124 ( $t8 )
Memory Address of Instruction: 64

Cycle 36-37: DRAM processing for Instruction: lw $t4  124 ( $t8 ): completed.
	  Memory Address of Instruction: 64
	  READ:  Cycle 36-37: Register value updated: $t4 = 100 (0x00000064)

DRAM PROCESSING STARTED: Cycle 38: Instruction: lw $t3  144 ( $t1 )
Memory Address of Instruction: 68

Cycle 38-39: DRAM processing for Instruction: lw $t3  144 ( $t1 ): completed.
	  Memory Address of Instruction: 68
	  READ:  Cycle 38-39: Register value updated: $t3 = 100 (0x00000064)

DRAM PROCESSING STARTED: Cycle 40: Instruction: lw $t4  504 ( $t8 )
Memory Address of Instruction: 72

Cycle 40-41: DRAM processing for Instruction: lw $t4  504 ( $t8 ): completed.
	  Memory Address of Instruction: 72
	  READ:  Cycle 40-41: Register value updated: $t4 = 0 (0x00000000)

DRAM PROCESSING STARTED: Cycle 42: Instruction: sw $t1 948 ( $t6 )
Memory Address of Instruction: 76

Cycle 42-43: DRAM processing for Instruction: sw $t1 948 ( $t6 ): completed.
	  Memory Address of Instruction: 76
	  WRITE: Cycle 42-43: Data updated in ROW BUFFER: Memory Address (Data section): 948-951 = 100 (0x00000064)

DRAM PROCESSING STARTED: Cycle 44: Instruction: sw $t1 224 ( $t6 )
Memory Address of Instruction: 84

Cycle 44-45: DRAM processing for Instruction: sw $t1 224 ( $t6 ): completed.
	  Memory Address of Instruction: 84
	  WRITE: Cycle 44-45: Data updated in ROW BUFFER: Memory Address (Data section): 224-227 = 100 (0x00000064)

DRAM PROCESSING STARTED: Cycle 46: Instruction: lw $t3  044 ( $t1 )
Memory Address of Instruction: 100

Cycle 46-47: DRAM processing for Instruction: lw $t3  044 ( $t1 ): completed.
	  Memory Address of Instruction: 100
	  READ:  Cycle 46-47: Register value updated: $t3 = 0 (0x00000000)

DRAM PROCESSING STARTED: Cycle 48: Instruction: lw $t5  2104 ( $zero )
Memory Address of Instruction: 40

Cycle 48-69: DRAM request completed for Instruction: lw $t5  2104 ( $zero )
	  Memory Address of Instruction: 40
	  WRITEBACK:  Cycle 48-57: Copying from ROW BUFFER to DRAM (Row (Data section): 0-1023)
	  ACTIVATION: Cycle 58-67: Copying from DRAM to ROW BUFFER (Row (Data section): 2048-3071)
	  READ:       Cycle 68-69: Register value updated: $t5 = 0 (0x00000000)

DRAM PROCESSING STARTED: Cycle 70: Instruction: lw $t5  144 ( $zero )
Memory Address of Instruction: 48

Cycle 70-91: DRAM request completed for Instruction: lw $t5  144 ( $zero )
	  Memory Address of Instruction: 48
	  WRITEBACK:  Cycle 70-79: Copying from ROW BUFFER to DRAM (Row (Data section): 2048-3071)
	  ACTIVATION: Cycle 80-89: Copying from DRAM to ROW BUFFER (Row (Data section): 0-1023)
	  READ:       Cycle 90-91: Register value updated: $t5 = 0 (0x00000000)

DRAM PROCESSING STARTED: Cycle 92: Instruction: lw $t5  164 ( $zero )
Memory Address of Instruction: 56

Cycle 92-93: DRAM processing for Instruction: lw $t5  164 ( $zero ): completed.
	  Memory Address of Instruction: 56
	  READ:  Cycle 92-93: Register value updated: $t5 = 0 (0x00000000)

DRAM PROCESSING STARTED: Cycle 94: Instruction: lw $t5  4444 ( $zero )
Memory Address of Instruction: 80

Cycle 94-115: DRAM request completed for Instruction: lw $t5  4444 ( $zero )
	  Memory Address of Instruction: 80
	  WRITEBACK:  Cycle 94-103: Copying from ROW BUFFER to DRAM (Row (Data section): 0-1023)
	  ACTIVATION: Cycle 104-113: Copying from DRAM to ROW BUFFER (Row (Data section): 4096-5119)
	  READ:       Cycle 114-115: Register value updated: $t5 = 0 (0x00000000)

DRAM PROCESSING STARTED: Cycle 116: Instruction: lw $t5  104 ( $zero )
Memory Address of Instruction: 88

Cycle 116-137: DRAM request completed for Instruction: lw $t5  104 ( $zero )
	  Memory Address of Instruction: 88
	  WRITEBACK:  Cycle 116-125: Copying from ROW BUFFER to DRAM (Row (Data section): 4096-5119)
	  ACTIVATION: Cycle 126-135: Copying from DRAM to ROW BUFFER (Row (Data section): 0-1023)
	  READ:       Cycle 136-137: Register value updated: $t5 = 0 (0x00000000)

DRAM PROCESSING STARTED: Cycle 138: Instruction: sw $t1 104 ( $t6 )
Memory Address of Instruction: 92

Cycle 138-139: DRAM processing for Instruction: sw $t1 104 ( $t6 ): completed.
	  Memory Address of Instruction: 92
	  WRITE: Cycle 138-139: Data updated in ROW BUFFER: Memory Address (Data section): 104-107 = 100 (0x00000064)

DRAM PROCESSING STARTED: Cycle 140: Instruction: lw $t5  148 ( $zero )
Memory Address of Instruction: 96

Cycle 140-141: DRAM processing for Instruction: lw $t5  148 ( $zero ): completed.
	  Memory Address of Instruction: 96
	  READ:  Cycle 140-141: Register value updated: $t5 = 100 (0x00000064)

DRAM PROCESSING STARTED: Cycle 142: Instruction: lw $t4  1004 ( $t8 )
Memory Address of Instruction: 104

Cycle 142-163: DRAM request completed for Instruction: lw $t4  1004 ( $t8 )
	  Memory Address of Instruction: 104
	  WRITEBACK:  Cycle 142-151: Copying from ROW BUFFER to DRAM (Row (Data section): 0-1023)
	  ACTIVATION: Cycle 152-161: Copying from DRAM to ROW BUFFER (Row (Data section): 1024-2047)
	  READ:       Cycle 162-163: Register value updated: $t4 = 0 (0x00000000)

DRAM PROCESSING STARTED: Cycle 164: Instruction: lw $t3  12144 ( $t1 )
Memory Address of Instruction: 108

Cycle 164-185: DRAM request completed for Instruction: lw $t3  12144 ( $t1 )
	  Memory Address of Instruction: 108
	  WRITEBACK:  Cycle 164-173: Copying from ROW BUFFER to DRAM (Row (Data section): 1024-2047)
	  ACTIVATION: Cycle 174-183: Copying from DRAM to ROW BUFFER (Row (Data section): 11264-12287)
	  READ:       Cycle 184-185: Register value updated: $t3 = 0 (0x00000000)

DRAM PROCESSING STARTED: Cycle 186: Instruction: sw $t1 12144 ( $t6 )
Memory Address of Instruction: 116

Cycle 186-187: DRAM processing for Instruction: sw $t1 12144 ( $t6 ): completed.
	  Memory Address of Instruction: 116
	  WRITE: Cycle 186-187: Data updated in ROW BUFFER: Memory Address (Data section): 12144-12147 = 100 (0x00000064)

DRAM PROCESSING STARTED: Cycle 188: Instruction: lw $t4  2104 ( $t8 )
Memory Address of Instruction: 112

Cycle 188-209: DRAM request completed for Instruction: lw $t4  2104 ( $t8 )
	  Memory Address of Instruction: 112
	  WRITEBACK:  Cycle 188-197: Copying from ROW BUFFER to DRAM (Row (Data section): 11264-12287)
	  ACTIVATION: Cycle 198-207: Copying from DRAM to ROW BUFFER (Row (Data section): 2048-3071)
	  READ:       Cycle 208-209: Register value updated: $t4 = 0 (0x00000000)

DRAM PROCESSING STARTED: Cycle 210: Instruction: lw $t5  9444 ( $zero )
Memory Address of Instruction: 120

Cycle 210-231: DRAM request completed for Instruction: lw $t5  9444 ( $zero )
	  Memory Address of Instruction: 120
	  WRITEBACK:  Cycle 210-219: Copying from ROW BUFFER to DRAM (Row (Data section): 2048-3071)
	  ACTIVATION: Cycle 220-229: Copying from DRAM to ROW BUFFER (Row (Data section): 9216-10239)
	  READ:       Cycle 230-231: Register value updated: $t5 = 0 (0x00000000)

DRAM PROCESSING STARTED: Cycle 232: Instruction: sw $t1 9248 ( $t6 )
Memory Address of Instruction: 124

Cycle 232-233: DRAM processing for Instruction: sw $t1 9248 ( $t6 ): completed.
	  Memory Address of Instruction: 124
	  WRITE: Cycle 232-233: Data updated in ROW BUFFER: Memory Address (Data section): 9248-9251 = 100 (0x00000064)

PROGRAM EXECUTION ENDED.
Executing pending writeback:
Cycle 234: DRAM request issued
Cycle 235-244: WRITEBACK: Copying from ROW BUFFER to DRAM (Row (Data section) : 9216-10239)
______________________________________________________________________________________________________

Total clock cycles: 244

Number of instructions executed for each type are given below:-
add: 0, addi: 2, beq: 0, bne: 0, j: 0
lw: 19, mul: 0, slt: 0, sub: 0, sw: 11

Memory content at the end of the execution (Data section):
104-107 = 100 (0x00000064)
144-147 = 0 (0x00000000)
148-151 = 100 (0x00000064)
164-167 = 0 (0x00000000)
224-227 = 100 (0x00000064)
244-247 = 100 (0x00000064)
248-251 = 0 (0x00000000)
268-271 = 100 (0x00000064)
284-287 = 0 (0x00000000)
348-351 = 100 (0x00000064)
648-651 = 0 (0x00000000)
948-951 = 100 (0x00000064)
1148-1151 = 0 (0x00000000)
2104-2107 = 0 (0x00000000)
2248-2251 = 0 (0x00000000)
4444-4447 = 0 (0x00000000)
9248-9251 = 100 (0x00000064)
9444-9447 = 0 (0x00000000)
12144-12147 = 100 (0x00000064)
12244-12247 = 0 (0x00000000)

Total ROW BUFFER operations (writeback/activation/read/write): 48
Number of times data was written back on DRAM from ROW BUFFER (WRITEBACK): 9
Number of times data was copied from DRAM to ROW BUFFER (ACTIVATION): 9 (ROW BUFFER update)
Number of times data was written on ROW BUFFER (WRITE):11 (ROW BUFFER update)
Number of times data was read from ROW BUFFER (READ):19

______________________________________________________________________________________________________


Program executed successfully!