<root><simulation><result_generated_time />2023-05-17 18:38:28<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 3, 'IX': 3, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />55296<total_data_size_element />{'W': 6144, 'I': 2304, 'O': 216}<total_data_reuse />{'W': 9, 'I': 24.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_2', 'K_16']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />60</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [512, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16), ('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 32)]], [], []]<O />[[[('C', 16)], [('C', 32)]], [[('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 3), ('OY', 3), ('K', 12)], [], []]<I />[[('OX', 3), ('OY', 3), ('K', 12)], [], []]<O />[[('OX', 3), ('OY', 3)], [('K', 12)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 9, 1, 1], 'I': [2.0, 12.0, 1.0, 1.0], 'O': [512.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [96, 98304, 98304], 'I': [72, 36864, 36864], 'O': [72, 1728, 1728], 'O_partial': [0, 0, 0], 'O_final': [72, 1728, 1728]}<actual_mem_utilization_individual />{'W': [0.19, 0.0, 0.0], 'I': [0.14, 0.0, 0.0], 'O': [0.14, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.19, 0.0, 0.0], 'I': [0.14, 0.0, 0.0], 'O': [0.14, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 98304, 98304], 'I': [72, 36864, 36864], 'O': [24, 144, 1728], 'O_partial': [0, 0, 0], 'O_final': [24, 144, 1728]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [512, 512, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[6144, 6144], [6144, 6144], [6144, 0]]<I />[[27648, 2304], [2304, 2304], [2304, 0]]<O />[[(0, 216), (216, 0)], [(0, 216), (216, 0)], [(0, 216), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 216), (216, 0)], [(0, 216), (216, 0)], [(0, 216), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[768, 768], [96, 96], [24, 0]]<I />[[3456, 288], [36, 36], [9, 0]]<O />[[(0, 27), (27, 0)], [(0, 3), (3, 0)], [(0, 1), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 27], [27, 0]), ([0, 3], [3, 0]), ([0, 1], [0, 0])]</mem_access_count_word><mac_count><active />55296<idle />0</mac_count></basic_info><energy><total_energy />120950.8<mem_energy_breakdown><W />[0.5, 19.0, 32.0]<I />[1.3, 7.1, 12.0]<O />[0.0, 0.7, 1.1]</mem_energy_breakdown><MAC_energy><active_MAC />120877.1<idle_MAC />0.0<total />120877.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2427<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.2427<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />445<latency_cycle_without_data_loading />108<ideal_computing_cycle />108<data_loading><load_cycle_total />337<load_cycle_individual />{'W': [192, 192, 0], 'I': [72, 72, 0]}<load_cycle_combined />{'W': 193, 'I': 73}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-107], [-108, -108], [-108, -108]], 'I': [[-107], [-108, -108], [-108, -108]], 'O': [[-108], [-96, -108], [-105, -107]]}<mem_stall_cycle_shared />{'W': [[-107], [-108, 0], [0, 0]], 'I': [[-107], [-108, 0], [0, 0]], 'O': [[-108], [-96, -108], [-105, -107]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [96, 98304, 98304], 'I': [72, 36864, 36864], 'O': [72, 1728, 1728], 'O_partial': [0, 0, 0], 'O_final': [72, 1728, 1728]}<data_size_each_level_total />{'W': [98304, 98304, 98304], 'I': [36864, 36864, 36864], 'O': [144, 1728, 1728]}<loop_cycles_each_level />{'W': [108, 108, 108], 'I': [108, 108, 108], 'O': [9, 108, 108]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [12, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 910.2]], 'I': [[8.0, 0.7], [341.3, 341.3], [341.3, 341.3]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 910.2]], 'I': [[8.0, 8.0], [4096.0, 341.3], [341.3, 341.3]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 0]], 'I': [[8.0, 0.7], [341.3, 341.3], [341.3, 0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.9], [1267.6, 1267.6], [1251.6, 16.0]], 'I': [[8.0, 0.7], [1267.6, 1267.6], [1251.6, 16.0]], 'O': [[8.0, 8.0], [1267.6, 1267.6], [1251.6, 16.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 108], [108, 108, 1], [108, 108, 1]], 'I': [[1, 1, 108], [108, 108, 1], [108, 108, 1]], 'O': [[1, 1, 108], [9, 9, 12], [108, 108, 1]]}<trans_time_real />{'W': [[0, 1, 108], [[2, 108, 1], [192, 108, 1]], [[192, 108, 1], [48, 108, 1]]], 'I': [[0, 1, 108], [[1, 108, 1], [72, 108, 1]], [[72, 108, 1], [18, 108, 1]]], 'O': [[0, 1, 108], [[1, 9, 12], [0, 9, 12]], [[3, 108, 1], [1, 108, 1]]]}<single_stall_cycle />{'W': [[-1], [-106, 84], [84, -60]], 'I': [[-1], [-107, -36], [-36, -90]], 'O': [[-1], [-8, -9], [-105, -107]]}<single_stall_count />{'W': [107, 0, 0], 'I': [107, 0, 0], 'O': [108, 12, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [12, 3]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-108, -108], [-105, -108]], 1: [[-108, -108], [-96, -105]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0.259</simulation></root>