<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p238" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_238{left:96px;bottom:48px;letter-spacing:-0.1px;}
#t2_238{left:336px;bottom:48px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t3_238{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t4_238{left:576px;bottom:1116px;letter-spacing:-0.18px;word-spacing:2.8px;}
#t5_238{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.99px;}
#t6_238{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.91px;}
#t7_238{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.77px;}
#t8_238{left:96px;bottom:956px;letter-spacing:0.12px;}
#t9_238{left:162px;bottom:956px;letter-spacing:0.13px;}
#ta_238{left:96px;bottom:930px;}
#tb_238{left:124px;bottom:930px;letter-spacing:0.15px;word-spacing:-0.43px;}
#tc_238{left:96px;bottom:902px;}
#td_238{left:124px;bottom:902px;letter-spacing:0.15px;word-spacing:-0.42px;}
#te_238{left:96px;bottom:875px;}
#tf_238{left:124px;bottom:875px;letter-spacing:0.14px;word-spacing:-0.42px;}
#tg_238{left:96px;bottom:847px;}
#th_238{left:124px;bottom:847px;letter-spacing:0.15px;word-spacing:-0.42px;}
#ti_238{left:96px;bottom:812px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tj_238{left:96px;bottom:791px;letter-spacing:0.14px;word-spacing:-0.52px;}
#tk_238{left:96px;bottom:769px;letter-spacing:0.12px;word-spacing:-0.88px;}
#tl_238{left:96px;bottom:748px;letter-spacing:0.14px;word-spacing:-0.53px;}
#tm_238{left:96px;bottom:727px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tn_238{left:96px;bottom:705px;letter-spacing:0.13px;word-spacing:-0.37px;}
#to_238{left:96px;bottom:670px;letter-spacing:0.16px;word-spacing:-0.48px;}
#tp_238{left:96px;bottom:635px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tq_238{left:96px;bottom:614px;letter-spacing:0.14px;word-spacing:-0.93px;}
#tr_238{left:96px;bottom:592px;letter-spacing:0.14px;word-spacing:-0.51px;}
#ts_238{left:96px;bottom:571px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tt_238{left:96px;bottom:549px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_238{left:96px;bottom:528px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tv_238{left:96px;bottom:493px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tw_238{left:96px;bottom:471px;letter-spacing:0.14px;word-spacing:-0.5px;}
#tx_238{left:96px;bottom:450px;letter-spacing:0.14px;word-spacing:-0.51px;}
#ty_238{left:96px;bottom:429px;letter-spacing:0.12px;word-spacing:-0.43px;}
#tz_238{left:96px;bottom:407px;letter-spacing:0.14px;word-spacing:-0.48px;}
#t10_238{left:96px;bottom:386px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t11_238{left:96px;bottom:351px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t12_238{left:96px;bottom:329px;letter-spacing:0.12px;word-spacing:-0.43px;}
#t13_238{left:96px;bottom:290px;letter-spacing:0.12px;}
#t14_238{left:162px;bottom:290px;letter-spacing:0.16px;}
#t15_238{left:96px;bottom:264px;}
#t16_238{left:124px;bottom:264px;letter-spacing:0.15px;word-spacing:-0.55px;}
#t17_238{left:96px;bottom:236px;}
#t18_238{left:124px;bottom:236px;letter-spacing:0.15px;word-spacing:-0.42px;}
#t19_238{left:96px;bottom:209px;}
#t1a_238{left:124px;bottom:209px;letter-spacing:0.15px;word-spacing:-0.55px;}
#t1b_238{left:96px;bottom:181px;}
#t1c_238{left:124px;bottom:181px;letter-spacing:0.13px;word-spacing:-0.17px;}
#t1d_238{left:96px;bottom:146px;letter-spacing:0.12px;word-spacing:-0.4px;}
#t1e_238{left:96px;bottom:125px;letter-spacing:0.14px;word-spacing:-0.53px;}
#t1f_238{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_238{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_238{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_238{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_238{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_238{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts238" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg238Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg238" style="-webkit-user-select: none;"><object width="935" height="1210" data="238/238.svg" type="image/svg+xml" id="pdf238" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_238" class="t s1_238">202 </span><span id="t2_238" class="t s1_238">Streaming SIMD Extensions Media and Scientific Programming </span>
<span id="t3_238" class="t s1_238">AMD64 Technology </span><span id="t4_238" class="t s1_238">24592—Rev. 3.23—October 2020 </span>
<span id="t5_238" class="t s2_238">either an XMM (YMM) register or a 128-bit (256-bit) memory location. For the legacy instruction, the </span>
<span id="t6_238" class="t s2_238">first source operand is also the destination. For the extended forms, the result is written to the specified </span>
<span id="t7_238" class="t s2_238">separate destination YMM/XMM register. </span>
<span id="t8_238" class="t s3_238">4.7.4.7 </span><span id="t9_238" class="t s3_238">Multiplication </span>
<span id="ta_238" class="t s4_238">• </span><span id="tb_238" class="t s2_238">(V)MULPS—Multiply Packed Single-Precision Floating-Point </span>
<span id="tc_238" class="t s4_238">• </span><span id="td_238" class="t s2_238">(V)MULPD—Multiply Packed Double-Precision Floating-Point </span>
<span id="te_238" class="t s4_238">• </span><span id="tf_238" class="t s2_238">(V)MULSS—Multiply Scalar Single-Precision Floating-Point </span>
<span id="tg_238" class="t s4_238">• </span><span id="th_238" class="t s2_238">(V)MULSD—Multiply Scalar Double-Precision Floating-Point </span>
<span id="ti_238" class="t s2_238">The (V)MULPS instruction multiplies each of four (eight for the 256-bit form) single-precision </span>
<span id="tj_238" class="t s2_238">floating-point values in the first source operand (XMM or YMM register) operand by the </span>
<span id="tk_238" class="t s2_238">corresponding single-precision floating-point value in the second source operand (either a register or a </span>
<span id="tl_238" class="t s2_238">memory location) and writes the result to the corresponding doubleword of the destination XMM </span>
<span id="tm_238" class="t s2_238">(YMM) register. The (V)MULPD instruction performs an analogous operation for two (four) double- </span>
<span id="tn_238" class="t s2_238">precision floating-point values. </span>
<span id="to_238" class="t s2_238">VMULSS and VMULLSD have no 256-bit form. </span>
<span id="tp_238" class="t s2_238">The (V)MULSS instruction multiplies the single-precision floating-point value in the low-order </span>
<span id="tq_238" class="t s2_238">doubleword of the first source operand (an XMM register) by the single-precision floating-point value </span>
<span id="tr_238" class="t s2_238">in the low-order doubleword of the second source operand (an XMM register or a 32-bit memory </span>
<span id="ts_238" class="t s2_238">location) and writes the result in the low-order doubleword of the destination XMM register. MULSS </span>
<span id="tt_238" class="t s2_238">leaves the three high-order doublewords of the destination unmodified. VMULSS copies the three </span>
<span id="tu_238" class="t s2_238">high-order doublewords of the first source operand to the destination. </span>
<span id="tv_238" class="t s2_238">The (V)MULSD instruction multiplies the double-precision floating-point value in the low-order </span>
<span id="tw_238" class="t s2_238">quadword of the first source operand (an XMM register) by the double-precision floating-point value </span>
<span id="tx_238" class="t s2_238">in the low-order quadword of the second source operand (an XMM register or a 64-bit memory </span>
<span id="ty_238" class="t s2_238">location) and writes the result in the low-order quadword of the destination XMM register. MULSD </span>
<span id="tz_238" class="t s2_238">leaves the high-order quadword of the destination unmodified. VMULSD copies the upper quadword </span>
<span id="t10_238" class="t s2_238">of the first source operand to the destination. </span>
<span id="t11_238" class="t s2_238">For the legacy instructions, the first source register is also the destination. For the extended </span>
<span id="t12_238" class="t s2_238">instructions, a separate destination register is specified by the instruction encoding. </span>
<span id="t13_238" class="t s3_238">4.7.4.8 </span><span id="t14_238" class="t s3_238">Division </span>
<span id="t15_238" class="t s4_238">• </span><span id="t16_238" class="t s2_238">(V)DIVPS—Divide Packed Single-Precision Floating-Point </span>
<span id="t17_238" class="t s4_238">• </span><span id="t18_238" class="t s2_238">(V)DIVPD—Divide Packed Double-Precision Floating-Point </span>
<span id="t19_238" class="t s4_238">• </span><span id="t1a_238" class="t s2_238">(V)DIVSS—Divide Scalar Single-Precision Floating-Point </span>
<span id="t1b_238" class="t s4_238">• </span><span id="t1c_238" class="t s2_238">(V)DIVSD—Divide Scalar Double-Precision Floating-Point </span>
<span id="t1d_238" class="t s2_238">The (V)DIVPS instruction divides each of the four (eight for the 256-bit form) single-precision </span>
<span id="t1e_238" class="t s2_238">floating-point values in the first source operand (an XMM or a YMM register) by the corresponding </span>
<span id="t1f_238" class="t s5_238">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
