--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 20 -s 5
-n 20 -fastpaths -xml ram_pos_ctrl.twx ram_pos_ctrl.ncd -o ram_pos_ctrl.twr
ram_pos_ctrl.pcf -ucf ram_pos_ctrl.ucf

Design file:              ram_pos_ctrl.ncd
Physical constraint file: ram_pos_ctrl.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2012-07-09)
Report level:             verbose report, limited to 20 items per endpoint, 20 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_P2FF = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "FFS" 10 
ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 206 paths analyzed, 154 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.285ns.
--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_7 (SLICE_X19Y25.CIN), 13 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.715ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.285ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.F2      net (fanout=8)        1.587   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.COUT    Topcyf                0.894   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.874   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<7>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    -------------------------------------------------  ---------------------------
    Total                                      7.285ns (4.094ns logic, 3.191ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.751ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.249ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.G2      net (fanout=8)        1.541   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.COUT    Topcyg                0.904   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<3>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.874   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<7>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    -------------------------------------------------  ---------------------------
    Total                                      7.249ns (4.104ns logic, 3.145ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.817ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.183ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.F2      net (fanout=8)        1.587   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.COUT    Tfandcy               0.792   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_1
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.874   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<7>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    -------------------------------------------------  ---------------------------
    Total                                      7.183ns (3.992ns logic, 3.191ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.843ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.157ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y24.F2      net (fanout=8)        1.570   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y24.COUT    Topcyf                0.894   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.874   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<7>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    -------------------------------------------------  ---------------------------
    Total                                      7.157ns (3.983ns logic, 3.174ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.879ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.121ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y24.G2      net (fanout=8)        1.524   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y24.COUT    Topcyg                0.904   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<5>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.874   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<7>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    -------------------------------------------------  ---------------------------
    Total                                      7.121ns (3.993ns logic, 3.128ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.880ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.120ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.G2      net (fanout=8)        1.541   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.COUT    Tgandcy               0.775   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_2
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.874   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<7>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    -------------------------------------------------  ---------------------------
    Total                                      7.120ns (3.975ns logic, 3.145ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.930ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.070ns (Levels of Logic = 6)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.F2      net (fanout=8)        1.261   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Topcyf                0.894   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.874   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<7>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    -------------------------------------------------  ---------------------------
    Total                                      7.070ns (4.205ns logic, 2.865ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.945ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.055ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y24.F2      net (fanout=8)        1.570   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y24.COUT    Tfandcy               0.792   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_3
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.874   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<7>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    -------------------------------------------------  ---------------------------
    Total                                      7.055ns (3.881ns logic, 3.174ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.966ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.034ns (Levels of Logic = 6)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.G2      net (fanout=8)        1.215   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Topcyg                0.904   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<1>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.874   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<7>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    -------------------------------------------------  ---------------------------
    Total                                      7.034ns (4.215ns logic, 2.819ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.008ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.992ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y24.G2      net (fanout=8)        1.524   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y24.COUT    Tgandcy               0.775   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_4
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.874   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<7>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.992ns (3.864ns logic, 3.128ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.032ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.968ns (Levels of Logic = 6)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.F2      net (fanout=8)        1.261   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Tfandcy               0.792   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.874   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<7>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.968ns (4.103ns logic, 2.865ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.095ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.905ns (Levels of Logic = 6)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.G2      net (fanout=8)        1.215   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Tgandcy               0.775   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_0
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.874   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<7>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.905ns (4.086ns logic, 2.819ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.578ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.422ns (Levels of Logic = 6)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X16Y25.F3      net (fanout=10)       1.796   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X16Y25.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/Mcount_count
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count1
    SLICE_X19Y22.BX      net (fanout=1)        0.579   P7C_0/POS_CTRL_0/PM/Mcount_count
    SLICE_X19Y22.COUT    Tbxcy                 0.736   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.874   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<7>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.422ns (4.047ns logic, 2.375ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_6 (SLICE_X19Y25.CIN), 13 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.732ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.268ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.F2      net (fanout=8)        1.587   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.COUT    Topcyf                0.894   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.857   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<6>
                                                       P7C_0/POS_CTRL_0/PM/count_6
    -------------------------------------------------  ---------------------------
    Total                                      7.268ns (4.077ns logic, 3.191ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.768ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.232ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.G2      net (fanout=8)        1.541   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.COUT    Topcyg                0.904   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<3>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.857   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<6>
                                                       P7C_0/POS_CTRL_0/PM/count_6
    -------------------------------------------------  ---------------------------
    Total                                      7.232ns (4.087ns logic, 3.145ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.834ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.166ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.F2      net (fanout=8)        1.587   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.COUT    Tfandcy               0.792   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_1
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.857   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<6>
                                                       P7C_0/POS_CTRL_0/PM/count_6
    -------------------------------------------------  ---------------------------
    Total                                      7.166ns (3.975ns logic, 3.191ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.860ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.140ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y24.F2      net (fanout=8)        1.570   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y24.COUT    Topcyf                0.894   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.857   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<6>
                                                       P7C_0/POS_CTRL_0/PM/count_6
    -------------------------------------------------  ---------------------------
    Total                                      7.140ns (3.966ns logic, 3.174ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.896ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.104ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y24.G2      net (fanout=8)        1.524   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y24.COUT    Topcyg                0.904   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<5>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.857   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<6>
                                                       P7C_0/POS_CTRL_0/PM/count_6
    -------------------------------------------------  ---------------------------
    Total                                      7.104ns (3.976ns logic, 3.128ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.897ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.103ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.G2      net (fanout=8)        1.541   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.COUT    Tgandcy               0.775   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_2
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.857   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<6>
                                                       P7C_0/POS_CTRL_0/PM/count_6
    -------------------------------------------------  ---------------------------
    Total                                      7.103ns (3.958ns logic, 3.145ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.947ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.053ns (Levels of Logic = 6)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.F2      net (fanout=8)        1.261   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Topcyf                0.894   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.857   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<6>
                                                       P7C_0/POS_CTRL_0/PM/count_6
    -------------------------------------------------  ---------------------------
    Total                                      7.053ns (4.188ns logic, 2.865ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.962ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.038ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y24.F2      net (fanout=8)        1.570   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y24.COUT    Tfandcy               0.792   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_3
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.857   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<6>
                                                       P7C_0/POS_CTRL_0/PM/count_6
    -------------------------------------------------  ---------------------------
    Total                                      7.038ns (3.864ns logic, 3.174ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.983ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.017ns (Levels of Logic = 6)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.G2      net (fanout=8)        1.215   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Topcyg                0.904   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<1>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.857   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<6>
                                                       P7C_0/POS_CTRL_0/PM/count_6
    -------------------------------------------------  ---------------------------
    Total                                      7.017ns (4.198ns logic, 2.819ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.025ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.975ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y24.G2      net (fanout=8)        1.524   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y24.COUT    Tgandcy               0.775   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_4
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.857   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<6>
                                                       P7C_0/POS_CTRL_0/PM/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.975ns (3.847ns logic, 3.128ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.049ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.951ns (Levels of Logic = 6)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.F2      net (fanout=8)        1.261   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Tfandcy               0.792   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.857   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<6>
                                                       P7C_0/POS_CTRL_0/PM/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.951ns (4.086ns logic, 2.865ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.112ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.888ns (Levels of Logic = 6)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.G2      net (fanout=8)        1.215   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Tgandcy               0.775   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_0
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.857   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<6>
                                                       P7C_0/POS_CTRL_0/PM/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.888ns (4.069ns logic, 2.819ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.595ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.405ns (Levels of Logic = 6)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X16Y25.F3      net (fanout=10)       1.796   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X16Y25.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/Mcount_count
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count1
    SLICE_X19Y22.BX      net (fanout=1)        0.579   P7C_0/POS_CTRL_0/PM/Mcount_count
    SLICE_X19Y22.COUT    Tbxcy                 0.736   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.COUT    Tbyp                  0.111   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<5>
    SLICE_X19Y25.CLK     Tcinck                0.857   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<6>
                                                       P7C_0/POS_CTRL_0/PM/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.405ns (4.030ns logic, 2.375ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_5 (SLICE_X19Y24.CIN), 9 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.826ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.174ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.F2      net (fanout=8)        1.587   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.COUT    Topcyf                0.894   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.874   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<5>
                                                       P7C_0/POS_CTRL_0/PM/count_5
    -------------------------------------------------  ---------------------------
    Total                                      7.174ns (3.983ns logic, 3.191ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.862ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.138ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.G2      net (fanout=8)        1.541   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.COUT    Topcyg                0.904   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<3>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.874   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<5>
                                                       P7C_0/POS_CTRL_0/PM/count_5
    -------------------------------------------------  ---------------------------
    Total                                      7.138ns (3.993ns logic, 3.145ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.928ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.072ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.F2      net (fanout=8)        1.587   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.COUT    Tfandcy               0.792   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_1
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.874   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<5>
                                                       P7C_0/POS_CTRL_0/PM/count_5
    -------------------------------------------------  ---------------------------
    Total                                      7.072ns (3.881ns logic, 3.191ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.991ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.009ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.G2      net (fanout=8)        1.541   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.COUT    Tgandcy               0.775   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_2
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.874   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<5>
                                                       P7C_0/POS_CTRL_0/PM/count_5
    -------------------------------------------------  ---------------------------
    Total                                      7.009ns (3.864ns logic, 3.145ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.041ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.959ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.F2      net (fanout=8)        1.261   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Topcyf                0.894   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.874   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<5>
                                                       P7C_0/POS_CTRL_0/PM/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.959ns (4.094ns logic, 2.865ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.077ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.923ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.G2      net (fanout=8)        1.215   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Topcyg                0.904   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<1>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.874   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<5>
                                                       P7C_0/POS_CTRL_0/PM/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.923ns (4.104ns logic, 2.819ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.143ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.857ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.F2      net (fanout=8)        1.261   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Tfandcy               0.792   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.874   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<5>
                                                       P7C_0/POS_CTRL_0/PM/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.857ns (3.992ns logic, 2.865ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.206ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.794ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.G2      net (fanout=8)        1.215   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Tgandcy               0.775   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_0
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.874   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<5>
                                                       P7C_0/POS_CTRL_0/PM/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.794ns (3.975ns logic, 2.819ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.689ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.311ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X16Y25.F3      net (fanout=10)       1.796   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X16Y25.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/Mcount_count
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count1
    SLICE_X19Y22.BX      net (fanout=1)        0.579   P7C_0/POS_CTRL_0/PM/Mcount_count
    SLICE_X19Y22.COUT    Tbxcy                 0.736   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.874   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<5>
                                                       P7C_0/POS_CTRL_0/PM/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.311ns (3.936ns logic, 2.375ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_4 (SLICE_X19Y24.CIN), 9 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.843ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.157ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.F2      net (fanout=8)        1.587   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.COUT    Topcyf                0.894   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.857   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<4>
                                                       P7C_0/POS_CTRL_0/PM/count_4
    -------------------------------------------------  ---------------------------
    Total                                      7.157ns (3.966ns logic, 3.191ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.879ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.121ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.G2      net (fanout=8)        1.541   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.COUT    Topcyg                0.904   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<3>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.857   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<4>
                                                       P7C_0/POS_CTRL_0/PM/count_4
    -------------------------------------------------  ---------------------------
    Total                                      7.121ns (3.976ns logic, 3.145ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.945ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.055ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.F2      net (fanout=8)        1.587   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.COUT    Tfandcy               0.792   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_1
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.857   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<4>
                                                       P7C_0/POS_CTRL_0/PM/count_4
    -------------------------------------------------  ---------------------------
    Total                                      7.055ns (3.864ns logic, 3.191ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.008ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.992ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.G2      net (fanout=8)        1.541   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.COUT    Tgandcy               0.775   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_2
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.857   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<4>
                                                       P7C_0/POS_CTRL_0/PM/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.992ns (3.847ns logic, 3.145ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.058ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.942ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.F2      net (fanout=8)        1.261   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Topcyf                0.894   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.857   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<4>
                                                       P7C_0/POS_CTRL_0/PM/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.942ns (4.077ns logic, 2.865ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.094ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.906ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.G2      net (fanout=8)        1.215   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Topcyg                0.904   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<1>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.857   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<4>
                                                       P7C_0/POS_CTRL_0/PM/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.906ns (4.087ns logic, 2.819ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.160ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.840ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.F2      net (fanout=8)        1.261   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Tfandcy               0.792   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.857   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<4>
                                                       P7C_0/POS_CTRL_0/PM/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.840ns (3.975ns logic, 2.865ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.223ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.777ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.G2      net (fanout=8)        1.215   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Tgandcy               0.775   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_0
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.857   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<4>
                                                       P7C_0/POS_CTRL_0/PM/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.777ns (3.958ns logic, 2.819ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.706ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.294ns (Levels of Logic = 5)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X16Y25.F3      net (fanout=10)       1.796   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X16Y25.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/Mcount_count
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count1
    SLICE_X19Y22.BX      net (fanout=1)        0.579   P7C_0/POS_CTRL_0/PM/Mcount_count
    SLICE_X19Y22.COUT    Tbxcy                 0.736   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.COUT    Tbyp                  0.111   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<3>
    SLICE_X19Y24.CLK     Tcinck                0.857   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<4>
                                                       P7C_0/POS_CTRL_0/PM/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.294ns (3.919ns logic, 2.375ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_3 (SLICE_X19Y23.F2), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.127ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.873ns (Levels of Logic = 3)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.F2      net (fanout=8)        1.587   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.CLK     Tfck                  1.467   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<3>
                                                       P7C_0/POS_CTRL_0/PM/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.873ns (3.682ns logic, 3.191ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.229ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.771ns (Levels of Logic = 3)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.F2      net (fanout=8)        1.587   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.CLK     Tfck                  1.365   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_1
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<3>
                                                       P7C_0/POS_CTRL_0/PM/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.771ns (3.580ns logic, 3.191ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_5 (SLICE_X19Y24.F2), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.144ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.856ns (Levels of Logic = 3)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y24.F2      net (fanout=8)        1.570   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y24.CLK     Tfck                  1.467   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<5>
                                                       P7C_0/POS_CTRL_0/PM/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.856ns (3.682ns logic, 3.174ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.246ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.754ns (Levels of Logic = 3)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y24.F2      net (fanout=8)        1.570   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y24.CLK     Tfck                  1.365   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_3
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<5>
                                                       P7C_0/POS_CTRL_0/PM/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.754ns (3.580ns logic, 3.174ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_7 (SLICE_X19Y25.F2), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.144ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.856ns (Levels of Logic = 3)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y25.F2      net (fanout=8)        1.570   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y25.CLK     Tfck                  1.467   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<7>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.856ns (3.682ns logic, 3.174ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.246ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.754ns (Levels of Logic = 3)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y25.F2      net (fanout=8)        1.570   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y25.CLK     Tfck                  1.365   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_5
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<7>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.754ns (3.580ns logic, 3.174ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_3 (SLICE_X19Y23.CIN), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.152ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.848ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.F2      net (fanout=8)        1.261   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Topcyf                0.894   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CLK     Tcinck                0.874   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<3>
                                                       P7C_0/POS_CTRL_0/PM/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.848ns (3.983ns logic, 2.865ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.188ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.812ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.G2      net (fanout=8)        1.215   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Topcyg                0.904   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<1>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CLK     Tcinck                0.874   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<3>
                                                       P7C_0/POS_CTRL_0/PM/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.812ns (3.993ns logic, 2.819ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.254ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.746ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.F2      net (fanout=8)        1.261   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Tfandcy               0.792   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CLK     Tcinck                0.874   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<3>
                                                       P7C_0/POS_CTRL_0/PM/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.746ns (3.881ns logic, 2.865ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.317ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.683ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.G2      net (fanout=8)        1.215   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Tgandcy               0.775   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_0
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CLK     Tcinck                0.874   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<3>
                                                       P7C_0/POS_CTRL_0/PM/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.683ns (3.864ns logic, 2.819ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.800ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.200ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X16Y25.F3      net (fanout=10)       1.796   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X16Y25.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/Mcount_count
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count1
    SLICE_X19Y22.BX      net (fanout=1)        0.579   P7C_0/POS_CTRL_0/PM/Mcount_count
    SLICE_X19Y22.COUT    Tbxcy                 0.736   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CLK     Tcinck                0.874   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<3>
                                                       P7C_0/POS_CTRL_0/PM/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.200ns (3.825ns logic, 2.375ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_2 (SLICE_X19Y23.CIN), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.169ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.831ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.F2      net (fanout=8)        1.261   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Topcyf                0.894   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CLK     Tcinck                0.857   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<2>
                                                       P7C_0/POS_CTRL_0/PM/count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.831ns (3.966ns logic, 2.865ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.205ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.795ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.G2      net (fanout=8)        1.215   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Topcyg                0.904   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<1>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CLK     Tcinck                0.857   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<2>
                                                       P7C_0/POS_CTRL_0/PM/count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.795ns (3.976ns logic, 2.819ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.271ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.729ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.F2      net (fanout=8)        1.261   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Tfandcy               0.792   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CLK     Tcinck                0.857   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<2>
                                                       P7C_0/POS_CTRL_0/PM/count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.729ns (3.864ns logic, 2.865ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.334ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.666ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.G2      net (fanout=8)        1.215   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.COUT    Tgandcy               0.775   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand_0
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CLK     Tcinck                0.857   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<2>
                                                       P7C_0/POS_CTRL_0/PM/count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.666ns (3.847ns logic, 2.819ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.817ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.183ns (Levels of Logic = 4)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X16Y25.F3      net (fanout=10)       1.796   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X16Y25.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/Mcount_count
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count1
    SLICE_X19Y22.BX      net (fanout=1)        0.579   P7C_0/POS_CTRL_0/PM/Mcount_count
    SLICE_X19Y22.COUT    Tbxcy                 0.736   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   P7C_0/POS_CTRL_0/PM/Mcount_count_cy<1>
    SLICE_X19Y23.CLK     Tcinck                0.857   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<2>
                                                       P7C_0/POS_CTRL_0/PM/count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.183ns (3.808ns logic, 2.375ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_1 (SLICE_X19Y22.F2), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.453ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.547ns (Levels of Logic = 3)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.F2      net (fanout=8)        1.261   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.CLK     Tfck                  1.467   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<1>
                                                       P7C_0/POS_CTRL_0/PM/count_1
    -------------------------------------------------  ---------------------------
    Total                                      6.547ns (3.682ns logic, 2.865ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.555ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.445ns (Levels of Logic = 3)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.F2      net (fanout=8)        1.261   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.CLK     Tfck                  1.365   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_mand
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_cy<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<1>
                                                       P7C_0/POS_CTRL_0/PM/count_1
    -------------------------------------------------  ---------------------------
    Total                                      6.445ns (3.580ns logic, 2.865ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_3 (SLICE_X19Y23.G2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.549ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.451ns (Levels of Logic = 3)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.G2      net (fanout=8)        1.541   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.CLK     Tgck                  1.091   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<3>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<3>
                                                       P7C_0/POS_CTRL_0/PM/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.451ns (3.306ns logic, 3.145ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_5 (SLICE_X19Y24.G2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.566ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.434ns (Levels of Logic = 3)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y24.G2      net (fanout=8)        1.524   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y24.CLK     Tgck                  1.091   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<5>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<5>
                                                       P7C_0/POS_CTRL_0/PM/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.434ns (3.306ns logic, 3.128ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_7 (SLICE_X19Y25.G2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.566ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.434ns (Levels of Logic = 3)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y25.G2      net (fanout=8)        1.524   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y25.CLK     Tgck                  1.091   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<7>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<7>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.434ns (3.306ns logic, 3.128ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_2 (SLICE_X19Y23.F2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.683ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.317ns (Levels of Logic = 3)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y23.F2      net (fanout=8)        1.587   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y23.CLK     Tfck                  0.911   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<2>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<2>
                                                       P7C_0/POS_CTRL_0/PM/count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (3.126ns logic, 3.191ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_4 (SLICE_X19Y24.F2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.700ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.300ns (Levels of Logic = 3)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y24.F2      net (fanout=8)        1.570   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y24.CLK     Tfck                  0.911   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<4>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<4>
                                                       P7C_0/POS_CTRL_0/PM/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.300ns (3.126ns logic, 3.174ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_6 (SLICE_X19Y25.F2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.700ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.300ns (Levels of Logic = 3)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y25.F2      net (fanout=8)        1.570   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y25.CLK     Tfck                  0.911   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<6>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<6>
                                                       P7C_0/POS_CTRL_0/PM/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.300ns (3.126ns logic, 3.174ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/sp_out_5 (SLICE_X19Y18.BX), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.763ns (requirement - data path)
  Source:               dq<5> (PAD)
  Destination:          RSP_0/sp_out_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.237ns (Levels of Logic = 2)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: dq<5> to RSP_0/sp_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C2.I                 Tiopi                 1.686   dq<5>
                                                       dq<5>
                                                       dq_5_IOBUF/IBUF
    SLICE_X13Y18.G1      net (fanout=1)        2.708   N11
    SLICE_X13Y18.Y       Tilo                  0.479   d_in<2>
                                                       d_in<5>LogicTrst1
    SLICE_X19Y18.BX      net (fanout=1)        1.188   d_in<5>
    SLICE_X19Y18.CLK     Tdick                 0.176   sp_RSP_to_P7C<5>
                                                       RSP_0/sp_out_5
    -------------------------------------------------  ---------------------------
    Total                                      6.237ns (2.341ns logic, 3.896ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_1 (SLICE_X19Y22.G2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.875ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.125ns (Levels of Logic = 3)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.G2      net (fanout=8)        1.215   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.CLK     Tgck                  1.091   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<1>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<1>
                                                       P7C_0/POS_CTRL_0/PM/count_1
    -------------------------------------------------  ---------------------------
    Total                                      6.125ns (3.306ns logic, 2.819ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_0 (SLICE_X19Y22.F2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.009ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.991ns (Levels of Logic = 3)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y34.F2      net (fanout=10)       1.604   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y34.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_inv1_INV_0
    SLICE_X19Y22.F2      net (fanout=8)        1.261   P7C_0/POS_CTRL_0/PM/sync_rst_inv
    SLICE_X19Y22.CLK     Tfck                  0.911   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_lut<0>
                                                       P7C_0/POS_CTRL_0/PM/Mcount_count_xor<0>
                                                       P7C_0/POS_CTRL_0/PM/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.991ns (3.126ns logic, 2.865ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/count_4 (SLICE_X19Y24.CE), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.080ns (requirement - data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.920ns (Levels of Logic = 2)
  Destination Clock:    mclk rising at 0.000ns

  Maximum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.686   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X17Y24.F2      net (fanout=10)       1.965   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X17Y24.X       Tilo                  0.479   P7C_0/POS_CTRL_0/PM/count_not0001
                                                       P7C_0/POS_CTRL_0/PM/count_not000128
    SLICE_X19Y24.CE      net (fanout=4)        1.266   P7C_0/POS_CTRL_0/PM/count_not0001
    SLICE_X19Y24.CLK     Tceck                 0.524   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/count_4
    -------------------------------------------------  ---------------------------
    Total                                      5.920ns (2.689ns logic, 3.231ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_P2FF = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "FFS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/Mshreg_sync_2/SRL16E (SLICE_X36Y10.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.269ns (data path)
  Source:               load_run_sp (PAD)
  Destination:          RSP_0/debounce_1/Mshreg_sync_2/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.269ns (Levels of Logic = 2)

  Minimum Data Path: load_run_sp to RSP_0/debounce_1/Mshreg_sync_2/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.349   load_run_sp
                                                       load_run_sp
                                                       load_run_sp_IBUF
    SLICE_X36Y10.BY      net (fanout=1)        0.674   load_run_sp_IBUF
    SLICE_X36Y10.CLK     Tdh         (-Th)    -0.246   RSP_0/debounce_1/sync_2
                                                       RSP_0/debounce_1/Mshreg_sync_2/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.269ns (1.595ns logic, 0.674ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/present_st_5 (SLICE_X10Y29.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.172ns (data path)
  Source:               sync_rst (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/present_st_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.172ns (Levels of Logic = 2)

  Minimum Data Path: sync_rst to P7C_0/POS_CTRL_0/PM/present_st_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G2.I                 Tiopi                 1.349   sync_rst
                                                       sync_rst
                                                       P7C_0/POS_CTRL_0/PM/sync_rst_IBUF
    SLICE_X10Y29.F4      net (fanout=10)       0.730   P7C_0/POS_CTRL_0/PM/sync_rst.IBUF
    SLICE_X10Y29.CLK     Tckf        (-Th)    -0.093   P7C_0/POS_CTRL_0/PM/present_st<5>
                                                       P7C_0/POS_CTRL_0/PM/present_st_mux0001<0>1
                                                       P7C_0/POS_CTRL_0/PM/present_st_5
    -------------------------------------------------  ---------------------------
    Total                                      2.172ns (1.442ns logic, 0.730ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/b_sync (SLICE_X10Y35.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.893ns (data path)
  Source:               b (PAD)
  Destination:          P7C_0/POS_CTRL_0/PM/b_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.893ns (Levels of Logic = 1)

  Minimum Data Path: b to P7C_0/POS_CTRL_0/PM/b_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C6.I                 Tiopi                 1.349   b
                                                       b
                                                       P7C_0/POS_CTRL_0/PM/b_IBUF
    SLICE_X10Y35.BY      net (fanout=1)        0.749   P7C_0/POS_CTRL_0/PM/b.IBUF
    SLICE_X10Y35.CLK     Tckdi       (-Th)     0.205   P7C_0/POS_CTRL_0/PM/b_sync
                                                       P7C_0/POS_CTRL_0/PM/b_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (1.144ns logic, 0.749ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_0 (SLICE_X19Y6.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to CRU_0/clkdiv_0/mclk_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X19Y6.CLK      net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_1 (SLICE_X19Y6.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to CRU_0/clkdiv_0/mclk_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X19Y6.CLK      net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_3 (SLICE_X19Y9.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to CRU_0/clkdiv_0/mclk_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X19Y9.CLK      net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_2 (SLICE_X19Y9.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to CRU_0/clkdiv_0/mclk_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X19Y9.CLK      net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_5 (SLICE_X18Y9.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to CRU_0/clkdiv_0/mclk_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X18Y9.CLK      net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_6 (SLICE_X18Y8.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to CRU_0/clkdiv_0/mclk_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X18Y8.CLK      net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_4 (SLICE_X19Y8.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to CRU_0/clkdiv_0/mclk_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X19Y8.CLK      net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/sync_2 (SLICE_X36Y10.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          RSP_0/debounce_1/sync_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to RSP_0/debounce_1/sync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X36Y10.CLK     net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/Mshreg_sync_2/SRL16E (SLICE_X36Y10.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          RSP_0/debounce_1/Mshreg_sync_2/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to RSP_0/debounce_1/Mshreg_sync_2/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X36Y10.CLK     net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/Mshreg_sync_2/SRL16E.CE (SLICE_X36Y10.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          RSP_0/debounce_1/Mshreg_sync_2/SRL16E.CE (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to RSP_0/debounce_1/Mshreg_sync_2/SRL16E.CE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X36Y10.CLK     net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_25 (SLICE_X26Y25.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          RSP_0/debounce_1/count_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to RSP_0/debounce_1/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X26Y25.CLK     net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_24 (SLICE_X26Y25.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          RSP_0/debounce_1/count_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to RSP_0/debounce_1/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X26Y25.CLK     net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/current_state_FSM_FFd3 (SLICE_X11Y18.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          RSP_0/current_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to RSP_0/current_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X11Y18.CLK     net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/S7C_0/count0_0 (SLICE_X24Y4.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          P7C_0/S7C_0/count0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to P7C_0/S7C_0/count0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X24Y4.CLK      net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/S7C_0/count0_1 (SLICE_X24Y4.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          P7C_0/S7C_0/count0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to P7C_0/S7C_0/count0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X24Y4.CLK      net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/S7C_0/count0_2 (SLICE_X24Y5.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          P7C_0/S7C_0/count0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to P7C_0/S7C_0/count0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X24Y5.CLK      net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/S7C_0/count0_3 (SLICE_X24Y5.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.099ns (data path)
  Source:               refclk (PAD)
  Destination:          P7C_0/S7C_0/count0_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)

  Minimum Data Path: refclk to P7C_0/S7C_0/count0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.349   refclk
                                                       refclk
                                                       refclk_IBUFG
    BUFGMUX0.I0          net (fanout=1)        0.001   refclk_IBUFG
    BUFGMUX0.O           Tgi0o                 0.001   CRU_0/bufg_0
                                                       CRU_0/bufg_0.GCLKMUX
                                                       CRU_0/bufg_0
    SLICE_X24Y5.CLK      net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (1.350ns logic, 0.749ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FF2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "PADS" 10 
ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 99 paths analyzed, 42 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.928ns.
--------------------------------------------------------------------------------

Paths for end point ub_ram_n (T4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.072ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          ub_ram_n (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.928ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd3 to ub_ram_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X14Y19.F3      net (fanout=7)        0.729   RSP_0/current_state_FSM_FFd3
    SLICE_X14Y19.X       Tilo                  0.529   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_Out11_INV_0
    T4.O1                net (fanout=3)        3.250   cs_ram_n_OBUF
    T4.PAD               Tioop                 3.794   ub_ram_n
                                                       ub_ram_n_OBUF
                                                       ub_ram_n
    -------------------------------------------------  ---------------------------
    Total                                      8.928ns (4.949ns logic, 3.979ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point dq<14> (P1.PAD), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.225ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          dq<14> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.775ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd2 to dq<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.F1      net (fanout=6)        0.887   RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    P1.T1                net (fanout=24)       2.728   d_in_dq_not0000_inv
    P1.PAD               Tiotp                 4.005   dq<14>
                                                       dq_14_OBUFT
                                                       dq<14>
    -------------------------------------------------  ---------------------------
    Total                                      8.775ns (5.160ns logic, 3.615ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.427ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          dq<14> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.573ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd1 to dq<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.F4      net (fanout=5)        0.685   RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    P1.T1                net (fanout=24)       2.728   d_in_dq_not0000_inv
    P1.PAD               Tiotp                 4.005   dq<14>
                                                       dq_14_OBUFT
                                                       dq<14>
    -------------------------------------------------  ---------------------------
    Total                                      8.573ns (5.160ns logic, 3.413ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.584ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          dq<14> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.416ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd3 to dq<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.F2      net (fanout=7)        0.528   RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    P1.T1                net (fanout=24)       2.728   d_in_dq_not0000_inv
    P1.PAD               Tiotp                 4.005   dq<14>
                                                       dq_14_OBUFT
                                                       dq<14>
    -------------------------------------------------  ---------------------------
    Total                                      8.416ns (5.160ns logic, 3.256ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point dq<10> (F2.PAD), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.349ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          dq<10> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.651ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd2 to dq<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.F1      net (fanout=6)        0.887   RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    F2.T1                net (fanout=24)       2.604   d_in_dq_not0000_inv
    F2.PAD               Tiotp                 4.005   dq<10>
                                                       dq_10_OBUFT
                                                       dq<10>
    -------------------------------------------------  ---------------------------
    Total                                      8.651ns (5.160ns logic, 3.491ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.551ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          dq<10> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.449ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd1 to dq<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.F4      net (fanout=5)        0.685   RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    F2.T1                net (fanout=24)       2.604   d_in_dq_not0000_inv
    F2.PAD               Tiotp                 4.005   dq<10>
                                                       dq_10_OBUFT
                                                       dq<10>
    -------------------------------------------------  ---------------------------
    Total                                      8.449ns (5.160ns logic, 3.289ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.708ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          dq<10> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.292ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd3 to dq<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.F2      net (fanout=7)        0.528   RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    F2.T1                net (fanout=24)       2.604   d_in_dq_not0000_inv
    F2.PAD               Tiotp                 4.005   dq<10>
                                                       dq_10_OBUFT
                                                       dq<10>
    -------------------------------------------------  ---------------------------
    Total                                      8.292ns (5.160ns logic, 3.132ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point abcdefgdec_n<3> (R16.PAD), 4 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.391ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_2 (FF)
  Destination:          abcdefgdec_n<3> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.609ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_2 to abcdefgdec_n<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<2>
                                                       P7C_0/S7C_0/disp_2
    SLICE_X32Y18.G2      net (fanout=7)        1.479   P7C_0/S7C_0/disp<2>
    SLICE_X32Y18.Y       Tilo                  0.529   abcdefgdec_n_6_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_3_or00001
    R16.O1               net (fanout=1)        2.181   abcdefgdec_n_3_OBUF
    R16.PAD              Tioop                 3.794   abcdefgdec_n<3>
                                                       abcdefgdec_n_3_OBUF
                                                       abcdefgdec_n<3>
    -------------------------------------------------  ---------------------------
    Total                                      8.609ns (4.949ns logic, 3.660ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.472ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_3 (FF)
  Destination:          abcdefgdec_n<3> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.528ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_3 to abcdefgdec_n<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<3>
                                                       P7C_0/S7C_0/disp_3
    SLICE_X32Y18.G3      net (fanout=7)        1.398   P7C_0/S7C_0/disp<3>
    SLICE_X32Y18.Y       Tilo                  0.529   abcdefgdec_n_6_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_3_or00001
    R16.O1               net (fanout=1)        2.181   abcdefgdec_n_3_OBUF
    R16.PAD              Tioop                 3.794   abcdefgdec_n<3>
                                                       abcdefgdec_n_3_OBUF
                                                       abcdefgdec_n<3>
    -------------------------------------------------  ---------------------------
    Total                                      8.528ns (4.949ns logic, 3.579ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.510ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_0 (FF)
  Destination:          abcdefgdec_n<3> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.490ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_0 to abcdefgdec_n<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y20.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<0>
                                                       P7C_0/S7C_0/disp_0
    SLICE_X32Y18.G4      net (fanout=7)        1.360   P7C_0/S7C_0/disp<0>
    SLICE_X32Y18.Y       Tilo                  0.529   abcdefgdec_n_6_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_3_or00001
    R16.O1               net (fanout=1)        2.181   abcdefgdec_n_3_OBUF
    R16.PAD              Tioop                 3.794   abcdefgdec_n<3>
                                                       abcdefgdec_n_3_OBUF
                                                       abcdefgdec_n<3>
    -------------------------------------------------  ---------------------------
    Total                                      8.490ns (4.949ns logic, 3.541ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.648ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_1 (FF)
  Destination:          abcdefgdec_n<3> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.352ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_1 to abcdefgdec_n<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<1>
                                                       P7C_0/S7C_0/disp_1
    SLICE_X32Y18.G1      net (fanout=7)        1.222   P7C_0/S7C_0/disp<1>
    SLICE_X32Y18.Y       Tilo                  0.529   abcdefgdec_n_6_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_3_or00001
    R16.O1               net (fanout=1)        2.181   abcdefgdec_n_3_OBUF
    R16.PAD              Tioop                 3.794   abcdefgdec_n<3>
                                                       abcdefgdec_n_3_OBUF
                                                       abcdefgdec_n<3>
    -------------------------------------------------  ---------------------------
    Total                                      8.352ns (4.949ns logic, 3.403ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point dq<13> (L2.PAD), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.424ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          dq<13> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.576ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd2 to dq<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.F1      net (fanout=6)        0.887   RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    L2.T1                net (fanout=24)       2.529   d_in_dq_not0000_inv
    L2.PAD               Tiotp                 4.005   dq<13>
                                                       dq_13_OBUFT
                                                       dq<13>
    -------------------------------------------------  ---------------------------
    Total                                      8.576ns (5.160ns logic, 3.416ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.626ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          dq<13> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.374ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd1 to dq<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.F4      net (fanout=5)        0.685   RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    L2.T1                net (fanout=24)       2.529   d_in_dq_not0000_inv
    L2.PAD               Tiotp                 4.005   dq<13>
                                                       dq_13_OBUFT
                                                       dq<13>
    -------------------------------------------------  ---------------------------
    Total                                      8.374ns (5.160ns logic, 3.214ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.783ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          dq<13> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.217ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd3 to dq<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.F2      net (fanout=7)        0.528   RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    L2.T1                net (fanout=24)       2.529   d_in_dq_not0000_inv
    L2.PAD               Tiotp                 4.005   dq<13>
                                                       dq_13_OBUFT
                                                       dq<13>
    -------------------------------------------------  ---------------------------
    Total                                      8.217ns (5.160ns logic, 3.057ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point abcdefgdec_n<1> (N16.PAD), 4 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.434ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_2 (FF)
  Destination:          abcdefgdec_n<1> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.566ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_2 to abcdefgdec_n<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<2>
                                                       P7C_0/S7C_0/disp_2
    SLICE_X32Y19.G2      net (fanout=7)        1.479   P7C_0/S7C_0/disp<2>
    SLICE_X32Y19.Y       Tilo                  0.529   abcdefgdec_n_7_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_1_or00001
    N16.O1               net (fanout=1)        2.138   abcdefgdec_n_1_OBUF
    N16.PAD              Tioop                 3.794   abcdefgdec_n<1>
                                                       abcdefgdec_n_1_OBUF
                                                       abcdefgdec_n<1>
    -------------------------------------------------  ---------------------------
    Total                                      8.566ns (4.949ns logic, 3.617ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.443ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_3 (FF)
  Destination:          abcdefgdec_n<1> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.557ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_3 to abcdefgdec_n<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<3>
                                                       P7C_0/S7C_0/disp_3
    SLICE_X32Y19.G1      net (fanout=7)        1.470   P7C_0/S7C_0/disp<3>
    SLICE_X32Y19.Y       Tilo                  0.529   abcdefgdec_n_7_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_1_or00001
    N16.O1               net (fanout=1)        2.138   abcdefgdec_n_1_OBUF
    N16.PAD              Tioop                 3.794   abcdefgdec_n<1>
                                                       abcdefgdec_n_1_OBUF
                                                       abcdefgdec_n<1>
    -------------------------------------------------  ---------------------------
    Total                                      8.557ns (4.949ns logic, 3.608ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.553ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_0 (FF)
  Destination:          abcdefgdec_n<1> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.447ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_0 to abcdefgdec_n<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y20.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<0>
                                                       P7C_0/S7C_0/disp_0
    SLICE_X32Y19.G4      net (fanout=7)        1.360   P7C_0/S7C_0/disp<0>
    SLICE_X32Y19.Y       Tilo                  0.529   abcdefgdec_n_7_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_1_or00001
    N16.O1               net (fanout=1)        2.138   abcdefgdec_n_1_OBUF
    N16.PAD              Tioop                 3.794   abcdefgdec_n<1>
                                                       abcdefgdec_n_1_OBUF
                                                       abcdefgdec_n<1>
    -------------------------------------------------  ---------------------------
    Total                                      8.447ns (4.949ns logic, 3.498ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.893ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_1 (FF)
  Destination:          abcdefgdec_n<1> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.107ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_1 to abcdefgdec_n<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<1>
                                                       P7C_0/S7C_0/disp_1
    SLICE_X32Y19.G3      net (fanout=7)        1.020   P7C_0/S7C_0/disp<1>
    SLICE_X32Y19.Y       Tilo                  0.529   abcdefgdec_n_7_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_1_or00001
    N16.O1               net (fanout=1)        2.138   abcdefgdec_n_1_OBUF
    N16.PAD              Tioop                 3.794   abcdefgdec_n<1>
                                                       abcdefgdec_n_1_OBUF
                                                       abcdefgdec_n<1>
    -------------------------------------------------  ---------------------------
    Total                                      8.107ns (4.949ns logic, 3.158ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point abcdefgdec_n<4> (P15.PAD), 4 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.470ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_3 (FF)
  Destination:          abcdefgdec_n<4> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.530ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_3 to abcdefgdec_n<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<3>
                                                       P7C_0/S7C_0/disp_3
    SLICE_X33Y19.F2      net (fanout=7)        1.549   P7C_0/S7C_0/disp<3>
    SLICE_X33Y19.X       Tilo                  0.479   abcdefgdec_n_4_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_4_or00001
    P15.O1               net (fanout=1)        2.082   abcdefgdec_n_4_OBUF
    P15.PAD              Tioop                 3.794   abcdefgdec_n<4>
                                                       abcdefgdec_n_4_OBUF
                                                       abcdefgdec_n<4>
    -------------------------------------------------  ---------------------------
    Total                                      8.530ns (4.899ns logic, 3.631ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.571ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_0 (FF)
  Destination:          abcdefgdec_n<4> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.429ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_0 to abcdefgdec_n<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y20.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<0>
                                                       P7C_0/S7C_0/disp_0
    SLICE_X33Y19.F1      net (fanout=7)        1.448   P7C_0/S7C_0/disp<0>
    SLICE_X33Y19.X       Tilo                  0.479   abcdefgdec_n_4_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_4_or00001
    P15.O1               net (fanout=1)        2.082   abcdefgdec_n_4_OBUF
    P15.PAD              Tioop                 3.794   abcdefgdec_n<4>
                                                       abcdefgdec_n_4_OBUF
                                                       abcdefgdec_n<4>
    -------------------------------------------------  ---------------------------
    Total                                      8.429ns (4.899ns logic, 3.530ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.766ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_2 (FF)
  Destination:          abcdefgdec_n<4> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.234ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_2 to abcdefgdec_n<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<2>
                                                       P7C_0/S7C_0/disp_2
    SLICE_X33Y19.F3      net (fanout=7)        1.253   P7C_0/S7C_0/disp<2>
    SLICE_X33Y19.X       Tilo                  0.479   abcdefgdec_n_4_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_4_or00001
    P15.O1               net (fanout=1)        2.082   abcdefgdec_n_4_OBUF
    P15.PAD              Tioop                 3.794   abcdefgdec_n<4>
                                                       abcdefgdec_n_4_OBUF
                                                       abcdefgdec_n<4>
    -------------------------------------------------  ---------------------------
    Total                                      8.234ns (4.899ns logic, 3.335ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.007ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_1 (FF)
  Destination:          abcdefgdec_n<4> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.993ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_1 to abcdefgdec_n<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<1>
                                                       P7C_0/S7C_0/disp_1
    SLICE_X33Y19.F4      net (fanout=7)        1.012   P7C_0/S7C_0/disp<1>
    SLICE_X33Y19.X       Tilo                  0.479   abcdefgdec_n_4_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_4_or00001
    P15.O1               net (fanout=1)        2.082   abcdefgdec_n_4_OBUF
    P15.PAD              Tioop                 3.794   abcdefgdec_n<4>
                                                       abcdefgdec_n_4_OBUF
                                                       abcdefgdec_n<4>
    -------------------------------------------------  ---------------------------
    Total                                      7.993ns (4.899ns logic, 3.094ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point dq<15> (R1.PAD), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.513ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          dq<15> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.487ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd2 to dq<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.F1      net (fanout=6)        0.887   RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    R1.T1                net (fanout=24)       2.440   d_in_dq_not0000_inv
    R1.PAD               Tiotp                 4.005   dq<15>
                                                       dq_15_OBUFT
                                                       dq<15>
    -------------------------------------------------  ---------------------------
    Total                                      8.487ns (5.160ns logic, 3.327ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.715ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          dq<15> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.285ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd1 to dq<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.F4      net (fanout=5)        0.685   RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    R1.T1                net (fanout=24)       2.440   d_in_dq_not0000_inv
    R1.PAD               Tiotp                 4.005   dq<15>
                                                       dq_15_OBUFT
                                                       dq<15>
    -------------------------------------------------  ---------------------------
    Total                                      8.285ns (5.160ns logic, 3.125ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.872ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          dq<15> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.128ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd3 to dq<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.F2      net (fanout=7)        0.528   RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    R1.T1                net (fanout=24)       2.440   d_in_dq_not0000_inv
    R1.PAD               Tiotp                 4.005   dq<15>
                                                       dq_15_OBUFT
                                                       dq<15>
    -------------------------------------------------  ---------------------------
    Total                                      8.128ns (5.160ns logic, 2.968ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point dq<7> (B1.PAD), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.601ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          dq<7> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.399ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd2 to dq<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.F1      net (fanout=6)        0.887   RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    B1.T1                net (fanout=24)       2.352   d_in_dq_not0000_inv
    B1.PAD               Tiotp                 4.005   dq<7>
                                                       dq_7_OBUFT
                                                       dq<7>
    -------------------------------------------------  ---------------------------
    Total                                      8.399ns (5.160ns logic, 3.239ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.803ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          dq<7> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.197ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd1 to dq<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.F4      net (fanout=5)        0.685   RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    B1.T1                net (fanout=24)       2.352   d_in_dq_not0000_inv
    B1.PAD               Tiotp                 4.005   dq<7>
                                                       dq_7_OBUFT
                                                       dq<7>
    -------------------------------------------------  ---------------------------
    Total                                      8.197ns (5.160ns logic, 3.037ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.960ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          dq<7> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.040ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd3 to dq<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.F2      net (fanout=7)        0.528   RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    B1.T1                net (fanout=24)       2.352   d_in_dq_not0000_inv
    B1.PAD               Tiotp                 4.005   dq<7>
                                                       dq_7_OBUFT
                                                       dq<7>
    -------------------------------------------------  ---------------------------
    Total                                      8.040ns (5.160ns logic, 2.880ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point dq<8> (D3.PAD), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.644ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          dq<8> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.356ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd2 to dq<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.F1      net (fanout=6)        0.887   RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    D3.T1                net (fanout=24)       2.309   d_in_dq_not0000_inv
    D3.PAD               Tiotp                 4.005   dq<8>
                                                       dq_8_OBUFT
                                                       dq<8>
    -------------------------------------------------  ---------------------------
    Total                                      8.356ns (5.160ns logic, 3.196ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.846ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          dq<8> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.154ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd1 to dq<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.F4      net (fanout=5)        0.685   RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    D3.T1                net (fanout=24)       2.309   d_in_dq_not0000_inv
    D3.PAD               Tiotp                 4.005   dq<8>
                                                       dq_8_OBUFT
                                                       dq<8>
    -------------------------------------------------  ---------------------------
    Total                                      8.154ns (5.160ns logic, 2.994ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.003ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          dq<8> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.997ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd3 to dq<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.F2      net (fanout=7)        0.528   RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    D3.T1                net (fanout=24)       2.309   d_in_dq_not0000_inv
    D3.PAD               Tiotp                 4.005   dq<8>
                                                       dq_8_OBUFT
                                                       dq<8>
    -------------------------------------------------  ---------------------------
    Total                                      7.997ns (5.160ns logic, 2.837ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point dq<1> (T8.PAD), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.659ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          dq<1> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.341ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd2 to dq<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.F1      net (fanout=6)        0.887   RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    T8.T1                net (fanout=24)       2.294   d_in_dq_not0000_inv
    T8.PAD               Tiotp                 4.005   dq<1>
                                                       dq_1_IOBUF/OBUFT
                                                       dq<1>
    -------------------------------------------------  ---------------------------
    Total                                      8.341ns (5.160ns logic, 3.181ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.861ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          dq<1> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.139ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd1 to dq<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.F4      net (fanout=5)        0.685   RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    T8.T1                net (fanout=24)       2.294   d_in_dq_not0000_inv
    T8.PAD               Tiotp                 4.005   dq<1>
                                                       dq_1_IOBUF/OBUFT
                                                       dq<1>
    -------------------------------------------------  ---------------------------
    Total                                      8.139ns (5.160ns logic, 2.979ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.018ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          dq<1> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.982ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd3 to dq<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.F2      net (fanout=7)        0.528   RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    T8.T1                net (fanout=24)       2.294   d_in_dq_not0000_inv
    T8.PAD               Tiotp                 4.005   dq<1>
                                                       dq_1_IOBUF/OBUFT
                                                       dq<1>
    -------------------------------------------------  ---------------------------
    Total                                      7.982ns (5.160ns logic, 2.822ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point dq<9> (P8.PAD), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.660ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          dq<9> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.340ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd2 to dq<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.F1      net (fanout=6)        0.887   RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    P8.T1                net (fanout=24)       2.293   d_in_dq_not0000_inv
    P8.PAD               Tiotp                 4.005   dq<9>
                                                       dq_9_OBUFT
                                                       dq<9>
    -------------------------------------------------  ---------------------------
    Total                                      8.340ns (5.160ns logic, 3.180ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.862ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          dq<9> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.138ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd1 to dq<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.F4      net (fanout=5)        0.685   RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    P8.T1                net (fanout=24)       2.293   d_in_dq_not0000_inv
    P8.PAD               Tiotp                 4.005   dq<9>
                                                       dq_9_OBUFT
                                                       dq<9>
    -------------------------------------------------  ---------------------------
    Total                                      8.138ns (5.160ns logic, 2.978ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.019ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          dq<9> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.981ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd3 to dq<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.F2      net (fanout=7)        0.528   RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    P8.T1                net (fanout=24)       2.293   d_in_dq_not0000_inv
    P8.PAD               Tiotp                 4.005   dq<9>
                                                       dq_9_OBUFT
                                                       dq<9>
    -------------------------------------------------  ---------------------------
    Total                                      7.981ns (5.160ns logic, 2.821ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point abcdefgdec_n<2> (F13.PAD), 4 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.748ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_0 (FF)
  Destination:          abcdefgdec_n<2> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.252ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_0 to abcdefgdec_n<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y20.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<0>
                                                       P7C_0/S7C_0/disp_0
    SLICE_X33Y19.G1      net (fanout=7)        1.575   P7C_0/S7C_0/disp<0>
    SLICE_X33Y19.Y       Tilo                  0.479   abcdefgdec_n_4_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_2_or00001
    F13.O1               net (fanout=1)        1.778   abcdefgdec_n_2_OBUF
    F13.PAD              Tioop                 3.794   abcdefgdec_n<2>
                                                       abcdefgdec_n_2_OBUF
                                                       abcdefgdec_n<2>
    -------------------------------------------------  ---------------------------
    Total                                      8.252ns (4.899ns logic, 3.353ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.820ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_3 (FF)
  Destination:          abcdefgdec_n<2> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.180ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_3 to abcdefgdec_n<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<3>
                                                       P7C_0/S7C_0/disp_3
    SLICE_X33Y19.G2      net (fanout=7)        1.503   P7C_0/S7C_0/disp<3>
    SLICE_X33Y19.Y       Tilo                  0.479   abcdefgdec_n_4_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_2_or00001
    F13.O1               net (fanout=1)        1.778   abcdefgdec_n_2_OBUF
    F13.PAD              Tioop                 3.794   abcdefgdec_n<2>
                                                       abcdefgdec_n_2_OBUF
                                                       abcdefgdec_n<2>
    -------------------------------------------------  ---------------------------
    Total                                      8.180ns (4.899ns logic, 3.281ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.012ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_2 (FF)
  Destination:          abcdefgdec_n<2> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.988ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_2 to abcdefgdec_n<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<2>
                                                       P7C_0/S7C_0/disp_2
    SLICE_X33Y19.G3      net (fanout=7)        1.311   P7C_0/S7C_0/disp<2>
    SLICE_X33Y19.Y       Tilo                  0.479   abcdefgdec_n_4_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_2_or00001
    F13.O1               net (fanout=1)        1.778   abcdefgdec_n_2_OBUF
    F13.PAD              Tioop                 3.794   abcdefgdec_n<2>
                                                       abcdefgdec_n_2_OBUF
                                                       abcdefgdec_n<2>
    -------------------------------------------------  ---------------------------
    Total                                      7.988ns (4.899ns logic, 3.089ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.289ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_1 (FF)
  Destination:          abcdefgdec_n<2> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.711ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_1 to abcdefgdec_n<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<1>
                                                       P7C_0/S7C_0/disp_1
    SLICE_X33Y19.G4      net (fanout=7)        1.034   P7C_0/S7C_0/disp<1>
    SLICE_X33Y19.Y       Tilo                  0.479   abcdefgdec_n_4_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_2_or00001
    F13.O1               net (fanout=1)        1.778   abcdefgdec_n_2_OBUF
    F13.PAD              Tioop                 3.794   abcdefgdec_n<2>
                                                       abcdefgdec_n_2_OBUF
                                                       abcdefgdec_n<2>
    -------------------------------------------------  ---------------------------
    Total                                      7.711ns (4.899ns logic, 2.812ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point abcdefgdec_n<7> (E14.PAD), 4 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.904ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_3 (FF)
  Destination:          abcdefgdec_n<7> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.096ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_3 to abcdefgdec_n<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<3>
                                                       P7C_0/S7C_0/disp_3
    SLICE_X32Y19.F1      net (fanout=7)        1.457   P7C_0/S7C_0/disp<3>
    SLICE_X32Y19.X       Tilo                  0.529   abcdefgdec_n_7_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_7_or00001
    E14.O1               net (fanout=1)        1.690   abcdefgdec_n_7_OBUF
    E14.PAD              Tioop                 3.794   abcdefgdec_n<7>
                                                       abcdefgdec_n_7_OBUF
                                                       abcdefgdec_n<7>
    -------------------------------------------------  ---------------------------
    Total                                      8.096ns (4.949ns logic, 3.147ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.974ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_2 (FF)
  Destination:          abcdefgdec_n<7> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.026ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_2 to abcdefgdec_n<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<2>
                                                       P7C_0/S7C_0/disp_2
    SLICE_X32Y19.F2      net (fanout=7)        1.387   P7C_0/S7C_0/disp<2>
    SLICE_X32Y19.X       Tilo                  0.529   abcdefgdec_n_7_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_7_or00001
    E14.O1               net (fanout=1)        1.690   abcdefgdec_n_7_OBUF
    E14.PAD              Tioop                 3.794   abcdefgdec_n<7>
                                                       abcdefgdec_n_7_OBUF
                                                       abcdefgdec_n<7>
    -------------------------------------------------  ---------------------------
    Total                                      8.026ns (4.949ns logic, 3.077ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.080ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_0 (FF)
  Destination:          abcdefgdec_n<7> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.920ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_0 to abcdefgdec_n<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y20.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<0>
                                                       P7C_0/S7C_0/disp_0
    SLICE_X32Y19.F4      net (fanout=7)        1.281   P7C_0/S7C_0/disp<0>
    SLICE_X32Y19.X       Tilo                  0.529   abcdefgdec_n_7_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_7_or00001
    E14.O1               net (fanout=1)        1.690   abcdefgdec_n_7_OBUF
    E14.PAD              Tioop                 3.794   abcdefgdec_n<7>
                                                       abcdefgdec_n_7_OBUF
                                                       abcdefgdec_n<7>
    -------------------------------------------------  ---------------------------
    Total                                      7.920ns (4.949ns logic, 2.971ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.359ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_1 (FF)
  Destination:          abcdefgdec_n<7> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.641ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_1 to abcdefgdec_n<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<1>
                                                       P7C_0/S7C_0/disp_1
    SLICE_X32Y19.F3      net (fanout=7)        1.002   P7C_0/S7C_0/disp<1>
    SLICE_X32Y19.X       Tilo                  0.529   abcdefgdec_n_7_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_7_or00001
    E14.O1               net (fanout=1)        1.690   abcdefgdec_n_7_OBUF
    E14.PAD              Tioop                 3.794   abcdefgdec_n<7>
                                                       abcdefgdec_n_7_OBUF
                                                       abcdefgdec_n<7>
    -------------------------------------------------  ---------------------------
    Total                                      7.641ns (4.949ns logic, 2.692ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Paths for end point dq<6> (C1.PAD), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.934ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          dq<6> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.066ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd2 to dq<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.F1      net (fanout=6)        0.887   RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    C1.T1                net (fanout=24)       2.019   d_in_dq_not0000_inv
    C1.PAD               Tiotp                 4.005   dq<6>
                                                       dq_6_IOBUF/OBUFT
                                                       dq<6>
    -------------------------------------------------  ---------------------------
    Total                                      8.066ns (5.160ns logic, 2.906ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.136ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          dq<6> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.864ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd1 to dq<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.F4      net (fanout=5)        0.685   RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    C1.T1                net (fanout=24)       2.019   d_in_dq_not0000_inv
    C1.PAD               Tiotp                 4.005   dq<6>
                                                       dq_6_IOBUF/OBUFT
                                                       dq<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.864ns (5.160ns logic, 2.704ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.293ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          dq<6> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.707ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd3 to dq<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.F2      net (fanout=7)        0.528   RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    C1.T1                net (fanout=24)       2.019   d_in_dq_not0000_inv
    C1.PAD               Tiotp                 4.005   dq<6>
                                                       dq_6_IOBUF/OBUFT
                                                       dq<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.707ns (5.160ns logic, 2.547ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Paths for end point dq<5> (C2.PAD), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.938ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          dq<5> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.062ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd2 to dq<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.F1      net (fanout=6)        0.887   RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    C2.T1                net (fanout=24)       2.015   d_in_dq_not0000_inv
    C2.PAD               Tiotp                 4.005   dq<5>
                                                       dq_5_IOBUF/OBUFT
                                                       dq<5>
    -------------------------------------------------  ---------------------------
    Total                                      8.062ns (5.160ns logic, 2.902ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.140ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          dq<5> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.860ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd1 to dq<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.F4      net (fanout=5)        0.685   RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    C2.T1                net (fanout=24)       2.015   d_in_dq_not0000_inv
    C2.PAD               Tiotp                 4.005   dq<5>
                                                       dq_5_IOBUF/OBUFT
                                                       dq<5>
    -------------------------------------------------  ---------------------------
    Total                                      7.860ns (5.160ns logic, 2.700ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.297ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          dq<5> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.703ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd3 to dq<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.F2      net (fanout=7)        0.528   RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    C2.T1                net (fanout=24)       2.015   d_in_dq_not0000_inv
    C2.PAD               Tiotp                 4.005   dq<5>
                                                       dq_5_IOBUF/OBUFT
                                                       dq<5>
    -------------------------------------------------  ---------------------------
    Total                                      7.703ns (5.160ns logic, 2.543ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Paths for end point oe_ram_n (K4.PAD), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.951ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          oe_ram_n (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.049ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd2 to oe_ram_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.F1      net (fanout=6)        0.887   RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    K4.O1                net (fanout=24)       2.213   d_in_dq_not0000_inv
    K4.PAD               Tioop                 3.794   oe_ram_n
                                                       oe_ram_n_OBUF
                                                       oe_ram_n
    -------------------------------------------------  ---------------------------
    Total                                      8.049ns (4.949ns logic, 3.100ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.153ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          oe_ram_n (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.847ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd1 to oe_ram_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.F4      net (fanout=5)        0.685   RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    K4.O1                net (fanout=24)       2.213   d_in_dq_not0000_inv
    K4.PAD               Tioop                 3.794   oe_ram_n
                                                       oe_ram_n_OBUF
                                                       oe_ram_n
    -------------------------------------------------  ---------------------------
    Total                                      7.847ns (4.949ns logic, 2.898ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.310ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          oe_ram_n (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.690ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd3 to oe_ram_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.F2      net (fanout=7)        0.528   RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    K4.O1                net (fanout=24)       2.213   d_in_dq_not0000_inv
    K4.PAD               Tioop                 3.794   oe_ram_n
                                                       oe_ram_n_OBUF
                                                       oe_ram_n
    -------------------------------------------------  ---------------------------
    Total                                      7.690ns (4.949ns logic, 2.741ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point dq<4> (R5.PAD), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.973ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          dq<4> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      8.027ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd2 to dq<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.F1      net (fanout=6)        0.887   RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    R5.T1                net (fanout=24)       1.980   d_in_dq_not0000_inv
    R5.PAD               Tiotp                 4.005   dq<4>
                                                       dq_4_IOBUF/OBUFT
                                                       dq<4>
    -------------------------------------------------  ---------------------------
    Total                                      8.027ns (5.160ns logic, 2.867ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.175ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          dq<4> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.825ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd1 to dq<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.F4      net (fanout=5)        0.685   RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    R5.T1                net (fanout=24)       1.980   d_in_dq_not0000_inv
    R5.PAD               Tiotp                 4.005   dq<4>
                                                       dq_4_IOBUF/OBUFT
                                                       dq<4>
    -------------------------------------------------  ---------------------------
    Total                                      7.825ns (5.160ns logic, 2.665ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.332ns (requirement - data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          dq<4> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.668ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: RSP_0/current_state_FSM_FFd3 to dq<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.626   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.F2      net (fanout=7)        0.528   RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.X       Tilo                  0.529   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    R5.T1                net (fanout=24)       1.980   d_in_dq_not0000_inv
    R5.PAD               Tiotp                 4.005   dq<4>
                                                       dq_4_IOBUF/OBUFT
                                                       dq<4>
    -------------------------------------------------  ---------------------------
    Total                                      7.668ns (5.160ns logic, 2.508ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Paths for end point abcdefgdec_n<5> (N15.PAD), 4 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.020ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_0 (FF)
  Destination:          abcdefgdec_n<5> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.980ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_0 to abcdefgdec_n<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y20.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<0>
                                                       P7C_0/S7C_0/disp_0
    SLICE_X33Y18.G1      net (fanout=7)        1.575   P7C_0/S7C_0/disp<0>
    SLICE_X33Y18.Y       Tilo                  0.479   abcdefgdec_n_5_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_5_or00001
    N15.O1               net (fanout=1)        1.506   abcdefgdec_n_5_OBUF
    N15.PAD              Tioop                 3.794   abcdefgdec_n<5>
                                                       abcdefgdec_n_5_OBUF
                                                       abcdefgdec_n<5>
    -------------------------------------------------  ---------------------------
    Total                                      7.980ns (4.899ns logic, 3.081ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.180ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_1 (FF)
  Destination:          abcdefgdec_n<5> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.820ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_1 to abcdefgdec_n<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<1>
                                                       P7C_0/S7C_0/disp_1
    SLICE_X33Y18.G2      net (fanout=7)        1.415   P7C_0/S7C_0/disp<1>
    SLICE_X33Y18.Y       Tilo                  0.479   abcdefgdec_n_5_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_5_or00001
    N15.O1               net (fanout=1)        1.506   abcdefgdec_n_5_OBUF
    N15.PAD              Tioop                 3.794   abcdefgdec_n<5>
                                                       abcdefgdec_n_5_OBUF
                                                       abcdefgdec_n<5>
    -------------------------------------------------  ---------------------------
    Total                                      7.820ns (4.899ns logic, 2.921ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.284ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_2 (FF)
  Destination:          abcdefgdec_n<5> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.716ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_2 to abcdefgdec_n<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<2>
                                                       P7C_0/S7C_0/disp_2
    SLICE_X33Y18.G3      net (fanout=7)        1.311   P7C_0/S7C_0/disp<2>
    SLICE_X33Y18.Y       Tilo                  0.479   abcdefgdec_n_5_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_5_or00001
    N15.O1               net (fanout=1)        1.506   abcdefgdec_n_5_OBUF
    N15.PAD              Tioop                 3.794   abcdefgdec_n<5>
                                                       abcdefgdec_n_5_OBUF
                                                       abcdefgdec_n<5>
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (4.899ns logic, 2.817ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.313ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_3 (FF)
  Destination:          abcdefgdec_n<5> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.687ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_3 to abcdefgdec_n<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<3>
                                                       P7C_0/S7C_0/disp_3
    SLICE_X33Y18.G4      net (fanout=7)        1.282   P7C_0/S7C_0/disp<3>
    SLICE_X33Y18.Y       Tilo                  0.479   abcdefgdec_n_5_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_5_or00001
    N15.O1               net (fanout=1)        1.506   abcdefgdec_n_5_OBUF
    N15.PAD              Tioop                 3.794   abcdefgdec_n<5>
                                                       abcdefgdec_n_5_OBUF
                                                       abcdefgdec_n<5>
    -------------------------------------------------  ---------------------------
    Total                                      7.687ns (4.899ns logic, 2.788ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point abcdefgdec_n<6> (G13.PAD), 4 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.179ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_2 (FF)
  Destination:          abcdefgdec_n<6> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.821ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_2 to abcdefgdec_n<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<2>
                                                       P7C_0/S7C_0/disp_2
    SLICE_X32Y18.F2      net (fanout=7)        1.387   P7C_0/S7C_0/disp<2>
    SLICE_X32Y18.X       Tilo                  0.529   abcdefgdec_n_6_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_6_or00001
    G13.O1               net (fanout=1)        1.485   abcdefgdec_n_6_OBUF
    G13.PAD              Tioop                 3.794   abcdefgdec_n<6>
                                                       abcdefgdec_n_6_OBUF
                                                       abcdefgdec_n<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.821ns (4.949ns logic, 2.872ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.186ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_3 (FF)
  Destination:          abcdefgdec_n<6> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.814ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_3 to abcdefgdec_n<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<3>
                                                       P7C_0/S7C_0/disp_3
    SLICE_X32Y18.F3      net (fanout=7)        1.380   P7C_0/S7C_0/disp<3>
    SLICE_X32Y18.X       Tilo                  0.529   abcdefgdec_n_6_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_6_or00001
    G13.O1               net (fanout=1)        1.485   abcdefgdec_n_6_OBUF
    G13.PAD              Tioop                 3.794   abcdefgdec_n<6>
                                                       abcdefgdec_n_6_OBUF
                                                       abcdefgdec_n<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.814ns (4.949ns logic, 2.865ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.285ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_0 (FF)
  Destination:          abcdefgdec_n<6> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.715ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_0 to abcdefgdec_n<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y20.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<0>
                                                       P7C_0/S7C_0/disp_0
    SLICE_X32Y18.F4      net (fanout=7)        1.281   P7C_0/S7C_0/disp<0>
    SLICE_X32Y18.X       Tilo                  0.529   abcdefgdec_n_6_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_6_or00001
    G13.O1               net (fanout=1)        1.485   abcdefgdec_n_6_OBUF
    G13.PAD              Tioop                 3.794   abcdefgdec_n<6>
                                                       abcdefgdec_n_6_OBUF
                                                       abcdefgdec_n<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.715ns (4.949ns logic, 2.766ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.357ns (requirement - data path)
  Source:               P7C_0/S7C_0/disp_1 (FF)
  Destination:          abcdefgdec_n<6> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      7.643ns (Levels of Logic = 2)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: P7C_0/S7C_0/disp_1 to abcdefgdec_n<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.XQ      Tcko                  0.626   P7C_0/S7C_0/disp<1>
                                                       P7C_0/S7C_0/disp_1
    SLICE_X32Y18.F1      net (fanout=7)        1.209   P7C_0/S7C_0/disp<1>
    SLICE_X32Y18.X       Tilo                  0.529   abcdefgdec_n_6_OBUF
                                                       P7C_0/S7C_0/S7D/abcdefg_dec_6_or00001
    G13.O1               net (fanout=1)        1.485   abcdefgdec_n_6_OBUF
    G13.PAD              Tioop                 3.794   abcdefgdec_n<6>
                                                       abcdefgdec_n_6_OBUF
                                                       abcdefgdec_n<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.643ns (4.949ns logic, 2.694ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_FF2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "PADS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point adr<0> (L5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.324ns (data path)
  Source:               RSP_0/adr_i_0 (FF)
  Destination:          adr<0> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 1)

  Minimum Data Path: RSP_0/adr_i_0 to adr<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.XQ       Tcko                  0.501   adr_0_OBUF
                                                       RSP_0/adr_i_0
    L5.O1                net (fanout=2)        0.284   adr_0_OBUF
    L5.PAD               Tioop                 3.539   adr<0>
                                                       adr_0_OBUF
                                                       adr<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (4.040ns logic, 0.284ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Paths for end point a_n<1> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.588ns (data path)
  Source:               P7C_0/S7C_0/a_n_1 (FF)
  Destination:          a_n<1> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      4.588ns (Levels of Logic = 1)

  Minimum Data Path: P7C_0/S7C_0/a_n_1 to a_n<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y30.YQ      Tcko                  0.501   P7C_0/S7C_0/a_n<1>.OBUF
                                                       P7C_0/S7C_0/a_n_1
    G14.O1               net (fanout=1)        0.548   P7C_0/S7C_0/a_n<1>.OBUF
    G14.PAD              Tioop                 3.539   a_n<1>
                                                       P7C_0/S7C_0/a_n_1_OBUF
                                                       a_n<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (4.040ns logic, 0.548ns route)
                                                       (88.1% logic, 11.9% route)

--------------------------------------------------------------------------------

Paths for end point a_n<2> (F14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.588ns (data path)
  Source:               P7C_0/S7C_0/a_n_2 (FF)
  Destination:          a_n<2> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      4.588ns (Levels of Logic = 1)

  Minimum Data Path: P7C_0/S7C_0/a_n_2 to a_n<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y34.YQ      Tcko                  0.501   P7C_0/S7C_0/a_n<2>.OBUF
                                                       P7C_0/S7C_0/a_n_2
    F14.O1               net (fanout=1)        0.548   P7C_0/S7C_0/a_n<2>.OBUF
    F14.PAD              Tioop                 3.539   a_n<2>
                                                       P7C_0/S7C_0/a_n_2_OBUF
                                                       a_n<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (4.040ns logic, 0.548ns route)
                                                       (88.1% logic, 11.9% route)

--------------------------------------------------------------------------------

Paths for end point a_n<3> (E13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.802ns (data path)
  Source:               P7C_0/S7C_0/a_n_3 (FF)
  Destination:          a_n<3> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      4.802ns (Levels of Logic = 1)

  Minimum Data Path: P7C_0/S7C_0/a_n_3 to a_n<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.YQ      Tcko                  0.501   P7C_0/S7C_0/a_n<3>.OBUF
                                                       P7C_0/S7C_0/a_n_3
    E13.O1               net (fanout=1)        0.762   P7C_0/S7C_0/a_n<3>.OBUF
    E13.PAD              Tioop                 3.539   a_n<3>
                                                       P7C_0/S7C_0/a_n_3_OBUF
                                                       a_n<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.802ns (4.040ns logic, 0.762ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------

Paths for end point adr<2> (M4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.805ns (data path)
  Source:               RSP_0/adr_i_2 (FF)
  Destination:          adr<2> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 1)

  Minimum Data Path: RSP_0/adr_i_2 to adr<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.XQ       Tcko                  0.501   adr_2_OBUF
                                                       RSP_0/adr_i_2
    M4.O1                net (fanout=2)        0.765   adr_2_OBUF
    M4.PAD               Tioop                 3.539   adr<2>
                                                       adr_2_OBUF
                                                       adr<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.805ns (4.040ns logic, 0.765ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------

Paths for end point adr<3> (M3.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.814ns (data path)
  Source:               RSP_0/adr_i_3 (FF)
  Destination:          adr<3> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 1)

  Minimum Data Path: RSP_0/adr_i_3 to adr<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.YQ       Tcko                  0.501   adr_2_OBUF
                                                       RSP_0/adr_i_3
    M3.O1                net (fanout=2)        0.774   adr_3_OBUF
    M3.PAD               Tioop                 3.539   adr<3>
                                                       adr_3_OBUF
                                                       adr<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (4.040ns logic, 0.774ns route)
                                                       (83.9% logic, 16.1% route)

--------------------------------------------------------------------------------

Paths for end point adr<4> (L4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.820ns (data path)
  Source:               RSP_0/adr_i_4 (FF)
  Destination:          adr<4> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      4.820ns (Levels of Logic = 1)

  Minimum Data Path: RSP_0/adr_i_4 to adr<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.XQ       Tcko                  0.501   adr_4_OBUF
                                                       RSP_0/adr_i_4
    L4.O1                net (fanout=2)        0.780   adr_4_OBUF
    L4.PAD               Tioop                 3.539   adr<4>
                                                       adr_4_OBUF
                                                       adr<4>
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (4.040ns logic, 0.780ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Paths for end point adr<1> (N3.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      5.108ns (data path)
  Source:               RSP_0/adr_i_1 (FF)
  Destination:          adr<1> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      5.108ns (Levels of Logic = 1)

  Minimum Data Path: RSP_0/adr_i_1 to adr<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.YQ       Tcko                  0.501   adr_0_OBUF
                                                       RSP_0/adr_i_1
    N3.O1                net (fanout=2)        1.068   adr_1_OBUF
    N3.PAD               Tioop                 3.539   adr<1>
                                                       adr_1_OBUF
                                                       adr<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.108ns (4.040ns logic, 1.068ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------

Paths for end point a_n<0> (D14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      5.376ns (data path)
  Source:               P7C_0/S7C_0/a_n_0 (FF)
  Destination:          a_n<0> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      5.376ns (Levels of Logic = 1)

  Minimum Data Path: P7C_0/S7C_0/a_n_0 to a_n<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y35.YQ      Tcko                  0.501   P7C_0/S7C_0/a_n<0>.OBUF
                                                       P7C_0/S7C_0/a_n_0
    D14.O1               net (fanout=1)        1.336   P7C_0/S7C_0/a_n<0>.OBUF
    D14.PAD              Tioop                 3.539   a_n<0>
                                                       P7C_0/S7C_0/a_n_0_OBUF
                                                       a_n<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.376ns (4.040ns logic, 1.336ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point adr<6> (F3.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      5.442ns (data path)
  Source:               RSP_0/adr_i_6 (FF)
  Destination:          adr<6> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      5.442ns (Levels of Logic = 1)

  Minimum Data Path: RSP_0/adr_i_6 to adr<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.XQ       Tcko                  0.501   adr_6_OBUF
                                                       RSP_0/adr_i_6
    F3.O1                net (fanout=2)        1.402   adr_6_OBUF
    F3.PAD               Tioop                 3.539   adr<6>
                                                       adr_6_OBUF
                                                       adr<6>
    -------------------------------------------------  ---------------------------
    Total                                      5.442ns (4.040ns logic, 1.402ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point motor_cw (E6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      5.542ns (data path)
  Source:               P7C_0/POS_CTRL_0/motor_cw (FF)
  Destination:          motor_cw (PAD)
  Requirement:          0.000ns
  Data Path Delay:      5.542ns (Levels of Logic = 1)

  Minimum Data Path: P7C_0/POS_CTRL_0/motor_cw to motor_cw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.YQ      Tcko                  0.501   P7C_0/POS_CTRL_0/motor_ccw.OBUF
                                                       P7C_0/POS_CTRL_0/motor_cw
    E6.O1                net (fanout=1)        1.502   P7C_0/POS_CTRL_0/motor_cw.OBUF
    E6.PAD               Tioop                 3.539   motor_cw
                                                       P7C_0/POS_CTRL_0/motor_cw_OBUF
                                                       motor_cw
    -------------------------------------------------  ---------------------------
    Total                                      5.542ns (4.040ns logic, 1.502ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

Paths for end point adr<7> (F4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      5.607ns (data path)
  Source:               RSP_0/adr_i_7 (FF)
  Destination:          adr<7> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 1)

  Minimum Data Path: RSP_0/adr_i_7 to adr<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y13.YQ       Tcko                  0.501   adr_6_OBUF
                                                       RSP_0/adr_i_7
    F4.O1                net (fanout=2)        1.567   adr_7_OBUF
    F4.PAD               Tioop                 3.539   adr<7>
                                                       adr_7_OBUF
                                                       adr<7>
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (4.040ns logic, 1.567ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------

Paths for end point adr<5> (G4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      5.658ns (data path)
  Source:               RSP_0/adr_i_5 (FF)
  Destination:          adr<5> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      5.658ns (Levels of Logic = 1)

  Minimum Data Path: RSP_0/adr_i_5 to adr<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.YQ       Tcko                  0.501   adr_4_OBUF
                                                       RSP_0/adr_i_5
    G4.O1                net (fanout=2)        1.618   adr_5_OBUF
    G4.PAD               Tioop                 3.539   adr<5>
                                                       adr_5_OBUF
                                                       adr<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.658ns (4.040ns logic, 1.618ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------

Paths for end point we_ram_n (G3.PAD), 3 paths
--------------------------------------------------------------------------------
Delay (hold path):      5.818ns (data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          we_ram_n (PAD)
  Requirement:          0.000ns
  Data Path Delay:      5.818ns (Levels of Logic = 2)

  Minimum Data Path: RSP_0/current_state_FSM_FFd3 to we_ram_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X11Y18.G4      net (fanout=7)        0.333   RSP_0/current_state_FSM_FFd3
    SLICE_X11Y18.Y       Tilo                  0.383   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_Out31
    G3.O1                net (fanout=1)        1.062   we_ram_n_OBUF
    G3.PAD               Tioop                 3.539   we_ram_n
                                                       we_ram_n_OBUF
                                                       we_ram_n
    -------------------------------------------------  ---------------------------
    Total                                      5.818ns (4.423ns logic, 1.395ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Delay (hold path):      6.097ns (data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          we_ram_n (PAD)
  Requirement:          0.000ns
  Data Path Delay:      6.097ns (Levels of Logic = 2)

  Minimum Data Path: RSP_0/current_state_FSM_FFd1 to we_ram_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X11Y18.G3      net (fanout=5)        0.612   RSP_0/current_state_FSM_FFd1
    SLICE_X11Y18.Y       Tilo                  0.383   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_Out31
    G3.O1                net (fanout=1)        1.062   we_ram_n_OBUF
    G3.PAD               Tioop                 3.539   we_ram_n
                                                       we_ram_n_OBUF
                                                       we_ram_n
    -------------------------------------------------  ---------------------------
    Total                                      6.097ns (4.423ns logic, 1.674ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      6.511ns (data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          we_ram_n (PAD)
  Requirement:          0.000ns
  Data Path Delay:      6.511ns (Levels of Logic = 2)

  Minimum Data Path: RSP_0/current_state_FSM_FFd2 to we_ram_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X11Y18.G1      net (fanout=6)        1.026   RSP_0/current_state_FSM_FFd2
    SLICE_X11Y18.Y       Tilo                  0.383   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_Out31
    G3.O1                net (fanout=1)        1.062   we_ram_n_OBUF
    G3.PAD               Tioop                 3.539   we_ram_n
                                                       we_ram_n_OBUF
                                                       we_ram_n
    -------------------------------------------------  ---------------------------
    Total                                      6.511ns (4.423ns logic, 2.088ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------

Paths for end point motor_ccw (C5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      5.902ns (data path)
  Source:               P7C_0/POS_CTRL_0/motor_ccw (FF)
  Destination:          motor_ccw (PAD)
  Requirement:          0.000ns
  Data Path Delay:      5.902ns (Levels of Logic = 1)

  Minimum Data Path: P7C_0/POS_CTRL_0/motor_ccw to motor_ccw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.XQ      Tcko                  0.501   P7C_0/POS_CTRL_0/motor_ccw.OBUF
                                                       P7C_0/POS_CTRL_0/motor_ccw
    C5.O1                net (fanout=1)        1.862   P7C_0/POS_CTRL_0/motor_ccw.OBUF
    C5.PAD               Tioop                 3.539   motor_ccw
                                                       P7C_0/POS_CTRL_0/motor_ccw_OBUF
                                                       motor_ccw
    -------------------------------------------------  ---------------------------
    Total                                      5.902ns (4.040ns logic, 1.862ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------

Paths for end point dq<11> (H1.PAD), 3 paths
--------------------------------------------------------------------------------
Delay (hold path):      6.116ns (data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          dq<11> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      6.116ns (Levels of Logic = 2)

  Minimum Data Path: RSP_0/current_state_FSM_FFd3 to dq<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.F2      net (fanout=7)        0.422   RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.X       Tilo                  0.423   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    H1.T1                net (fanout=24)       1.061   d_in_dq_not0000_inv
    H1.PAD               Tiotp                 3.709   dq<11>
                                                       dq_11_OBUFT
                                                       dq<11>
    -------------------------------------------------  ---------------------------
    Total                                      6.116ns (4.633ns logic, 1.483ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      6.242ns (data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          dq<11> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      6.242ns (Levels of Logic = 2)

  Minimum Data Path: RSP_0/current_state_FSM_FFd1 to dq<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.F4      net (fanout=5)        0.548   RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.X       Tilo                  0.423   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    H1.T1                net (fanout=24)       1.061   d_in_dq_not0000_inv
    H1.PAD               Tiotp                 3.709   dq<11>
                                                       dq_11_OBUFT
                                                       dq<11>
    -------------------------------------------------  ---------------------------
    Total                                      6.242ns (4.633ns logic, 1.609ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      6.403ns (data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          dq<11> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      6.403ns (Levels of Logic = 2)

  Minimum Data Path: RSP_0/current_state_FSM_FFd2 to dq<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.F1      net (fanout=6)        0.709   RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.X       Tilo                  0.423   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    H1.T1                net (fanout=24)       1.061   d_in_dq_not0000_inv
    H1.PAD               Tiotp                 3.709   dq<11>
                                                       dq_11_OBUFT
                                                       dq<11>
    -------------------------------------------------  ---------------------------
    Total                                      6.403ns (4.633ns logic, 1.770ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point cs_ram_n (P7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      6.348ns (data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          cs_ram_n (PAD)
  Requirement:          0.000ns
  Data Path Delay:      6.348ns (Levels of Logic = 2)

  Minimum Data Path: RSP_0/current_state_FSM_FFd3 to cs_ram_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X14Y19.F3      net (fanout=7)        0.584   RSP_0/current_state_FSM_FFd3
    SLICE_X14Y19.X       Tilo                  0.423   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_Out11_INV_0
    P7.O1                net (fanout=3)        1.301   cs_ram_n_OBUF
    P7.PAD               Tioop                 3.539   cs_ram_n
                                                       cs_ram_n_OBUF
                                                       cs_ram_n
    -------------------------------------------------  ---------------------------
    Total                                      6.348ns (4.463ns logic, 1.885ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------

Paths for end point dq<12> (J2.PAD), 3 paths
--------------------------------------------------------------------------------
Delay (hold path):      6.350ns (data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          dq<12> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      6.350ns (Levels of Logic = 2)

  Minimum Data Path: RSP_0/current_state_FSM_FFd3 to dq<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.F2      net (fanout=7)        0.422   RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.X       Tilo                  0.423   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    J2.T1                net (fanout=24)       1.295   d_in_dq_not0000_inv
    J2.PAD               Tiotp                 3.709   dq<12>
                                                       dq_12_OBUFT
                                                       dq<12>
    -------------------------------------------------  ---------------------------
    Total                                      6.350ns (4.633ns logic, 1.717ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------
Delay (hold path):      6.476ns (data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          dq<12> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      6.476ns (Levels of Logic = 2)

  Minimum Data Path: RSP_0/current_state_FSM_FFd1 to dq<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.F4      net (fanout=5)        0.548   RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.X       Tilo                  0.423   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    J2.T1                net (fanout=24)       1.295   d_in_dq_not0000_inv
    J2.PAD               Tiotp                 3.709   dq<12>
                                                       dq_12_OBUFT
                                                       dq<12>
    -------------------------------------------------  ---------------------------
    Total                                      6.476ns (4.633ns logic, 1.843ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      6.637ns (data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          dq<12> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      6.637ns (Levels of Logic = 2)

  Minimum Data Path: RSP_0/current_state_FSM_FFd2 to dq<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.F1      net (fanout=6)        0.709   RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.X       Tilo                  0.423   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    J2.T1                net (fanout=24)       1.295   d_in_dq_not0000_inv
    J2.PAD               Tiotp                 3.709   dq<12>
                                                       dq_12_OBUFT
                                                       dq<12>
    -------------------------------------------------  ---------------------------
    Total                                      6.637ns (4.633ns logic, 2.004ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Paths for end point dq<2> (R6.PAD), 3 paths
--------------------------------------------------------------------------------
Delay (hold path):      6.391ns (data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          dq<2> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      6.391ns (Levels of Logic = 2)

  Minimum Data Path: RSP_0/current_state_FSM_FFd3 to dq<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.F2      net (fanout=7)        0.422   RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.X       Tilo                  0.423   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    R6.T1                net (fanout=24)       1.336   d_in_dq_not0000_inv
    R6.PAD               Tiotp                 3.709   dq<2>
                                                       dq_2_IOBUF/OBUFT
                                                       dq<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.391ns (4.633ns logic, 1.758ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      6.517ns (data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          dq<2> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      6.517ns (Levels of Logic = 2)

  Minimum Data Path: RSP_0/current_state_FSM_FFd1 to dq<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.F4      net (fanout=5)        0.548   RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.X       Tilo                  0.423   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    R6.T1                net (fanout=24)       1.336   d_in_dq_not0000_inv
    R6.PAD               Tiotp                 3.709   dq<2>
                                                       dq_2_IOBUF/OBUFT
                                                       dq<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.517ns (4.633ns logic, 1.884ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      6.678ns (data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          dq<2> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      6.678ns (Levels of Logic = 2)

  Minimum Data Path: RSP_0/current_state_FSM_FFd2 to dq<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.F1      net (fanout=6)        0.709   RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.X       Tilo                  0.423   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    R6.T1                net (fanout=24)       1.336   d_in_dq_not0000_inv
    R6.PAD               Tiotp                 3.709   dq<2>
                                                       dq_2_IOBUF/OBUFT
                                                       dq<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.678ns (4.633ns logic, 2.045ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------

Paths for end point dq<0> (N7.PAD), 3 paths
--------------------------------------------------------------------------------
Delay (hold path):      6.397ns (data path)
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          dq<0> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      6.397ns (Levels of Logic = 2)

  Minimum Data Path: RSP_0/current_state_FSM_FFd3 to dq<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.F2      net (fanout=7)        0.422   RSP_0/current_state_FSM_FFd3
    SLICE_X10Y18.X       Tilo                  0.423   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    N7.T1                net (fanout=24)       1.342   d_in_dq_not0000_inv
    N7.PAD               Tiotp                 3.709   dq<0>
                                                       dq_0_IOBUF/OBUFT
                                                       dq<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.397ns (4.633ns logic, 1.764ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      6.523ns (data path)
  Source:               RSP_0/current_state_FSM_FFd1 (FF)
  Destination:          dq<0> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      6.523ns (Levels of Logic = 2)

  Minimum Data Path: RSP_0/current_state_FSM_FFd1 to dq<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd1
                                                       RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.F4      net (fanout=5)        0.548   RSP_0/current_state_FSM_FFd1
    SLICE_X10Y18.X       Tilo                  0.423   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    N7.T1                net (fanout=24)       1.342   d_in_dq_not0000_inv
    N7.PAD               Tiotp                 3.709   dq<0>
                                                       dq_0_IOBUF/OBUFT
                                                       dq<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.523ns (4.633ns logic, 1.890ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------
Delay (hold path):      6.684ns (data path)
  Source:               RSP_0/current_state_FSM_FFd2 (FF)
  Destination:          dq<0> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      6.684ns (Levels of Logic = 2)

  Minimum Data Path: RSP_0/current_state_FSM_FFd2 to dq<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.XQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd2
                                                       RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.F1      net (fanout=6)        0.709   RSP_0/current_state_FSM_FFd2
    SLICE_X10Y18.X       Tilo                  0.423   d_in_dq_not0000_inv
                                                       RSP_0/current_state_FSM_Out71
    N7.T1                net (fanout=24)       1.342   d_in_dq_not0000_inv
    N7.PAD               Tiotp                 3.709   dq<0>
                                                       dq_0_IOBUF/OBUFT
                                                       dq<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.684ns (4.633ns logic, 2.051ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_P2P = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "PADS" 100 
ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.092ns.
--------------------------------------------------------------------------------

Paths for end point dq<6> (C1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  90.908ns (requirement - data path)
  Source:               sw7<6> (PAD)
  Destination:          dq<6> (PAD)
  Requirement:          100.000ns
  Data Path Delay:      9.092ns (Levels of Logic = 2)

  Maximum Data Path: sw7<6> to dq<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K14.I                Tiopi                 1.686   sw7<6>
                                                       sw7<6>
                                                       sw7_6_IBUF
    C1.O1                net (fanout=1)        3.612   d_out<6>
    C1.PAD               Tioop                 3.794   dq<6>
                                                       dq_6_IOBUF/OBUFT
                                                       dq<6>
    -------------------------------------------------  ---------------------------
    Total                                      9.092ns (5.480ns logic, 3.612ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point dq<0> (N7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  91.191ns (requirement - data path)
  Source:               sw7<0> (PAD)
  Destination:          dq<0> (PAD)
  Requirement:          100.000ns
  Data Path Delay:      8.809ns (Levels of Logic = 2)

  Maximum Data Path: sw7<0> to dq<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F12.I                Tiopi                 1.686   sw7<0>
                                                       sw7<0>
                                                       sw7_0_IBUF
    N7.O1                net (fanout=1)        3.329   d_out<0>
    N7.PAD               Tioop                 3.794   dq<0>
                                                       dq_0_IOBUF/OBUFT
                                                       dq<0>
    -------------------------------------------------  ---------------------------
    Total                                      8.809ns (5.480ns logic, 3.329ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point dq<5> (C2.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  91.283ns (requirement - data path)
  Source:               sw7<5> (PAD)
  Destination:          dq<5> (PAD)
  Requirement:          100.000ns
  Data Path Delay:      8.717ns (Levels of Logic = 2)

  Maximum Data Path: sw7<5> to dq<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J13.I                Tiopi                 1.686   sw7<5>
                                                       sw7<5>
                                                       sw7_5_IBUF
    C2.O1                net (fanout=1)        3.237   d_out<5>
    C2.PAD               Tioop                 3.794   dq<5>
                                                       dq_5_IOBUF/OBUFT
                                                       dq<5>
    -------------------------------------------------  ---------------------------
    Total                                      8.717ns (5.480ns logic, 3.237ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point dq<4> (R5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  91.536ns (requirement - data path)
  Source:               sw7<4> (PAD)
  Destination:          dq<4> (PAD)
  Requirement:          100.000ns
  Data Path Delay:      8.464ns (Levels of Logic = 2)

  Maximum Data Path: sw7<4> to dq<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J14.I                Tiopi                 1.686   sw7<4>
                                                       sw7<4>
                                                       sw7_4_IBUF
    R5.O1                net (fanout=1)        2.984   d_out<4>
    R5.PAD               Tioop                 3.794   dq<4>
                                                       dq_4_IOBUF/OBUFT
                                                       dq<4>
    -------------------------------------------------  ---------------------------
    Total                                      8.464ns (5.480ns logic, 2.984ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point dq<3> (T5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  91.751ns (requirement - data path)
  Source:               sw7<3> (PAD)
  Destination:          dq<3> (PAD)
  Requirement:          100.000ns
  Data Path Delay:      8.249ns (Levels of Logic = 2)

  Maximum Data Path: sw7<3> to dq<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H13.I                Tiopi                 1.686   sw7<3>
                                                       sw7<3>
                                                       sw7_3_IBUF
    T5.O1                net (fanout=1)        2.769   d_out<3>
    T5.PAD               Tioop                 3.794   dq<3>
                                                       dq_3_IOBUF/OBUFT
                                                       dq<3>
    -------------------------------------------------  ---------------------------
    Total                                      8.249ns (5.480ns logic, 2.769ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point dq<2> (R6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  91.862ns (requirement - data path)
  Source:               sw7<2> (PAD)
  Destination:          dq<2> (PAD)
  Requirement:          100.000ns
  Data Path Delay:      8.138ns (Levels of Logic = 2)

  Maximum Data Path: sw7<2> to dq<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.686   sw7<2>
                                                       sw7<2>
                                                       sw7_2_IBUF
    R6.O1                net (fanout=1)        2.658   d_out<2>
    R6.PAD               Tioop                 3.794   dq<2>
                                                       dq_2_IOBUF/OBUFT
                                                       dq<2>
    -------------------------------------------------  ---------------------------
    Total                                      8.138ns (5.480ns logic, 2.658ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Paths for end point dq<1> (T8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  91.871ns (requirement - data path)
  Source:               sw7<1> (PAD)
  Destination:          dq<1> (PAD)
  Requirement:          100.000ns
  Data Path Delay:      8.129ns (Levels of Logic = 2)

  Maximum Data Path: sw7<1> to dq<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G12.I                Tiopi                 1.686   sw7<1>
                                                       sw7<1>
                                                       sw7_1_IBUF
    T8.O1                net (fanout=1)        2.649   d_out<1>
    T8.PAD               Tioop                 3.794   dq<1>
                                                       dq_1_IOBUF/OBUFT
                                                       dq<1>
    -------------------------------------------------  ---------------------------
    Total                                      8.129ns (5.480ns logic, 2.649ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_P2P = MAXDELAY FROM TIMEGRP "PADS" TO TIMEGRP "PADS" 100 ns;
--------------------------------------------------------------------------------

Paths for end point dq<1> (T8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      7.007ns (data path)
  Source:               sw7<1> (PAD)
  Destination:          dq<1> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      7.007ns (Levels of Logic = 2)

  Minimum Data Path: sw7<1> to dq<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G12.I                Tiopi                 1.349   sw7<1>
                                                       sw7<1>
                                                       sw7_1_IBUF
    T8.O1                net (fanout=1)        2.119   d_out<1>
    T8.PAD               Tioop                 3.539   dq<1>
                                                       dq_1_IOBUF/OBUFT
                                                       dq<1>
    -------------------------------------------------  ---------------------------
    Total                                      7.007ns (4.888ns logic, 2.119ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Paths for end point dq<2> (R6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      7.014ns (data path)
  Source:               sw7<2> (PAD)
  Destination:          dq<2> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      7.014ns (Levels of Logic = 2)

  Minimum Data Path: sw7<2> to dq<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.349   sw7<2>
                                                       sw7<2>
                                                       sw7_2_IBUF
    R6.O1                net (fanout=1)        2.126   d_out<2>
    R6.PAD               Tioop                 3.539   dq<2>
                                                       dq_2_IOBUF/OBUFT
                                                       dq<2>
    -------------------------------------------------  ---------------------------
    Total                                      7.014ns (4.888ns logic, 2.126ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Paths for end point dq<3> (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      7.103ns (data path)
  Source:               sw7<3> (PAD)
  Destination:          dq<3> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      7.103ns (Levels of Logic = 2)

  Minimum Data Path: sw7<3> to dq<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H13.I                Tiopi                 1.349   sw7<3>
                                                       sw7<3>
                                                       sw7_3_IBUF
    T5.O1                net (fanout=1)        2.215   d_out<3>
    T5.PAD               Tioop                 3.539   dq<3>
                                                       dq_3_IOBUF/OBUFT
                                                       dq<3>
    -------------------------------------------------  ---------------------------
    Total                                      7.103ns (4.888ns logic, 2.215ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

Paths for end point dq<4> (R5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      7.275ns (data path)
  Source:               sw7<4> (PAD)
  Destination:          dq<4> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      7.275ns (Levels of Logic = 2)

  Minimum Data Path: sw7<4> to dq<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J14.I                Tiopi                 1.349   sw7<4>
                                                       sw7<4>
                                                       sw7_4_IBUF
    R5.O1                net (fanout=1)        2.387   d_out<4>
    R5.PAD               Tioop                 3.539   dq<4>
                                                       dq_4_IOBUF/OBUFT
                                                       dq<4>
    -------------------------------------------------  ---------------------------
    Total                                      7.275ns (4.888ns logic, 2.387ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Paths for end point dq<5> (C2.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      7.478ns (data path)
  Source:               sw7<5> (PAD)
  Destination:          dq<5> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      7.478ns (Levels of Logic = 2)

  Minimum Data Path: sw7<5> to dq<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J13.I                Tiopi                 1.349   sw7<5>
                                                       sw7<5>
                                                       sw7_5_IBUF
    C2.O1                net (fanout=1)        2.590   d_out<5>
    C2.PAD               Tioop                 3.539   dq<5>
                                                       dq_5_IOBUF/OBUFT
                                                       dq<5>
    -------------------------------------------------  ---------------------------
    Total                                      7.478ns (4.888ns logic, 2.590ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point dq<0> (N7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      7.551ns (data path)
  Source:               sw7<0> (PAD)
  Destination:          dq<0> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      7.551ns (Levels of Logic = 2)

  Minimum Data Path: sw7<0> to dq<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F12.I                Tiopi                 1.349   sw7<0>
                                                       sw7<0>
                                                       sw7_0_IBUF
    N7.O1                net (fanout=1)        2.663   d_out<0>
    N7.PAD               Tioop                 3.539   dq<0>
                                                       dq_0_IOBUF/OBUFT
                                                       dq<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.551ns (4.888ns logic, 2.663ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point dq<6> (C1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      7.778ns (data path)
  Source:               sw7<6> (PAD)
  Destination:          dq<6> (PAD)
  Requirement:          0.000ns
  Data Path Delay:      7.778ns (Levels of Logic = 2)

  Minimum Data Path: sw7<6> to dq<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K14.I                Tiopi                 1.349   sw7<6>
                                                       sw7<6>
                                                       sw7_6_IBUF
    C1.O1                net (fanout=1)        2.890   d_out<6>
    C1.PAD               Tioop                 3.539   dq<6>
                                                       dq_6_IOBUF/OBUFT
                                                       dq<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.778ns (4.888ns logic, 2.890ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_domain_refclk = PERIOD TIMEGRP "refclk_grp" 20 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2372 paths analyzed, 326 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.572ns.
--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_13 (SLICE_X28Y18.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X28Y18.CE      net (fanout=49)       3.695   rst
    SLICE_X28Y18.CLK     Tceck                 0.524   RSP_0/debounce_1/count<13>
                                                       RSP_0/debounce_1/count_13
    -------------------------------------------------  ---------------------------
    Total                                      7.572ns (1.151ns logic, 6.421ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_12 (SLICE_X28Y18.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X28Y18.CE      net (fanout=49)       3.695   rst
    SLICE_X28Y18.CLK     Tceck                 0.524   RSP_0/debounce_1/count<13>
                                                       RSP_0/debounce_1/count_12
    -------------------------------------------------  ---------------------------
    Total                                      7.572ns (1.151ns logic, 6.421ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_15 (SLICE_X28Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X28Y19.CE      net (fanout=49)       3.695   rst
    SLICE_X28Y19.CLK     Tceck                 0.524   RSP_0/debounce_1/count<15>
                                                       RSP_0/debounce_1/count_15
    -------------------------------------------------  ---------------------------
    Total                                      7.572ns (1.151ns logic, 6.421ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_14 (SLICE_X28Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X28Y19.CE      net (fanout=49)       3.695   rst
    SLICE_X28Y19.CLK     Tceck                 0.524   RSP_0/debounce_1/count<15>
                                                       RSP_0/debounce_1/count_14
    -------------------------------------------------  ---------------------------
    Total                                      7.572ns (1.151ns logic, 6.421ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_21 (SLICE_X27Y23.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.542ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X27Y23.CE      net (fanout=49)       3.665   rst
    SLICE_X27Y23.CLK     Tceck                 0.524   RSP_0/debounce_1/count<21>
                                                       RSP_0/debounce_1/count_21
    -------------------------------------------------  ---------------------------
    Total                                      7.542ns (1.151ns logic, 6.391ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_20 (SLICE_X27Y23.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.542ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X27Y23.CE      net (fanout=49)       3.665   rst
    SLICE_X27Y23.CLK     Tceck                 0.524   RSP_0/debounce_1/count<21>
                                                       RSP_0/debounce_1/count_20
    -------------------------------------------------  ---------------------------
    Total                                      7.542ns (1.151ns logic, 6.391ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_23 (SLICE_X27Y22.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.542ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X27Y22.CE      net (fanout=49)       3.665   rst
    SLICE_X27Y22.CLK     Tceck                 0.524   RSP_0/debounce_1/count<23>
                                                       RSP_0/debounce_1/count_23
    -------------------------------------------------  ---------------------------
    Total                                      7.542ns (1.151ns logic, 6.391ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_22 (SLICE_X27Y22.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.542ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X27Y22.CE      net (fanout=49)       3.665   rst
    SLICE_X27Y22.CLK     Tceck                 0.524   RSP_0/debounce_1/count<23>
                                                       RSP_0/debounce_1/count_22
    -------------------------------------------------  ---------------------------
    Total                                      7.542ns (1.151ns logic, 6.391ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_9 (SLICE_X28Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.248ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X28Y16.CE      net (fanout=49)       3.371   rst
    SLICE_X28Y16.CLK     Tceck                 0.524   RSP_0/debounce_1/count<9>
                                                       RSP_0/debounce_1/count_9
    -------------------------------------------------  ---------------------------
    Total                                      7.248ns (1.151ns logic, 6.097ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_8 (SLICE_X28Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.248ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X28Y16.CE      net (fanout=49)       3.371   rst
    SLICE_X28Y16.CLK     Tceck                 0.524   RSP_0/debounce_1/count<9>
                                                       RSP_0/debounce_1/count_8
    -------------------------------------------------  ---------------------------
    Total                                      7.248ns (1.151ns logic, 6.097ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_11 (SLICE_X27Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.233ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X27Y16.CE      net (fanout=49)       3.356   rst
    SLICE_X27Y16.CLK     Tceck                 0.524   RSP_0/debounce_1/count<11>
                                                       RSP_0/debounce_1/count_11
    -------------------------------------------------  ---------------------------
    Total                                      7.233ns (1.151ns logic, 6.082ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_10 (SLICE_X27Y16.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.233ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X27Y16.CE      net (fanout=49)       3.356   rst
    SLICE_X27Y16.CLK     Tceck                 0.524   RSP_0/debounce_1/count<11>
                                                       RSP_0/debounce_1/count_10
    -------------------------------------------------  ---------------------------
    Total                                      7.233ns (1.151ns logic, 6.082ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_1 (SLICE_X27Y13.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X27Y13.CE      net (fanout=49)       3.030   rst
    SLICE_X27Y13.CLK     Tceck                 0.524   RSP_0/debounce_1/count<1>
                                                       RSP_0/debounce_1/count_1
    -------------------------------------------------  ---------------------------
    Total                                      6.907ns (1.151ns logic, 5.756ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_0 (SLICE_X27Y13.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X27Y13.CE      net (fanout=49)       3.030   rst
    SLICE_X27Y13.CLK     Tceck                 0.524   RSP_0/debounce_1/count<1>
                                                       RSP_0/debounce_1/count_0
    -------------------------------------------------  ---------------------------
    Total                                      6.907ns (1.151ns logic, 5.756ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_3 (SLICE_X27Y12.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X27Y12.CE      net (fanout=49)       3.030   rst
    SLICE_X27Y12.CLK     Tceck                 0.524   RSP_0/debounce_1/count<3>
                                                       RSP_0/debounce_1/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.907ns (1.151ns logic, 5.756ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_2 (SLICE_X27Y12.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X27Y12.CE      net (fanout=49)       3.030   rst
    SLICE_X27Y12.CLK     Tceck                 0.524   RSP_0/debounce_1/count<3>
                                                       RSP_0/debounce_1/count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.907ns (1.151ns logic, 5.756ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/a_sync (SLICE_X9Y34.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PM/a_sync (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.891ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to P7C_0/POS_CTRL_0/PM/a_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X10Y34.G4      net (fanout=49)       1.843   rst
    SLICE_X10Y34.Y       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/a_sync_and00001
    SLICE_X9Y34.CE       net (fanout=2)        0.642   P7C_0/POS_CTRL_0/PM/a_sync_not0001_inv
    SLICE_X9Y34.CLK      Tceck                 0.524   P7C_0/POS_CTRL_0/PM/a_sync
                                                       P7C_0/POS_CTRL_0/PM/a_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.891ns (1.680ns logic, 5.211ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/b_sync (SLICE_X10Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PM/b_sync (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.881ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.379 - 0.380)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to P7C_0/POS_CTRL_0/PM/b_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X10Y34.G4      net (fanout=49)       1.843   rst
    SLICE_X10Y34.Y       Tilo                  0.529   P7C_0/POS_CTRL_0/PM/sync_rst_inv
                                                       P7C_0/POS_CTRL_0/PM/a_sync_and00001
    SLICE_X10Y35.CE      net (fanout=2)        0.632   P7C_0/POS_CTRL_0/PM/a_sync_not0001_inv
    SLICE_X10Y35.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PM/b_sync
                                                       P7C_0/POS_CTRL_0/PM/b_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.881ns (1.680ns logic, 5.201ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_5 (SLICE_X27Y15.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X27Y15.CE      net (fanout=49)       2.755   rst
    SLICE_X27Y15.CLK     Tceck                 0.524   RSP_0/debounce_1/count<5>
                                                       RSP_0/debounce_1/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.632ns (1.151ns logic, 5.481ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/debounce_1/count_4 (SLICE_X27Y15.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_s2 (FF)
  Destination:          RSP_0/debounce_1/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_s2 to RSP_0/debounce_1/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.YQ      Tcko                  0.626   CRU_0/rst_local
                                                       CRU_0/rstsynch_0/rst_s2
    BUFGMUX7.I0          net (fanout=1)        2.726   CRU_0/rst_local
    BUFGMUX7.O           Tgi0o                 0.001   CRU_0/bufg_1
                                                       CRU_0/bufg_1.GCLKMUX
                                                       CRU_0/bufg_1
    SLICE_X27Y15.CE      net (fanout=49)       2.755   rst
    SLICE_X27Y15.CLK     Tceck                 0.524   RSP_0/debounce_1/count<5>
                                                       RSP_0/debounce_1/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.632ns (1.151ns logic, 5.481ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_domain_refclk = PERIOD TIMEGRP "refclk_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point P7C_0/S7C_0/count_FSM_FFd4 (SLICE_X34Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.714ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/S7C_0/count_FSM_FFd1 (FF)
  Destination:          P7C_0/S7C_0/count_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.714ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/S7C_0/count_FSM_FFd1 to P7C_0/S7C_0/count_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y30.YQ      Tcko                  0.501   P7C_0/S7C_0/count_FSM_FFd2
                                                       P7C_0/S7C_0/count_FSM_FFd1
    SLICE_X34Y30.BX      net (fanout=2)        0.459   P7C_0/S7C_0/count_FSM_FFd1
    SLICE_X34Y30.CLK     Tckdi       (-Th)     0.246   P7C_0/S7C_0/count_FSM_FFd4
                                                       P7C_0/S7C_0/count_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.714ns (0.255ns logic, 0.459ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_0 (SLICE_X19Y6.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_0 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.744ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_0 to CRU_0/clkdiv_0/mclk_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.XQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<0>
                                                       CRU_0/clkdiv_0/mclk_cnt_0
    SLICE_X19Y6.BX       net (fanout=6)        0.489   CRU_0/clkdiv_0/mclk_cnt<0>
    SLICE_X19Y6.CLK      Tckdi       (-Th)     0.246   CRU_0/clkdiv_0/mclk_cnt<0>
                                                       CRU_0/clkdiv_0/mclk_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.744ns (0.255ns logic, 0.489ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/S7C_0/count_FSM_FFd2 (SLICE_X35Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/S7C_0/count_FSM_FFd3 (FF)
  Destination:          P7C_0/S7C_0/count_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.764ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/S7C_0/count_FSM_FFd3 to P7C_0/S7C_0/count_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y30.YQ      Tcko                  0.501   P7C_0/S7C_0/count_FSM_FFd4
                                                       P7C_0/S7C_0/count_FSM_FFd3
    SLICE_X35Y30.BX      net (fanout=9)        0.509   P7C_0/S7C_0/count_FSM_FFd3
    SLICE_X35Y30.CLK     Tckdi       (-Th)     0.246   P7C_0/S7C_0/count_FSM_FFd2
                                                       P7C_0/S7C_0/count_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.764ns (0.255ns logic, 0.509ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/S7C_0/count_FSM_FFd3 (SLICE_X34Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/S7C_0/count_FSM_FFd4 (FF)
  Destination:          P7C_0/S7C_0/count_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/S7C_0/count_FSM_FFd4 to P7C_0/S7C_0/count_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y30.XQ      Tcko                  0.501   P7C_0/S7C_0/count_FSM_FFd4
                                                       P7C_0/S7C_0/count_FSM_FFd4
    SLICE_X34Y30.BY      net (fanout=9)        0.488   P7C_0/S7C_0/count_FSM_FFd4
    SLICE_X34Y30.CLK     Tckdi       (-Th)     0.205   P7C_0/S7C_0/count_FSM_FFd4
                                                       P7C_0/S7C_0/count_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.296ns logic, 0.488ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/S7C_0/count_FSM_FFd1 (SLICE_X35Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/S7C_0/count_FSM_FFd2 (FF)
  Destination:          P7C_0/S7C_0/count_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.813ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/S7C_0/count_FSM_FFd2 to P7C_0/S7C_0/count_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y30.XQ      Tcko                  0.501   P7C_0/S7C_0/count_FSM_FFd2
                                                       P7C_0/S7C_0/count_FSM_FFd2
    SLICE_X35Y30.BY      net (fanout=10)       0.517   P7C_0/S7C_0/count_FSM_FFd2
    SLICE_X35Y30.CLK     Tckdi       (-Th)     0.205   P7C_0/S7C_0/count_FSM_FFd2
                                                       P7C_0/S7C_0/count_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.813ns (0.296ns logic, 0.517ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/present_st_3 (SLICE_X9Y29.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PM/present_st_2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PM/present_st_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PM/present_st_2 to P7C_0/POS_CTRL_0/PM/present_st_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.XQ       Tcko                  0.501   P7C_0/POS_CTRL_0/PM/present_st<2>
                                                       P7C_0/POS_CTRL_0/PM/present_st_2
    SLICE_X9Y29.G4       net (fanout=2)        0.261   P7C_0/POS_CTRL_0/PM/present_st<2>
    SLICE_X9Y29.CLK      Tckg        (-Th)    -0.053   P7C_0/POS_CTRL_0/PM/present_st<3>
                                                       P7C_0/POS_CTRL_0/PM/present_st_mux0001<2>1
                                                       P7C_0/POS_CTRL_0/PM/present_st_3
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.554ns logic, 0.261ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_3 (SLICE_X19Y9.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_2 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_2 to CRU_0/clkdiv_0/mclk_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.YQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<3>
                                                       CRU_0/clkdiv_0/mclk_cnt_2
    SLICE_X19Y9.F4       net (fanout=4)        0.267   CRU_0/clkdiv_0/mclk_cnt<2>
    SLICE_X19Y9.CLK      Tckf        (-Th)    -0.053   CRU_0/clkdiv_0/mclk_cnt<3>
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<3>12
                                                       CRU_0/clkdiv_0/mclk_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.554ns logic, 0.267ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/present_st_1 (SLICE_X9Y28.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PM/present_st_4 (FF)
  Destination:          P7C_0/POS_CTRL_0/PM/present_st_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PM/present_st_4 to P7C_0/POS_CTRL_0/PM/present_st_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.YQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PM/present_st<5>
                                                       P7C_0/POS_CTRL_0/PM/present_st_4
    SLICE_X9Y28.F4       net (fanout=3)        0.274   P7C_0/POS_CTRL_0/PM/present_st<4>
    SLICE_X9Y28.CLK      Tckf        (-Th)    -0.053   P7C_0/POS_CTRL_0/PM/present_st<1>
                                                       P7C_0/POS_CTRL_0/PM/present_st_mux0001<4>
                                                       P7C_0/POS_CTRL_0/PM/present_st_1
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.554ns logic, 0.274ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_2 (SLICE_X19Y9.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.839ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_2 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_2 to CRU_0/clkdiv_0/mclk_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.YQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<3>
                                                       CRU_0/clkdiv_0/mclk_cnt_2
    SLICE_X19Y9.G4       net (fanout=4)        0.285   CRU_0/clkdiv_0/mclk_cnt<2>
    SLICE_X19Y9.CLK      Tckg        (-Th)    -0.053   CRU_0/clkdiv_0/mclk_cnt<3>
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<2>11
                                                       CRU_0/clkdiv_0/mclk_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.554ns logic, 0.285ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_3 (SLICE_X19Y9.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_0 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.858ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.123 - 0.122)
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_0 to CRU_0/clkdiv_0/mclk_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.XQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<0>
                                                       CRU_0/clkdiv_0/mclk_cnt_0
    SLICE_X19Y9.F3       net (fanout=6)        0.304   CRU_0/clkdiv_0/mclk_cnt<0>
    SLICE_X19Y9.CLK      Tckf        (-Th)    -0.053   CRU_0/clkdiv_0/mclk_cnt<3>
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<3>12
                                                       CRU_0/clkdiv_0/mclk_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.858ns (0.554ns logic, 0.304ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point RSP_0/current_state_FSM_FFd3 (SLICE_X11Y18.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RSP_0/current_state_FSM_FFd3 (FF)
  Destination:          RSP_0/current_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RSP_0/current_state_FSM_FFd3 to RSP_0/current_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y18.XQ      Tcko                  0.501   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3
    SLICE_X11Y18.F4      net (fanout=7)        0.315   RSP_0/current_state_FSM_FFd3
    SLICE_X11Y18.CLK     Tckf        (-Th)    -0.053   RSP_0/current_state_FSM_FFd3
                                                       RSP_0/current_state_FSM_FFd3-In1
                                                       RSP_0/current_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.554ns logic, 0.315ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_2 (SLICE_X19Y9.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.903ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_0 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.123 - 0.122)
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_0 to CRU_0/clkdiv_0/mclk_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.XQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<0>
                                                       CRU_0/clkdiv_0/mclk_cnt_0
    SLICE_X19Y9.G3       net (fanout=6)        0.350   CRU_0/clkdiv_0/mclk_cnt<0>
    SLICE_X19Y9.CLK      Tckg        (-Th)    -0.053   CRU_0/clkdiv_0/mclk_cnt<3>
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<2>11
                                                       CRU_0/clkdiv_0/mclk_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.554ns logic, 0.350ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_5 (SLICE_X18Y9.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.924ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_3 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_3 to CRU_0/clkdiv_0/mclk_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.XQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<3>
                                                       CRU_0/clkdiv_0/mclk_cnt_3
    SLICE_X18Y9.G3       net (fanout=4)        0.330   CRU_0/clkdiv_0/mclk_cnt<3>
    SLICE_X18Y9.CLK      Tckg        (-Th)    -0.093   CRU_0/clkdiv_0/mclk_cnt<5>
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<5>11
                                                       CRU_0/clkdiv_0/mclk_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.594ns logic, 0.330ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_1 (SLICE_X19Y6.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.931ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_1 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_1 to CRU_0/clkdiv_0/mclk_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.YQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<0>
                                                       CRU_0/clkdiv_0/mclk_cnt_1
    SLICE_X19Y6.G2       net (fanout=5)        0.377   CRU_0/clkdiv_0/mclk_cnt<1>
    SLICE_X19Y6.CLK      Tckg        (-Th)    -0.053   CRU_0/clkdiv_0/mclk_cnt<0>
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<1>11
                                                       CRU_0/clkdiv_0/mclk_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.554ns logic, 0.377ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_5 (SLICE_X18Y9.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.936ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_4 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_4 to CRU_0/clkdiv_0/mclk_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.XQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<4>
                                                       CRU_0/clkdiv_0/mclk_cnt_4
    SLICE_X18Y9.G4       net (fanout=3)        0.342   CRU_0/clkdiv_0/mclk_cnt<4>
    SLICE_X18Y9.CLK      Tckg        (-Th)    -0.093   CRU_0/clkdiv_0/mclk_cnt<5>
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<5>11
                                                       CRU_0/clkdiv_0/mclk_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (0.594ns logic, 0.342ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/present_st_5 (SLICE_X10Y29.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.959ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PM/present_st_3 (FF)
  Destination:          P7C_0/POS_CTRL_0/PM/present_st_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.959ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PM/present_st_3 to P7C_0/POS_CTRL_0/PM/present_st_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.YQ       Tcko                  0.501   P7C_0/POS_CTRL_0/PM/present_st<3>
                                                       P7C_0/POS_CTRL_0/PM/present_st_3
    SLICE_X10Y29.F2      net (fanout=2)        0.365   P7C_0/POS_CTRL_0/PM/present_st<3>
    SLICE_X10Y29.CLK     Tckf        (-Th)    -0.093   P7C_0/POS_CTRL_0/PM/present_st<5>
                                                       P7C_0/POS_CTRL_0/PM/present_st_mux0001<0>1
                                                       P7C_0/POS_CTRL_0/PM/present_st_5
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.594ns logic, 0.365ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_4 (SLICE_X19Y8.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.966ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_4 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.966ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_4 to CRU_0/clkdiv_0/mclk_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.XQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<4>
                                                       CRU_0/clkdiv_0/mclk_cnt_4
    SLICE_X19Y8.F1       net (fanout=3)        0.412   CRU_0/clkdiv_0/mclk_cnt<4>
    SLICE_X19Y8.CLK      Tckf        (-Th)    -0.053   CRU_0/clkdiv_0/mclk_cnt<4>
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<4>11
                                                       CRU_0/clkdiv_0/mclk_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.966ns (0.554ns logic, 0.412ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_3 (SLICE_X19Y9.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.983ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_1 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.123 - 0.122)
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_1 to CRU_0/clkdiv_0/mclk_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.YQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<0>
                                                       CRU_0/clkdiv_0/mclk_cnt_1
    SLICE_X19Y9.F1       net (fanout=5)        0.430   CRU_0/clkdiv_0/mclk_cnt<1>
    SLICE_X19Y9.CLK      Tckf        (-Th)    -0.053   CRU_0/clkdiv_0/mclk_cnt<3>
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<3>12
                                                       CRU_0/clkdiv_0/mclk_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.554ns logic, 0.430ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PM/present_st_1 (SLICE_X9Y28.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.988ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PM/present_st_5 (FF)
  Destination:          P7C_0/POS_CTRL_0/PM/present_st_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.988ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PM/present_st_5 to P7C_0/POS_CTRL_0/PM/present_st_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.XQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PM/present_st<5>
                                                       P7C_0/POS_CTRL_0/PM/present_st_5
    SLICE_X9Y28.F2       net (fanout=2)        0.434   P7C_0/POS_CTRL_0/PM/present_st<5>
    SLICE_X9Y28.CLK      Tckf        (-Th)    -0.053   P7C_0/POS_CTRL_0/PM/present_st<1>
                                                       P7C_0/POS_CTRL_0/PM/present_st_mux0001<4>
                                                       P7C_0/POS_CTRL_0/PM/present_st_1
    -------------------------------------------------  ---------------------------
    Total                                      0.988ns (0.554ns logic, 0.434ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_3 (SLICE_X19Y9.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_3 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.004ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 20.000ns
  Destination Clock:    mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_3 to CRU_0/clkdiv_0/mclk_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.XQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<3>
                                                       CRU_0/clkdiv_0/mclk_cnt_3
    SLICE_X19Y9.F2       net (fanout=4)        0.450   CRU_0/clkdiv_0/mclk_cnt<3>
    SLICE_X19Y9.CLK      Tckf        (-Th)    -0.053   CRU_0/clkdiv_0/mclk_cnt<3>
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<3>12
                                                       CRU_0/clkdiv_0/mclk_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.554ns logic, 0.450ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_domain_refclk = PERIOD TIMEGRP "refclk_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.316ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.842ns (Twpl)
  Physical resource: RSP_0/debounce_1/sync_2/CLK
  Logical resource: RSP_0/debounce_1/Mshreg_sync_2/SRL16E/WS
  Location pin: SLICE_X36Y10.CLK
  Clock network: mclk
--------------------------------------------------------------------------------
Slack: 18.316ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.842ns (Twph)
  Physical resource: RSP_0/debounce_1/sync_2/CLK
  Logical resource: RSP_0/debounce_1/Mshreg_sync_2/SRL16E/WS
  Location pin: SLICE_X36Y10.CLK
  Clock network: mclk
--------------------------------------------------------------------------------
Slack: 18.316ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.684ns (593.824MHz) (Tcp)
  Physical resource: RSP_0/debounce_1/sync_2/CLK
  Logical resource: RSP_0/debounce_1/Mshreg_sync_2/SRL16E/WS
  Location pin: SLICE_X36Y10.CLK
  Clock network: mclk
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/rstsynch_0/rst_s1/SR
  Logical resource: CRU_0/rstsynch_0/rst_s1/SR
  Location pin: SLICE_X28Y27.SR
  Clock network: arst_IBUF
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/rstsynch_0/rst_s1/SR
  Logical resource: CRU_0/rstsynch_0/rst_s1/SR
  Location pin: SLICE_X28Y27.SR
  Clock network: arst_IBUF
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/rst_local/SR
  Logical resource: CRU_0/rstsynch_0/rst_s2/SR
  Location pin: SLICE_X29Y31.SR
  Clock network: arst_IBUF
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/rst_local/SR
  Logical resource: CRU_0/rstsynch_0/rst_s2/SR
  Location pin: SLICE_X29Y31.SR
  Clock network: arst_IBUF
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/clkdiv_0/mclk_cnt<0>/SR
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_0/SR
  Location pin: SLICE_X19Y6.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/clkdiv_0/mclk_cnt<0>/SR
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_0/SR
  Location pin: SLICE_X19Y6.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/clkdiv_0/mclk_cnt<0>/SR
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_1/SR
  Location pin: SLICE_X19Y6.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/clkdiv_0/mclk_cnt<0>/SR
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_1/SR
  Location pin: SLICE_X19Y6.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/clkdiv_0/mclk_cnt<3>/SR
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_3/SR
  Location pin: SLICE_X19Y9.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/clkdiv_0/mclk_cnt<3>/SR
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_3/SR
  Location pin: SLICE_X19Y9.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/clkdiv_0/mclk_cnt<3>/SR
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_2/SR
  Location pin: SLICE_X19Y9.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/clkdiv_0/mclk_cnt<3>/SR
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_2/SR
  Location pin: SLICE_X19Y9.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/clkdiv_0/mclk_cnt<5>/SR
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_5/SR
  Location pin: SLICE_X18Y9.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/clkdiv_0/mclk_cnt<5>/SR
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_5/SR
  Location pin: SLICE_X18Y9.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/mclk_div_local/SR
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_6/SR
  Location pin: SLICE_X18Y8.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/mclk_div_local/SR
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_6/SR
  Location pin: SLICE_X18Y8.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/clkdiv_0/mclk_cnt<4>/SR
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_4/SR
  Location pin: SLICE_X19Y8.SR
  Clock network: rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_domain_mclk_div = PERIOD TIMEGRP "mclk_div_grp" 2560 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 148 paths analyzed, 63 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.353ns.
--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/cw (SLICE_X20Y22.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2552.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/cw (FF)
  Requirement:          2560.000ns
  Data Path Delay:      7.353ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/cw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X18Y24.G2      net (fanout=12)       1.328   rst_div
    SLICE_X18Y24.Y       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/ccw_and00001
    SLICE_X20Y22.CE      net (fanout=2)        1.533   P7C_0/POS_CTRL_0/PC/ccw_and0000
    SLICE_X20Y22.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/cw
                                                       P7C_0/POS_CTRL_0/PC/cw
    -------------------------------------------------  ---------------------------
    Total                                      7.353ns (1.680ns logic, 5.673ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2556.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/cw (FF)
  Requirement:          2560.000ns
  Data Path Delay:      3.716ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1 to P7C_0/POS_CTRL_0/PC/cw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.YQ      Tcko                  0.626   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1
                                                       P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1
    SLICE_X18Y24.G1      net (fanout=1)        0.504   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1
    SLICE_X18Y24.Y       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/ccw_and00001
    SLICE_X20Y22.CE      net (fanout=2)        1.533   P7C_0/POS_CTRL_0/PC/ccw_and0000
    SLICE_X20Y22.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/cw
                                                       P7C_0/POS_CTRL_0/PC/cw
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (1.679ns logic, 2.037ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_7 (SLICE_X20Y23.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2552.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_7 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      7.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/pos_sync_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X20Y23.CE      net (fanout=12)       3.281   rst_div
    SLICE_X20Y23.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/pos_sync<7>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_7
    -------------------------------------------------  ---------------------------
    Total                                      7.244ns (1.151ns logic, 6.093ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_6 (SLICE_X20Y23.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2552.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_6 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      7.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/pos_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X20Y23.CE      net (fanout=12)       3.281   rst_div
    SLICE_X20Y23.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/pos_sync<7>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      7.244ns (1.151ns logic, 6.093ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/ccw (SLICE_X21Y22.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2552.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/ccw (FF)
  Requirement:          2560.000ns
  Data Path Delay:      7.065ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/ccw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X18Y24.G2      net (fanout=12)       1.328   rst_div
    SLICE_X18Y24.Y       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/ccw_and00001
    SLICE_X21Y22.CE      net (fanout=2)        1.245   P7C_0/POS_CTRL_0/PC/ccw_and0000
    SLICE_X21Y22.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/ccw
                                                       P7C_0/POS_CTRL_0/PC/ccw
    -------------------------------------------------  ---------------------------
    Total                                      7.065ns (1.680ns logic, 5.385ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2556.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/ccw (FF)
  Requirement:          2560.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1 to P7C_0/POS_CTRL_0/PC/ccw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.YQ      Tcko                  0.626   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1
                                                       P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1
    SLICE_X18Y24.G1      net (fanout=1)        0.504   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1
    SLICE_X18Y24.Y       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/ccw_and00001
    SLICE_X21Y22.CE      net (fanout=2)        1.245   P7C_0/POS_CTRL_0/PC/ccw_and0000
    SLICE_X21Y22.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/ccw
                                                       P7C_0/POS_CTRL_0/PC/ccw
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.679ns logic, 1.749ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_5 (SLICE_X18Y25.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2553.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_5 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      6.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/pos_sync_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X18Y25.CE      net (fanout=12)       2.670   rst_div
    SLICE_X18Y25.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/pos_sync<5>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_5
    -------------------------------------------------  ---------------------------
    Total                                      6.633ns (1.151ns logic, 5.482ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_4 (SLICE_X18Y25.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2553.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_4 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      6.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/pos_sync_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X18Y25.CE      net (fanout=12)       2.670   rst_div
    SLICE_X18Y25.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/pos_sync<5>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_4
    -------------------------------------------------  ---------------------------
    Total                                      6.633ns (1.151ns logic, 5.482ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_0 (SLICE_X18Y20.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2553.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_0 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      6.456ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/err_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X18Y24.F2      net (fanout=12)       1.236   rst_div
    SLICE_X18Y24.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/err_and00001
    SLICE_X18Y20.CE      net (fanout=4)        0.728   P7C_0/POS_CTRL_0/PC/err_and0000
    SLICE_X18Y20.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/err<0>
                                                       P7C_0/POS_CTRL_0/PC/err_0
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (1.680ns logic, 4.776ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2557.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_0 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      2.800ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 to P7C_0/POS_CTRL_0/PC/err_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.YQ      Tcko                  0.626   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
                                                       P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y24.F4      net (fanout=3)        0.393   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y24.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/err_and00001
    SLICE_X18Y20.CE      net (fanout=4)        0.728   P7C_0/POS_CTRL_0/PC/err_and0000
    SLICE_X18Y20.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/err<0>
                                                       P7C_0/POS_CTRL_0/PC/err_0
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (1.679ns logic, 1.121ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_1 (SLICE_X18Y20.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2553.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_1 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      6.456ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/err_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X18Y24.F2      net (fanout=12)       1.236   rst_div
    SLICE_X18Y24.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/err_and00001
    SLICE_X18Y20.CE      net (fanout=4)        0.728   P7C_0/POS_CTRL_0/PC/err_and0000
    SLICE_X18Y20.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/err<0>
                                                       P7C_0/POS_CTRL_0/PC/err_1
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (1.680ns logic, 4.776ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2557.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_1 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      2.800ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 to P7C_0/POS_CTRL_0/PC/err_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.YQ      Tcko                  0.626   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
                                                       P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y24.F4      net (fanout=3)        0.393   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y24.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/err_and00001
    SLICE_X18Y20.CE      net (fanout=4)        0.728   P7C_0/POS_CTRL_0/PC/err_and0000
    SLICE_X18Y20.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/err<0>
                                                       P7C_0/POS_CTRL_0/PC/err_1
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (1.679ns logic, 1.121ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_2 (SLICE_X18Y21.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2553.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_2 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      6.456ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/err_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X18Y24.F2      net (fanout=12)       1.236   rst_div
    SLICE_X18Y24.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/err_and00001
    SLICE_X18Y21.CE      net (fanout=4)        0.728   P7C_0/POS_CTRL_0/PC/err_and0000
    SLICE_X18Y21.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/err<2>
                                                       P7C_0/POS_CTRL_0/PC/err_2
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (1.680ns logic, 4.776ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2557.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_2 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      2.800ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 to P7C_0/POS_CTRL_0/PC/err_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.YQ      Tcko                  0.626   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
                                                       P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y24.F4      net (fanout=3)        0.393   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y24.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/err_and00001
    SLICE_X18Y21.CE      net (fanout=4)        0.728   P7C_0/POS_CTRL_0/PC/err_and0000
    SLICE_X18Y21.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/err<2>
                                                       P7C_0/POS_CTRL_0/PC/err_2
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (1.679ns logic, 1.121ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_3 (SLICE_X18Y21.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2553.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_3 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      6.456ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/err_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X18Y24.F2      net (fanout=12)       1.236   rst_div
    SLICE_X18Y24.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/err_and00001
    SLICE_X18Y21.CE      net (fanout=4)        0.728   P7C_0/POS_CTRL_0/PC/err_and0000
    SLICE_X18Y21.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/err<2>
                                                       P7C_0/POS_CTRL_0/PC/err_3
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (1.680ns logic, 4.776ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2557.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_3 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      2.800ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 to P7C_0/POS_CTRL_0/PC/err_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.YQ      Tcko                  0.626   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
                                                       P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y24.F4      net (fanout=3)        0.393   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y24.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/err_and00001
    SLICE_X18Y21.CE      net (fanout=4)        0.728   P7C_0/POS_CTRL_0/PC/err_and0000
    SLICE_X18Y21.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/err<2>
                                                       P7C_0/POS_CTRL_0/PC/err_3
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (1.679ns logic, 1.121ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_4 (SLICE_X18Y22.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2553.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_4 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      6.452ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/err_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X18Y24.F2      net (fanout=12)       1.236   rst_div
    SLICE_X18Y24.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/err_and00001
    SLICE_X18Y22.CE      net (fanout=4)        0.724   P7C_0/POS_CTRL_0/PC/err_and0000
    SLICE_X18Y22.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/err<4>
                                                       P7C_0/POS_CTRL_0/PC/err_4
    -------------------------------------------------  ---------------------------
    Total                                      6.452ns (1.680ns logic, 4.772ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2557.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_4 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      2.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 to P7C_0/POS_CTRL_0/PC/err_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.YQ      Tcko                  0.626   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
                                                       P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y24.F4      net (fanout=3)        0.393   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y24.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/err_and00001
    SLICE_X18Y22.CE      net (fanout=4)        0.724   P7C_0/POS_CTRL_0/PC/err_and0000
    SLICE_X18Y22.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/err<4>
                                                       P7C_0/POS_CTRL_0/PC/err_4
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (1.679ns logic, 1.117ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_5 (SLICE_X18Y22.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2553.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_5 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      6.452ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/err_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X18Y24.F2      net (fanout=12)       1.236   rst_div
    SLICE_X18Y24.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/err_and00001
    SLICE_X18Y22.CE      net (fanout=4)        0.724   P7C_0/POS_CTRL_0/PC/err_and0000
    SLICE_X18Y22.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/err<4>
                                                       P7C_0/POS_CTRL_0/PC/err_5
    -------------------------------------------------  ---------------------------
    Total                                      6.452ns (1.680ns logic, 4.772ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2557.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_5 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      2.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 to P7C_0/POS_CTRL_0/PC/err_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.YQ      Tcko                  0.626   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
                                                       P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y24.F4      net (fanout=3)        0.393   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y24.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/err_and00001
    SLICE_X18Y22.CE      net (fanout=4)        0.724   P7C_0/POS_CTRL_0/PC/err_and0000
    SLICE_X18Y22.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/err<4>
                                                       P7C_0/POS_CTRL_0/PC/err_5
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (1.679ns logic, 1.117ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_6 (SLICE_X18Y23.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2553.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_6 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      6.452ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/err_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X18Y24.F2      net (fanout=12)       1.236   rst_div
    SLICE_X18Y24.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/err_and00001
    SLICE_X18Y23.CE      net (fanout=4)        0.724   P7C_0/POS_CTRL_0/PC/err_and0000
    SLICE_X18Y23.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/err<6>
                                                       P7C_0/POS_CTRL_0/PC/err_6
    -------------------------------------------------  ---------------------------
    Total                                      6.452ns (1.680ns logic, 4.772ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2557.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_6 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      2.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 to P7C_0/POS_CTRL_0/PC/err_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.YQ      Tcko                  0.626   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
                                                       P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y24.F4      net (fanout=3)        0.393   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y24.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/err_and00001
    SLICE_X18Y23.CE      net (fanout=4)        0.724   P7C_0/POS_CTRL_0/PC/err_and0000
    SLICE_X18Y23.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/err<6>
                                                       P7C_0/POS_CTRL_0/PC/err_6
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (1.679ns logic, 1.117ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_7 (SLICE_X18Y23.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2553.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_7 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      6.452ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/err_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X18Y24.F2      net (fanout=12)       1.236   rst_div
    SLICE_X18Y24.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/err_and00001
    SLICE_X18Y23.CE      net (fanout=4)        0.724   P7C_0/POS_CTRL_0/PC/err_and0000
    SLICE_X18Y23.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/err<6>
                                                       P7C_0/POS_CTRL_0/PC/err_7
    -------------------------------------------------  ---------------------------
    Total                                      6.452ns (1.680ns logic, 4.772ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2557.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_7 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      2.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 to P7C_0/POS_CTRL_0/PC/err_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.YQ      Tcko                  0.626   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
                                                       P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y24.F4      net (fanout=3)        0.393   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y24.X       Tilo                  0.529   P7C_0/POS_CTRL_0/PC/err_and0000
                                                       P7C_0/POS_CTRL_0/PC/err_and00001
    SLICE_X18Y23.CE      net (fanout=4)        0.724   P7C_0/POS_CTRL_0/PC/err_and0000
    SLICE_X18Y23.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/err<6>
                                                       P7C_0/POS_CTRL_0/PC/err_7
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (1.679ns logic, 1.117ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/sp_sync_5 (SLICE_X20Y21.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2553.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/sp_sync_5 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      6.320ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/sp_sync_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X20Y21.CE      net (fanout=12)       2.357   rst_div
    SLICE_X20Y21.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/sp_sync<5>
                                                       P7C_0/POS_CTRL_0/PC/sp_sync_5
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (1.151ns logic, 5.169ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/sp_sync_4 (SLICE_X20Y21.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2553.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/sp_sync_4 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      6.320ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/sp_sync_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X20Y21.CE      net (fanout=12)       2.357   rst_div
    SLICE_X20Y21.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/sp_sync<5>
                                                       P7C_0/POS_CTRL_0/PC/sp_sync_4
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (1.151ns logic, 5.169ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/sp_sync_6 (SLICE_X20Y20.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2553.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/sp_sync_6 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      6.320ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/sp_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X20Y20.CE      net (fanout=12)       2.357   rst_div
    SLICE_X20Y20.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/sp_sync<6>
                                                       P7C_0/POS_CTRL_0/PC/sp_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (1.151ns logic, 5.169ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_1 (SLICE_X19Y20.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2553.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_1 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      6.001ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/pos_sync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X19Y20.CE      net (fanout=12)       2.038   rst_div
    SLICE_X19Y20.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/pos_sync<1>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_1
    -------------------------------------------------  ---------------------------
    Total                                      6.001ns (1.151ns logic, 4.850ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_0 (SLICE_X19Y20.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2553.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_0 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      6.001ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/pos_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X19Y20.CE      net (fanout=12)       2.038   rst_div
    SLICE_X19Y20.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/pos_sync<1>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      6.001ns (1.151ns logic, 4.850ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_3 (SLICE_X18Y18.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2554.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/rstsynch_0/rst_div_s2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_3 (FF)
  Requirement:          2560.000ns
  Data Path Delay:      5.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 0.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/rstsynch_0/rst_div_s2 to P7C_0/POS_CTRL_0/PC/pos_sync_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.YQ      Tcko                  0.626   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    BUFGMUX4.I0          net (fanout=1)        2.812   CRU_0/rst_div_local
    BUFGMUX4.O           Tgi0o                 0.001   CRU_0/bufg_2
                                                       CRU_0/bufg_2.GCLKMUX
                                                       CRU_0/bufg_2
    SLICE_X18Y18.CE      net (fanout=12)       1.762   rst_div
    SLICE_X18Y18.CLK     Tceck                 0.524   P7C_0/POS_CTRL_0/PC/pos_sync<3>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_3
    -------------------------------------------------  ---------------------------
    Total                                      5.725ns (1.151ns logic, 4.574ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_domain_mclk_div = PERIOD TIMEGRP "mclk_div_grp" 2560 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CRU_0/rstsynch_0/rst_div_s2 (SLICE_X28Y31.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/rstsynch_0/rst_div_s1 (FF)
  Destination:          CRU_0/rstsynch_0/rst_div_s2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/rstsynch_0/rst_div_s1 to CRU_0/rstsynch_0/rst_div_s2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y30.YQ      Tcko                  0.501   CRU_0/rstsynch_0/rst_div_s1
                                                       CRU_0/rstsynch_0/rst_div_s1
    SLICE_X28Y31.BY      net (fanout=1)        0.467   CRU_0/rstsynch_0/rst_div_s1
    SLICE_X28Y31.CLK     Tckdi       (-Th)     0.205   CRU_0/rst_div_local
                                                       CRU_0/rstsynch_0/rst_div_s2
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.296ns logic, 0.467ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/ccw (SLICE_X21Y22.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.797ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/err_7 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/ccw (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/err_7 to P7C_0/POS_CTRL_0/PC/ccw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.YQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/err<6>
                                                       P7C_0/POS_CTRL_0/PC/err_7
    SLICE_X21Y22.BY      net (fanout=2)        0.501   P7C_0/POS_CTRL_0/PC/err<7>
    SLICE_X21Y22.CLK     Tckdi       (-Th)     0.205   P7C_0/POS_CTRL_0/ccw
                                                       P7C_0/POS_CTRL_0/PC/ccw
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.296ns logic, 0.501ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1 (SLICE_X18Y26.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 to P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.YQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
                                                       P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y26.BY      net (fanout=3)        0.519   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y26.CLK     Tckdi       (-Th)     0.205   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1
                                                       P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.296ns logic, 0.519ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 (SLICE_X18Y27.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2 to P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.YQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
                                                       P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y27.BY      net (fanout=3)        0.519   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    SLICE_X18Y27.CLK     Tckdi       (-Th)     0.205   P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
                                                       P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.296ns logic, 0.519ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/motor_ccw (SLICE_X22Y23.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/ccw (FF)
  Destination:          P7C_0/POS_CTRL_0/motor_ccw (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.123 - 0.124)
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/ccw to P7C_0/POS_CTRL_0/motor_ccw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.YQ      Tcko                  0.501   P7C_0/POS_CTRL_0/ccw
                                                       P7C_0/POS_CTRL_0/PC/ccw
    SLICE_X22Y23.F4      net (fanout=1)        0.260   P7C_0/POS_CTRL_0/ccw
    SLICE_X22Y23.CLK     Tckf        (-Th)    -0.093   P7C_0/POS_CTRL_0/motor_ccw.OBUF
                                                       P7C_0/POS_CTRL_0/Mmux_motor_ccw_mux000111
                                                       P7C_0/POS_CTRL_0/motor_ccw
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.594ns logic, 0.260ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/cw (SLICE_X20Y22.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/err_7 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/cw (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/err_7 to P7C_0/POS_CTRL_0/PC/cw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.YQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/err<6>
                                                       P7C_0/POS_CTRL_0/PC/err_7
    SLICE_X20Y22.F3      net (fanout=2)        0.303   P7C_0/POS_CTRL_0/PC/err<7>
    SLICE_X20Y22.CLK     Tckf        (-Th)    -0.093   P7C_0/POS_CTRL_0/cw
                                                       P7C_0/POS_CTRL_0/PC/ccw_cmp_gt0000117
                                                       P7C_0/POS_CTRL_0/PC/cw
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.594ns logic, 0.303ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/motor_cw (SLICE_X22Y23.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/cw (FF)
  Destination:          P7C_0/POS_CTRL_0/motor_cw (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.010ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.123 - 0.124)
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/cw to P7C_0/POS_CTRL_0/motor_cw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.XQ      Tcko                  0.501   P7C_0/POS_CTRL_0/cw
                                                       P7C_0/POS_CTRL_0/PC/cw
    SLICE_X22Y23.G2      net (fanout=1)        0.416   P7C_0/POS_CTRL_0/cw
    SLICE_X22Y23.CLK     Tckg        (-Th)    -0.093   P7C_0/POS_CTRL_0/motor_ccw.OBUF
                                                       P7C_0/POS_CTRL_0/Mmux_motor_cw_mux000111
                                                       P7C_0/POS_CTRL_0/motor_cw
    -------------------------------------------------  ---------------------------
    Total                                      1.010ns (0.594ns logic, 0.416ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_6 (SLICE_X18Y23.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/pos_sync_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/pos_sync_6 to P7C_0/POS_CTRL_0/PC/err_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.YQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/pos_sync<7>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_6
    SLICE_X18Y23.F4      net (fanout=1)        0.266   P7C_0/POS_CTRL_0/PC/pos_sync<6>
    SLICE_X18Y23.CLK     Tckf        (-Th)    -0.382   P7C_0/POS_CTRL_0/PC/err<6>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_lut<6>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_xor<6>
                                                       P7C_0/POS_CTRL_0/PC/err_6
    -------------------------------------------------  ---------------------------
    Total                                      1.149ns (0.883ns logic, 0.266ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_0 (SLICE_X18Y20.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/pos_sync_0 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/pos_sync_0 to P7C_0/POS_CTRL_0/PC/err_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.YQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/pos_sync<1>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_0
    SLICE_X18Y20.F2      net (fanout=1)        0.387   P7C_0/POS_CTRL_0/PC/pos_sync<0>
    SLICE_X18Y20.CLK     Tckf        (-Th)    -0.382   P7C_0/POS_CTRL_0/PC/err<0>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_lut<0>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_xor<0>
                                                       P7C_0/POS_CTRL_0/PC/err_0
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.883ns logic, 0.387ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_1 (SLICE_X18Y20.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/pos_sync_1 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.304ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/pos_sync_1 to P7C_0/POS_CTRL_0/PC/err_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.XQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/pos_sync<1>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_1
    SLICE_X18Y20.G3      net (fanout=1)        0.277   P7C_0/POS_CTRL_0/PC/pos_sync<1>
    SLICE_X18Y20.CLK     Tckg        (-Th)    -0.526   P7C_0/POS_CTRL_0/PC/err<0>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_lut<1>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_xor<1>
                                                       P7C_0/POS_CTRL_0/PC/err_1
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (1.027ns logic, 0.277ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_3 (SLICE_X18Y21.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/pos_sync_3 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.326ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/pos_sync_3 to P7C_0/POS_CTRL_0/PC/err_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y18.XQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/pos_sync<3>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_3
    SLICE_X18Y21.G4      net (fanout=1)        0.299   P7C_0/POS_CTRL_0/PC/pos_sync<3>
    SLICE_X18Y21.CLK     Tckg        (-Th)    -0.526   P7C_0/POS_CTRL_0/PC/err<2>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_lut<3>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_xor<3>
                                                       P7C_0/POS_CTRL_0/PC/err_3
    -------------------------------------------------  ---------------------------
    Total                                      1.326ns (1.027ns logic, 0.299ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_4 (SLICE_X18Y22.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/pos_sync_4 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.381 - 0.380)
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/pos_sync_4 to P7C_0/POS_CTRL_0/PC/err_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.YQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/pos_sync<5>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_4
    SLICE_X18Y22.F1      net (fanout=1)        0.444   P7C_0/POS_CTRL_0/PC/pos_sync<4>
    SLICE_X18Y22.CLK     Tckf        (-Th)    -0.382   P7C_0/POS_CTRL_0/PC/err<4>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_lut<4>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_xor<4>
                                                       P7C_0/POS_CTRL_0/PC/err_4
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (0.883ns logic, 0.444ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/cw (SLICE_X20Y22.F4), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/err_1 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/cw (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.335ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/err_1 to P7C_0/POS_CTRL_0/PC/cw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.YQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/err<0>
                                                       P7C_0/POS_CTRL_0/PC/err_1
    SLICE_X20Y22.G4      net (fanout=1)        0.307   P7C_0/POS_CTRL_0/PC/err<1>
    SLICE_X20Y22.Y       Tilo                  0.423   P7C_0/POS_CTRL_0/cw
                                                       P7C_0/POS_CTRL_0/PC/ccw_cmp_gt000012
    SLICE_X20Y22.F4      net (fanout=1)        0.011   P7C_0/POS_CTRL_0/PC/ccw_cmp_gt000012
    SLICE_X20Y22.CLK     Tckf        (-Th)    -0.093   P7C_0/POS_CTRL_0/cw
                                                       P7C_0/POS_CTRL_0/PC/ccw_cmp_gt0000117
                                                       P7C_0/POS_CTRL_0/PC/cw
    -------------------------------------------------  ---------------------------
    Total                                      1.335ns (1.017ns logic, 0.318ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/err_5 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/cw (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.445ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/err_5 to P7C_0/POS_CTRL_0/PC/cw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.YQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/err<4>
                                                       P7C_0/POS_CTRL_0/PC/err_5
    SLICE_X20Y22.G1      net (fanout=1)        0.417   P7C_0/POS_CTRL_0/PC/err<5>
    SLICE_X20Y22.Y       Tilo                  0.423   P7C_0/POS_CTRL_0/cw
                                                       P7C_0/POS_CTRL_0/PC/ccw_cmp_gt000012
    SLICE_X20Y22.F4      net (fanout=1)        0.011   P7C_0/POS_CTRL_0/PC/ccw_cmp_gt000012
    SLICE_X20Y22.CLK     Tckf        (-Th)    -0.093   P7C_0/POS_CTRL_0/cw
                                                       P7C_0/POS_CTRL_0/PC/ccw_cmp_gt0000117
                                                       P7C_0/POS_CTRL_0/PC/cw
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (1.017ns logic, 0.428ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/err_4 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/cw (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.452ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/err_4 to P7C_0/POS_CTRL_0/PC/cw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.XQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/err<4>
                                                       P7C_0/POS_CTRL_0/PC/err_4
    SLICE_X20Y22.G2      net (fanout=1)        0.424   P7C_0/POS_CTRL_0/PC/err<4>
    SLICE_X20Y22.Y       Tilo                  0.423   P7C_0/POS_CTRL_0/cw
                                                       P7C_0/POS_CTRL_0/PC/ccw_cmp_gt000012
    SLICE_X20Y22.F4      net (fanout=1)        0.011   P7C_0/POS_CTRL_0/PC/ccw_cmp_gt000012
    SLICE_X20Y22.CLK     Tckf        (-Th)    -0.093   P7C_0/POS_CTRL_0/cw
                                                       P7C_0/POS_CTRL_0/PC/ccw_cmp_gt0000117
                                                       P7C_0/POS_CTRL_0/PC/cw
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (1.017ns logic, 0.435ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_2 (SLICE_X18Y21.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/pos_sync_2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.364ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/pos_sync_2 to P7C_0/POS_CTRL_0/PC/err_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y18.YQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/pos_sync<3>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_2
    SLICE_X18Y21.F4      net (fanout=1)        0.481   P7C_0/POS_CTRL_0/PC/pos_sync<2>
    SLICE_X18Y21.CLK     Tckf        (-Th)    -0.382   P7C_0/POS_CTRL_0/PC/err<2>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_lut<2>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_xor<2>
                                                       P7C_0/POS_CTRL_0/PC/err_2
    -------------------------------------------------  ---------------------------
    Total                                      1.364ns (0.883ns logic, 0.481ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_5 (SLICE_X18Y22.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/pos_sync_5 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.381 - 0.380)
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/pos_sync_5 to P7C_0/POS_CTRL_0/PC/err_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.XQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/pos_sync<5>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_5
    SLICE_X18Y22.G4      net (fanout=1)        0.352   P7C_0/POS_CTRL_0/PC/pos_sync<5>
    SLICE_X18Y22.CLK     Tckg        (-Th)    -0.526   P7C_0/POS_CTRL_0/PC/err<4>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_lut<5>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_xor<5>
                                                       P7C_0/POS_CTRL_0/PC/err_5
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (1.027ns logic, 0.352ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_1 (SLICE_X18Y20.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/sp_sync_1 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/sp_sync_1 to P7C_0/POS_CTRL_0/PC/err_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.XQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/sp_sync<1>
                                                       P7C_0/POS_CTRL_0/PC/sp_sync_1
    SLICE_X18Y20.G1      net (fanout=1)        0.380   P7C_0/POS_CTRL_0/PC/sp_sync<1>
    SLICE_X18Y20.CLK     Tckg        (-Th)    -0.526   P7C_0/POS_CTRL_0/PC/err<0>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_lut<1>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_xor<1>
                                                       P7C_0/POS_CTRL_0/PC/err_1
    -------------------------------------------------  ---------------------------
    Total                                      1.407ns (1.027ns logic, 0.380ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_5 (SLICE_X18Y22.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/sp_sync_5 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.381 - 0.380)
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/sp_sync_5 to P7C_0/POS_CTRL_0/PC/err_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.XQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/sp_sync<5>
                                                       P7C_0/POS_CTRL_0/PC/sp_sync_5
    SLICE_X18Y22.G2      net (fanout=1)        0.424   P7C_0/POS_CTRL_0/PC/sp_sync<5>
    SLICE_X18Y22.CLK     Tckg        (-Th)    -0.526   P7C_0/POS_CTRL_0/PC/err<4>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_lut<5>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_xor<5>
                                                       P7C_0/POS_CTRL_0/PC/err_5
    -------------------------------------------------  ---------------------------
    Total                                      1.451ns (1.027ns logic, 0.424ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_7 (SLICE_X18Y23.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/pos_sync_7 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.477ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/pos_sync_7 to P7C_0/POS_CTRL_0/PC/err_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.XQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/pos_sync<7>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_7
    SLICE_X18Y23.G2      net (fanout=1)        0.450   P7C_0/POS_CTRL_0/PC/pos_sync<7>
    SLICE_X18Y23.CLK     Tckg        (-Th)    -0.526   P7C_0/POS_CTRL_0/PC/err<6>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_lut<7>1_INV_0
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_xor<7>
                                                       P7C_0/POS_CTRL_0/PC/err_7
    -------------------------------------------------  ---------------------------
    Total                                      1.477ns (1.027ns logic, 0.450ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_0 (SLICE_X18Y20.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/sp_sync_0 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/sp_sync_0 to P7C_0/POS_CTRL_0/PC/err_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.YQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/sp_sync<1>
                                                       P7C_0/POS_CTRL_0/PC/sp_sync_0
    SLICE_X18Y20.F1      net (fanout=1)        0.614   P7C_0/POS_CTRL_0/PC/sp_sync<0>
    SLICE_X18Y20.CLK     Tckf        (-Th)    -0.382   P7C_0/POS_CTRL_0/PC/err<0>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_lut<0>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_xor<0>
                                                       P7C_0/POS_CTRL_0/PC/err_0
    -------------------------------------------------  ---------------------------
    Total                                      1.497ns (0.883ns logic, 0.614ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_7 (SLICE_X18Y23.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PC/pos_sync_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_div rising at 2560.000ns
  Destination Clock:    mclk_div rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PC/pos_sync_6 to P7C_0/POS_CTRL_0/PC/err_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.YQ      Tcko                  0.501   P7C_0/POS_CTRL_0/PC/pos_sync<7>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_6
    SLICE_X18Y23.F4      net (fanout=1)        0.266   P7C_0/POS_CTRL_0/PC/pos_sync<6>
    SLICE_X18Y23.CLK     Tckf        (-Th)    -0.827   P7C_0/POS_CTRL_0/PC/err<6>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_lut<6>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_cy<6>
                                                       P7C_0/POS_CTRL_0/PC/Msub_err_sub0000_xor<7>
                                                       P7C_0/POS_CTRL_0/PC/err_7
    -------------------------------------------------  ---------------------------
    Total                                      1.594ns (1.328ns logic, 0.266ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_domain_mclk_div = PERIOD TIMEGRP "mclk_div_grp" 2560 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2558.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2560.000ns
  Low pulse: 1280.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/rstsynch_0/rst_div_s1/SR
  Logical resource: CRU_0/rstsynch_0/rst_div_s1/SR
  Location pin: SLICE_X29Y30.SR
  Clock network: arst_IBUF
--------------------------------------------------------------------------------
Slack: 2558.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2560.000ns
  High pulse: 1280.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/rstsynch_0/rst_div_s1/SR
  Logical resource: CRU_0/rstsynch_0/rst_div_s1/SR
  Location pin: SLICE_X29Y30.SR
  Clock network: arst_IBUF
--------------------------------------------------------------------------------
Slack: 2558.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2560.000ns
  Low pulse: 1280.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/rst_div_local/SR
  Logical resource: CRU_0/rstsynch_0/rst_div_s2/SR
  Location pin: SLICE_X28Y31.SR
  Clock network: arst_IBUF
--------------------------------------------------------------------------------
Slack: 2558.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2560.000ns
  High pulse: 1280.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/rst_div_local/SR
  Logical resource: CRU_0/rstsynch_0/rst_div_s2/SR
  Location pin: SLICE_X28Y31.SR
  Clock network: arst_IBUF
--------------------------------------------------------------------------------
Slack: 2558.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2560.000ns
  Low pulse: 1280.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/mclk_div_local/SR
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_6/SR
  Location pin: SLICE_X18Y8.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 2558.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2560.000ns
  High pulse: 1280.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: CRU_0/mclk_div_local/SR
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_6/SR
  Location pin: SLICE_X18Y8.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 2558.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2560.000ns
  Low pulse: 1280.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1/SR
  Logical resource: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1/SR
  Location pin: SLICE_X18Y26.SR
  Clock network: rst_div
--------------------------------------------------------------------------------
Slack: 2558.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2560.000ns
  High pulse: 1280.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1/SR
  Logical resource: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd1/SR
  Location pin: SLICE_X18Y26.SR
  Clock network: rst_div
--------------------------------------------------------------------------------
Slack: 2558.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2560.000ns
  Low pulse: 1280.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2/SR
  Logical resource: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2/SR
  Location pin: SLICE_X18Y27.SR
  Clock network: rst_div
--------------------------------------------------------------------------------
Slack: 2558.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2560.000ns
  High pulse: 1280.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2/SR
  Logical resource: P7C_0/POS_CTRL_0/PC/present_st_FSM_FFd2/SR
  Location pin: SLICE_X18Y27.SR
  Clock network: rst_div
--------------------------------------------------------------------------------
Slack: 2558.634ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2560.000ns
  Low pulse: 1280.000ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: CRU_0/rst_div_local/CLK
  Logical resource: CRU_0/rstsynch_0/rst_div_s2/CK
  Location pin: SLICE_X28Y31.CLK
  Clock network: mclk_div
--------------------------------------------------------------------------------
Slack: 2558.634ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2560.000ns
  High pulse: 1280.000ns
  High pulse limit: 0.683ns (Tch)
  Physical resource: CRU_0/rst_div_local/CLK
  Logical resource: CRU_0/rstsynch_0/rst_div_s2/CK
  Location pin: SLICE_X28Y31.CLK
  Clock network: mclk_div
--------------------------------------------------------------------------------
Slack: 2558.634ns (period - min period limit)
  Period: 2560.000ns
  Min period limit: 1.366ns (732.064MHz) (Tcp)
  Physical resource: CRU_0/rst_div_local/CLK
  Logical resource: CRU_0/rstsynch_0/rst_div_s2/CK
  Location pin: SLICE_X28Y31.CLK
  Clock network: mclk_div
--------------------------------------------------------------------------------
Slack: 2558.634ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2560.000ns
  Low pulse: 1280.000ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: CRU_0/mclk_div_local/CLK
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_6/CK
  Location pin: SLICE_X18Y8.CLK
  Clock network: mclk
--------------------------------------------------------------------------------
Slack: 2558.634ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2560.000ns
  High pulse: 1280.000ns
  High pulse limit: 0.683ns (Tch)
  Physical resource: CRU_0/mclk_div_local/CLK
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_6/CK
  Location pin: SLICE_X18Y8.CLK
  Clock network: mclk
--------------------------------------------------------------------------------
Slack: 2558.634ns (period - min period limit)
  Period: 2560.000ns
  Min period limit: 1.366ns (732.064MHz) (Tcp)
  Physical resource: CRU_0/mclk_div_local/CLK
  Logical resource: CRU_0/clkdiv_0/mclk_cnt_6/CK
  Location pin: SLICE_X18Y8.CLK
  Clock network: mclk
--------------------------------------------------------------------------------
Slack: 2558.634ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2560.000ns
  Low pulse: 1280.000ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: P7C_0/POS_CTRL_0/PC/err<0>/CLK
  Logical resource: P7C_0/POS_CTRL_0/PC/err_0/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: mclk_div
--------------------------------------------------------------------------------
Slack: 2558.634ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2560.000ns
  High pulse: 1280.000ns
  High pulse limit: 0.683ns (Tch)
  Physical resource: P7C_0/POS_CTRL_0/PC/err<0>/CLK
  Logical resource: P7C_0/POS_CTRL_0/PC/err_0/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: mclk_div
--------------------------------------------------------------------------------
Slack: 2558.634ns (period - min period limit)
  Period: 2560.000ns
  Min period limit: 1.366ns (732.064MHz) (Tcp)
  Physical resource: P7C_0/POS_CTRL_0/PC/err<0>/CLK
  Logical resource: P7C_0/POS_CTRL_0/PC/err_0/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: mclk_div
--------------------------------------------------------------------------------
Slack: 2558.634ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2560.000ns
  Low pulse: 1280.000ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: P7C_0/POS_CTRL_0/PC/err<0>/CLK
  Logical resource: P7C_0/POS_CTRL_0/PC/err_1/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: mclk_div
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_refclk_2_mclk_div = MAXDELAY FROM TIMEGRP "refclk_grp" TO 
TIMEGRP         "mclk_div_grp" 40 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 55 paths analyzed, 52 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.366ns.
--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_0 (SLICE_X18Y20.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/err_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X18Y20.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_1 (SLICE_X18Y20.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/err_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X18Y20.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_2 (SLICE_X18Y21.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/err_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X18Y21.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_3 (SLICE_X18Y21.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/err_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X18Y21.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_4 (SLICE_X18Y22.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/err_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X18Y22.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_5 (SLICE_X18Y22.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/err_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X18Y22.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_6 (SLICE_X18Y23.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/err_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X18Y23.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/err_7 (SLICE_X18Y23.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/err_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/err_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X18Y23.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/ccw (SLICE_X21Y22.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/ccw (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/ccw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X21Y22.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/cw (SLICE_X20Y22.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/cw (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/cw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X20Y22.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_1 (SLICE_X19Y20.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/pos_sync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X19Y20.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_0 (SLICE_X19Y20.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/pos_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X19Y20.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_3 (SLICE_X18Y18.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/pos_sync_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X18Y18.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_2 (SLICE_X18Y18.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/pos_sync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X18Y18.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_7 (SLICE_X20Y23.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/pos_sync_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X20Y23.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_6 (SLICE_X20Y23.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/pos_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X20Y23.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/sp_sync_1 (SLICE_X19Y19.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/sp_sync_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/sp_sync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X19Y19.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/sp_sync_0 (SLICE_X19Y19.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/sp_sync_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/sp_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X19Y19.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/sp_sync_3 (SLICE_X18Y19.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/sp_sync_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/sp_sync_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X18Y19.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/sp_sync_2 (SLICE_X18Y19.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  36.634ns (requirement - data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/sp_sync_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Source Clock:         mclk rising at 0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to P7C_0/POS_CTRL_0/PC/sp_sync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.857   CRU_0/mclk_div_local
    BUFGMUX3.O           Tgi0o                 0.001   CRU_0/bufg_3
                                                       CRU_0/bufg_3.GCLKMUX
                                                       CRU_0/bufg_3
    SLICE_X18Y19.CLK     net (fanout=19)       0.882   mclk_div
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (0.627ns logic, 2.739ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_refclk_2_mclk_div = MAXDELAY FROM TIMEGRP "refclk_grp" TO TIMEGRP
        "mclk_div_grp" 40 ns;
--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/sp_sync_1 (SLICE_X19Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RSP_0/sp_out_1 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/sp_sync_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.696ns (Levels of Logic = 0)
  Clock Path Skew:      0.797ns (3.366 - 2.569)
  Source Clock:         mclk rising
  Destination Clock:    mclk_div rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RSP_0/sp_out_1 to P7C_0/POS_CTRL_0/PC/sp_sync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.XQ      Tcko                  0.501   sp_RSP_to_P7C<1>
                                                       RSP_0/sp_out_1
    SLICE_X19Y19.BX      net (fanout=2)        0.441   sp_RSP_to_P7C<1>
    SLICE_X19Y19.CLK     Tckdi       (-Th)     0.246   P7C_0/POS_CTRL_0/PC/sp_sync<1>
                                                       P7C_0/POS_CTRL_0/PC/sp_sync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.696ns (0.255ns logic, 0.441ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/sp_sync_0 (SLICE_X19Y19.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RSP_0/sp_out_0 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/sp_sync_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 0)
  Clock Path Skew:      0.797ns (3.366 - 2.569)
  Source Clock:         mclk rising
  Destination Clock:    mclk_div rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RSP_0/sp_out_0 to P7C_0/POS_CTRL_0/PC/sp_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.YQ      Tcko                  0.501   sp_RSP_to_P7C<1>
                                                       RSP_0/sp_out_0
    SLICE_X19Y19.BY      net (fanout=2)        0.441   sp_RSP_to_P7C<0>
    SLICE_X19Y19.CLK     Tckdi       (-Th)     0.205   P7C_0/POS_CTRL_0/PC/sp_sync<1>
                                                       P7C_0/POS_CTRL_0/PC/sp_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.296ns logic, 0.441ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/sp_sync_3 (SLICE_X18Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RSP_0/sp_out_3 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/sp_sync_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.707ns (Levels of Logic = 0)
  Clock Path Skew:      0.797ns (3.366 - 2.569)
  Source Clock:         mclk rising
  Destination Clock:    mclk_div rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RSP_0/sp_out_3 to P7C_0/POS_CTRL_0/PC/sp_sync_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.XQ      Tcko                  0.501   sp_RSP_to_P7C<3>
                                                       RSP_0/sp_out_3
    SLICE_X18Y19.BX      net (fanout=2)        0.452   sp_RSP_to_P7C<3>
    SLICE_X18Y19.CLK     Tckdi       (-Th)     0.246   P7C_0/POS_CTRL_0/PC/sp_sync<3>
                                                       P7C_0/POS_CTRL_0/PC/sp_sync_3
    -------------------------------------------------  ---------------------------
    Total                                      0.707ns (0.255ns logic, 0.452ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_1 (SLICE_X19Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PM/count_1 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 0)
  Clock Path Skew:      0.797ns (3.366 - 2.569)
  Source Clock:         mclk rising
  Destination Clock:    mclk_div rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PM/count_1 to P7C_0/POS_CTRL_0/PC/pos_sync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.YQ      Tcko                  0.501   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/count_1
    SLICE_X19Y20.BX      net (fanout=5)        0.458   P7C_0/pos<1>
    SLICE_X19Y20.CLK     Tckdi       (-Th)     0.246   P7C_0/POS_CTRL_0/PC/pos_sync<1>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.255ns logic, 0.458ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/sp_sync_2 (SLICE_X18Y19.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RSP_0/sp_out_2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/sp_sync_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.754ns (Levels of Logic = 0)
  Clock Path Skew:      0.797ns (3.366 - 2.569)
  Source Clock:         mclk rising
  Destination Clock:    mclk_div rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RSP_0/sp_out_2 to P7C_0/POS_CTRL_0/PC/sp_sync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.YQ      Tcko                  0.501   sp_RSP_to_P7C<3>
                                                       RSP_0/sp_out_2
    SLICE_X18Y19.BY      net (fanout=2)        0.458   sp_RSP_to_P7C<2>
    SLICE_X18Y19.CLK     Tckdi       (-Th)     0.205   P7C_0/POS_CTRL_0/PC/sp_sync<3>
                                                       P7C_0/POS_CTRL_0/PC/sp_sync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.754ns (0.296ns logic, 0.458ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/sp_sync_4 (SLICE_X20Y21.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RSP_0/sp_out_4 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/sp_sync_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.762ns (Levels of Logic = 0)
  Clock Path Skew:      0.796ns (3.365 - 2.569)
  Source Clock:         mclk rising
  Destination Clock:    mclk_div rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RSP_0/sp_out_4 to P7C_0/POS_CTRL_0/PC/sp_sync_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.YQ      Tcko                  0.501   sp_RSP_to_P7C<5>
                                                       RSP_0/sp_out_4
    SLICE_X20Y21.BY      net (fanout=2)        0.466   sp_RSP_to_P7C<4>
    SLICE_X20Y21.CLK     Tckdi       (-Th)     0.205   P7C_0/POS_CTRL_0/PC/sp_sync<5>
                                                       P7C_0/POS_CTRL_0/PC/sp_sync_4
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.296ns logic, 0.466ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_0 (SLICE_X19Y20.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PM/count_0 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.767ns (Levels of Logic = 0)
  Clock Path Skew:      0.797ns (3.366 - 2.569)
  Source Clock:         mclk rising
  Destination Clock:    mclk_div rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PM/count_0 to P7C_0/POS_CTRL_0/PC/pos_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.XQ      Tcko                  0.501   P7C_0/pos<0>
                                                       P7C_0/POS_CTRL_0/PM/count_0
    SLICE_X19Y20.BY      net (fanout=5)        0.471   P7C_0/pos<0>
    SLICE_X19Y20.CLK     Tckdi       (-Th)     0.205   P7C_0/POS_CTRL_0/PC/pos_sync<1>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      0.767ns (0.296ns logic, 0.471ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/sp_sync_5 (SLICE_X20Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RSP_0/sp_out_5 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/sp_sync_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.743ns (Levels of Logic = 0)
  Clock Path Skew:      0.796ns (3.365 - 2.569)
  Source Clock:         mclk rising
  Destination Clock:    mclk_div rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RSP_0/sp_out_5 to P7C_0/POS_CTRL_0/PC/sp_sync_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.XQ      Tcko                  0.501   sp_RSP_to_P7C<5>
                                                       RSP_0/sp_out_5
    SLICE_X20Y21.BX      net (fanout=2)        0.488   sp_RSP_to_P7C<5>
    SLICE_X20Y21.CLK     Tckdi       (-Th)     0.246   P7C_0/POS_CTRL_0/PC/sp_sync<5>
                                                       P7C_0/POS_CTRL_0/PC/sp_sync_5
    -------------------------------------------------  ---------------------------
    Total                                      0.743ns (0.255ns logic, 0.488ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_4 (SLICE_X18Y25.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PM/count_4 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.796ns (3.365 - 2.569)
  Source Clock:         mclk rising
  Destination Clock:    mclk_div rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PM/count_4 to P7C_0/POS_CTRL_0/PC/pos_sync_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.XQ      Tcko                  0.501   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/count_4
    SLICE_X18Y25.BY      net (fanout=5)        0.518   P7C_0/pos<4>
    SLICE_X18Y25.CLK     Tckdi       (-Th)     0.205   P7C_0/POS_CTRL_0/PC/pos_sync<5>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_4
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.296ns logic, 0.518ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_3 (SLICE_X18Y18.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.159ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PM/count_3 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.956ns (Levels of Logic = 0)
  Clock Path Skew:      0.797ns (3.366 - 2.569)
  Source Clock:         mclk rising
  Destination Clock:    mclk_div rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PM/count_3 to P7C_0/POS_CTRL_0/PC/pos_sync_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.YQ      Tcko                  0.501   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/count_3
    SLICE_X18Y18.BX      net (fanout=5)        0.701   P7C_0/pos<3>
    SLICE_X18Y18.CLK     Tckdi       (-Th)     0.246   P7C_0/POS_CTRL_0/PC/pos_sync<3>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_3
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (0.255ns logic, 0.701ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/sp_sync_6 (SLICE_X20Y20.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RSP_0/sp_out_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/sp_sync_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.796ns (3.365 - 2.569)
  Source Clock:         mclk rising
  Destination Clock:    mclk_div rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: RSP_0/sp_out_6 to P7C_0/POS_CTRL_0/PC/sp_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.YQ      Tcko                  0.501   sp_RSP_to_P7C<6>
                                                       RSP_0/sp_out_6
    SLICE_X20Y20.BY      net (fanout=2)        0.742   sp_RSP_to_P7C<6>
    SLICE_X20Y20.CLK     Tckdi       (-Th)     0.205   P7C_0/POS_CTRL_0/PC/sp_sync<6>
                                                       P7C_0/POS_CTRL_0/PC/sp_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.296ns logic, 0.742ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_2 (SLICE_X18Y18.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PM/count_2 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.797ns (3.366 - 2.569)
  Source Clock:         mclk rising
  Destination Clock:    mclk_div rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PM/count_2 to P7C_0/POS_CTRL_0/PC/pos_sync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.XQ      Tcko                  0.501   P7C_0/pos<2>
                                                       P7C_0/POS_CTRL_0/PM/count_2
    SLICE_X18Y18.BY      net (fanout=5)        0.747   P7C_0/pos<2>
    SLICE_X18Y18.CLK     Tckdi       (-Th)     0.205   P7C_0/POS_CTRL_0/PC/pos_sync<3>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.043ns (0.296ns logic, 0.747ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_7 (SLICE_X20Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PM/count_7 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.228ns (Levels of Logic = 0)
  Clock Path Skew:      0.797ns (3.366 - 2.569)
  Source Clock:         mclk rising
  Destination Clock:    mclk_div rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PM/count_7 to P7C_0/POS_CTRL_0/PC/pos_sync_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.YQ      Tcko                  0.501   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/count_7
    SLICE_X20Y23.BX      net (fanout=6)        0.973   P7C_0/pos<7>
    SLICE_X20Y23.CLK     Tckdi       (-Th)     0.246   P7C_0/POS_CTRL_0/PC/pos_sync<7>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_7
    -------------------------------------------------  ---------------------------
    Total                                      1.228ns (0.255ns logic, 0.973ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_6 (SLICE_X18Y8.CLK), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.748ns (data path)
  Source:               CRU_0/bufg_0 (OTHER)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 0)

  Minimum Data Path: CRU_0/bufg_0 to CRU_0/clkdiv_0/mclk_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.CLK      net (fanout=63)       0.748   mclk
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.000ns logic, 0.748ns route)
                                                       (0.0% logic, 100.0% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_6 (SLICE_X18Y8.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_3 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising
  Destination Clock:    mclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_3 to CRU_0/clkdiv_0/mclk_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.XQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<3>
                                                       CRU_0/clkdiv_0/mclk_cnt_3
    SLICE_X18Y8.F3       net (fanout=4)        0.315   CRU_0/clkdiv_0/mclk_cnt<3>
    SLICE_X18Y8.CLK      Tckf        (-Th)    -0.093   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<6>1
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.594ns logic, 0.315ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_6 (SLICE_X20Y23.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PM/count_6 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.641ns (Levels of Logic = 0)
  Clock Path Skew:      0.797ns (3.366 - 2.569)
  Source Clock:         mclk rising
  Destination Clock:    mclk_div rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PM/count_6 to P7C_0/POS_CTRL_0/PC/pos_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.XQ      Tcko                  0.501   P7C_0/pos<6>
                                                       P7C_0/POS_CTRL_0/PM/count_6
    SLICE_X20Y23.BY      net (fanout=5)        1.345   P7C_0/pos<6>
    SLICE_X20Y23.CLK     Tckdi       (-Th)     0.205   P7C_0/POS_CTRL_0/PC/pos_sync<7>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (0.296ns logic, 1.345ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_6 (SLICE_X18Y8.F4), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_1 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.388ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.123 - 0.122)
  Source Clock:         mclk rising
  Destination Clock:    mclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_1 to CRU_0/clkdiv_0/mclk_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.YQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<0>
                                                       CRU_0/clkdiv_0/mclk_cnt_1
    SLICE_X18Y8.G4       net (fanout=5)        0.360   CRU_0/clkdiv_0/mclk_cnt<1>
    SLICE_X18Y8.Y        Tilo                  0.423   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<6>1_SW0
    SLICE_X18Y8.F4       net (fanout=1)        0.011   CRU_0/clkdiv_0/N01
    SLICE_X18Y8.CLK      Tckf        (-Th)    -0.093   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<6>1
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      1.388ns (1.017ns logic, 0.371ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_2 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.463ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising
  Destination Clock:    mclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_2 to CRU_0/clkdiv_0/mclk_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.YQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<3>
                                                       CRU_0/clkdiv_0/mclk_cnt_2
    SLICE_X18Y8.G1       net (fanout=4)        0.435   CRU_0/clkdiv_0/mclk_cnt<2>
    SLICE_X18Y8.Y        Tilo                  0.423   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<6>1_SW0
    SLICE_X18Y8.F4       net (fanout=1)        0.011   CRU_0/clkdiv_0/N01
    SLICE_X18Y8.CLK      Tckf        (-Th)    -0.093   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<6>1
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      1.463ns (1.017ns logic, 0.446ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_0 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.513ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.123 - 0.122)
  Source Clock:         mclk rising
  Destination Clock:    mclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_0 to CRU_0/clkdiv_0/mclk_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y6.XQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<0>
                                                       CRU_0/clkdiv_0/mclk_cnt_0
    SLICE_X18Y8.G2       net (fanout=6)        0.485   CRU_0/clkdiv_0/mclk_cnt<0>
    SLICE_X18Y8.Y        Tilo                  0.423   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<6>1_SW0
    SLICE_X18Y8.F4       net (fanout=1)        0.011   CRU_0/clkdiv_0/N01
    SLICE_X18Y8.CLK      Tckf        (-Th)    -0.093   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<6>1
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      1.513ns (1.017ns logic, 0.496ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_5 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.034ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising
  Destination Clock:    mclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_5 to CRU_0/clkdiv_0/mclk_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y9.YQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<5>
                                                       CRU_0/clkdiv_0/mclk_cnt_5
    SLICE_X18Y8.G3       net (fanout=2)        1.006   CRU_0/clkdiv_0/mclk_cnt<5>
    SLICE_X18Y8.Y        Tilo                  0.423   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<6>1_SW0
    SLICE_X18Y8.F4       net (fanout=1)        0.011   CRU_0/clkdiv_0/N01
    SLICE_X18Y8.CLK      Tckf        (-Th)    -0.093   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<6>1
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (1.017ns logic, 1.017ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point P7C_0/POS_CTRL_0/PC/pos_sync_5 (SLICE_X18Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               P7C_0/POS_CTRL_0/PM/count_5 (FF)
  Destination:          P7C_0/POS_CTRL_0/PC/pos_sync_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 0)
  Clock Path Skew:      0.796ns (3.365 - 2.569)
  Source Clock:         mclk rising
  Destination Clock:    mclk_div rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: P7C_0/POS_CTRL_0/PM/count_5 to P7C_0/POS_CTRL_0/PC/pos_sync_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.YQ      Tcko                  0.501   P7C_0/pos<4>
                                                       P7C_0/POS_CTRL_0/PM/count_5
    SLICE_X18Y25.BX      net (fanout=5)        1.665   P7C_0/pos<5>
    SLICE_X18Y25.CLK     Tckdi       (-Th)     0.246   P7C_0/POS_CTRL_0/PC/pos_sync<5>
                                                       P7C_0/POS_CTRL_0/PC/pos_sync_5
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.255ns logic, 1.665ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_6 (SLICE_X18Y8.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_4 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.786ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising
  Destination Clock:    mclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_4 to CRU_0/clkdiv_0/mclk_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.XQ       Tcko                  0.501   CRU_0/clkdiv_0/mclk_cnt<4>
                                                       CRU_0/clkdiv_0/mclk_cnt_4
    SLICE_X18Y8.F1       net (fanout=3)        1.192   CRU_0/clkdiv_0/mclk_cnt<4>
    SLICE_X18Y8.CLK      Tckf        (-Th)    -0.093   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<6>1
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.594ns logic, 1.192ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point CRU_0/bufg_3.GCLKMUX (BUFGMUX3.I0), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.986ns (data path)
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          CRU_0/bufg_3.GCLKMUX (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      1.986ns (Levels of Logic = 0)

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to CRU_0/bufg_3.GCLKMUX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.501   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    BUFGMUX3.I0          net (fanout=2)        1.485   CRU_0/mclk_div_local
    -------------------------------------------------  ---------------------------
    Total                                      1.986ns (0.501ns logic, 1.485ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mclk_div_2_refclk = MAXDELAY FROM TIMEGRP "mclk_div_grp" 
TO TIMEGRP         "refclk_grp" 40 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.714ns.
--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_6 (SLICE_X18Y8.F2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    38.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.714ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to CRU_0/clkdiv_0/mclk_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.626   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    SLICE_X18Y8.F2       net (fanout=2)        0.488   CRU_0/mclk_div_local
    SLICE_X18Y8.CLK      Tfck                  0.600   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<6>1
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (1.226ns logic, 0.488ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_mclk_div_2_refclk = MAXDELAY FROM TIMEGRP "mclk_div_grp" TO TIMEGRP
        "refclk_grp" 40 ns;
--------------------------------------------------------------------------------

Paths for end point CRU_0/clkdiv_0/mclk_cnt_6 (SLICE_X18Y8.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.984ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Destination:          CRU_0/clkdiv_0/mclk_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 2560.000ns
  Destination Clock:    mclk rising at 2560.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CRU_0/clkdiv_0/mclk_cnt_6 to CRU_0/clkdiv_0/mclk_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y8.XQ       Tcko                  0.501   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    SLICE_X18Y8.F2       net (fanout=2)        0.390   CRU_0/mclk_div_local
    SLICE_X18Y8.CLK      Tckf        (-Th)    -0.093   CRU_0/mclk_div_local
                                                       CRU_0/clkdiv_0/Mcount_mclk_cnt_xor<6>1
                                                       CRU_0/clkdiv_0/mclk_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.594ns logic, 0.390ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock refclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a           |    1.069(R)|    0.420(R)|mclk              |   0.000|
b           |    0.750(R)|    0.675(R)|mclk              |   0.000|
dq<0>       |    2.340(R)|   -0.596(R)|mclk              |   0.000|
dq<1>       |    2.541(R)|   -0.757(R)|mclk              |   0.000|
dq<2>       |    1.845(R)|   -0.201(R)|mclk              |   0.000|
dq<3>       |    3.187(R)|   -1.274(R)|mclk              |   0.000|
dq<4>       |    2.959(R)|   -1.092(R)|mclk              |   0.000|
dq<5>       |    4.137(R)|   -2.034(R)|mclk              |   0.000|
dq<6>       |    3.810(R)|   -1.772(R)|mclk              |   0.000|
load_run_sp |    0.812(R)|    0.299(R)|mclk              |   0.000|
sw7<7>      |    2.290(R)|   -0.556(R)|mclk              |   0.000|
sync_rst    |    5.185(R)|    0.397(R)|mclk              |   0.000|
------------+------------+------------+------------------+--------+

Clock refclk to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
a_n<0>         |    8.659(R)|mclk              |   0.000|
a_n<1>         |    7.674(R)|mclk              |   0.000|
a_n<2>         |    7.674(R)|mclk              |   0.000|
a_n<3>         |    7.942(R)|mclk              |   0.000|
abcdefgdec_n<1>|   11.136(R)|mclk              |   0.000|
abcdefgdec_n<2>|   10.822(R)|mclk              |   0.000|
abcdefgdec_n<3>|   11.179(R)|mclk              |   0.000|
abcdefgdec_n<4>|   11.100(R)|mclk              |   0.000|
abcdefgdec_n<5>|   10.550(R)|mclk              |   0.000|
abcdefgdec_n<6>|   10.391(R)|mclk              |   0.000|
abcdefgdec_n<7>|   10.666(R)|mclk              |   0.000|
adr<0>         |    7.345(R)|mclk              |   0.000|
adr<1>         |    8.324(R)|mclk              |   0.000|
adr<2>         |    7.946(R)|mclk              |   0.000|
adr<3>         |    7.956(R)|mclk              |   0.000|
adr<4>         |    7.964(R)|mclk              |   0.000|
adr<5>         |    9.012(R)|mclk              |   0.000|
adr<6>         |    8.741(R)|mclk              |   0.000|
adr<7>         |    8.948(R)|mclk              |   0.000|
cs_ram_n       |    9.872(R)|mclk              |   0.000|
dq<0>          |   10.293(R)|mclk              |   0.000|
dq<1>          |   10.910(R)|mclk              |   0.000|
dq<2>          |   10.287(R)|mclk              |   0.000|
dq<3>          |   10.311(R)|mclk              |   0.000|
dq<4>          |   10.596(R)|mclk              |   0.000|
dq<5>          |   10.631(R)|mclk              |   0.000|
dq<6>          |   10.635(R)|mclk              |   0.000|
dq<7>          |   10.968(R)|mclk              |   0.000|
dq<8>          |   10.925(R)|mclk              |   0.000|
dq<9>          |   10.909(R)|mclk              |   0.000|
dq<10>         |   11.220(R)|mclk              |   0.000|
dq<11>         |    9.942(R)|mclk              |   0.000|
dq<12>         |   10.235(R)|mclk              |   0.000|
dq<13>         |   11.145(R)|mclk              |   0.000|
dq<14>         |   11.344(R)|mclk              |   0.000|
dq<15>         |   11.056(R)|mclk              |   0.000|
lb_ram_n       |   10.189(R)|mclk              |   0.000|
oe_ram_n       |   10.618(R)|mclk              |   0.000|
ub_ram_n       |   11.496(R)|mclk              |   0.000|
we_ram_n       |   10.078(R)|mclk              |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock refclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclk         |    7.572|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw7<0>         |dq<0>          |    8.809|
sw7<1>         |dq<1>          |    8.129|
sw7<2>         |dq<2>          |    8.138|
sw7<3>         |dq<3>          |    8.249|
sw7<4>         |dq<4>          |    8.464|
sw7<5>         |dq<5>          |    8.717|
sw7<6>         |dq<6>          |    9.092|
---------------+---------------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2888 paths, 0 nets, and 694 connections

Design statistics:
   Minimum period:   7.572ns{1}   (Maximum frequency: 132.066MHz)
   Maximum path delay from/to any node:   9.092ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 20 16:28:30 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 147 MB



