INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/Prac5/Prac5.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
