#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Jun 12 01:41:10 2024
# Process ID: 200345
# Current directory: /home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim
# Command line: vivado
# Log file: /home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vivado.log
# Journal file: /home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2111.996 MHz, CPU Physical cores: 2, Host memory: 10425 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.xpr
INFO: [Project 1-313] Project file moved from '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga_sim' since last save.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name FeatureSet
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/bram11.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/bram11.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/fir.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/fir.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/multiplier_adder.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/multiplier_adder.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_entry_proc.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_entry_proc.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_flow_control_loop_pipe_sequential_init.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_flow_control_loop_pipe_sequential_init.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v', nor could it be found using path '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v'.
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.43) then the current supported version (0.40).
Data could be potentially be lost
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/design_1_axi_smc_2_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/ip/design_1_axi_vip_0_axi_periph_0/design_1_axi_vip_0_axi_periph_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/ip/design_1_axi_vip_1_0/design_1_axi_vip_1_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/ip/design_1_axi_vip_2_0/design_1_axi_vip_2_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/ip/design_1_axi_vip_3_0/design_1_axi_vip_3_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/ip/design_1_ps_axil_0_0/design_1_ps_axil_0_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_5M_0/design_1_rst_clk_wiz_0_5M_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/ip/design_1_spiflash_0_0/design_1_spiflash_0_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/ip/design_1_userdma_0_0/design_1_userdma_0_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/synth/design_1.v' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/sim/design_1.v' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/synth/design_1.hwdef' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/sim/design_1.protoinst' referenced by design 'design_1' could not be found.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/utils_1/imports/impl_1'.
WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [Project 1-231] Project 'vvd_caravel_fpga_sim.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vitis_prj/hls_read_romcode'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vitis_prj/hls_userdma'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 7530.941 ; gain = 82.336 ; free physical = 134 ; free virtual = 1350
update_compile_order -fileset sources_1
open_bd_design {/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_axi_smc_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_smc_0' is locked:
* Project containing IP 'design_1_axi_smc_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'NUM_SI' value '1' for IP 'axi_smc'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'NUM_SI' value '1' for IP 'axi_smc'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S00_AXI.NUM_READ_OUTSTANDING' value '2' for IP 'axi_smc'.
ERROR: [BD 41-145] Parameter S00_AXI.NUM_READ_OUTSTANDING not found on block axi_smc 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S00_AXI.NUM_WRITE_OUTSTANDING' value '2' for IP 'axi_smc'.
ERROR: [BD 41-145] Parameter S00_AXI.NUM_WRITE_OUTSTANDING not found on block axi_smc 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.MAX_BURST_LENGTH' value '256' for IP 'axi_smc'.
ERROR: [BD 41-145] Parameter M00_AXI.MAX_BURST_LENGTH not found on block axi_smc 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.NUM_READ_OUTSTANDING' value '2' for IP 'axi_smc'.
ERROR: [BD 41-145] Parameter M00_AXI.NUM_READ_OUTSTANDING not found on block axi_smc 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.NUM_READ_THREADS' value '1' for IP 'axi_smc'.
ERROR: [BD 41-145] Parameter M00_AXI.NUM_READ_THREADS not found on block axi_smc 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.NUM_WRITE_OUTSTANDING' value '2' for IP 'axi_smc'.
ERROR: [BD 41-145] Parameter M00_AXI.NUM_WRITE_OUTSTANDING not found on block axi_smc 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.NUM_WRITE_THREADS' value '1' for IP 'axi_smc'.
ERROR: [BD 41-145] Parameter M00_AXI.NUM_WRITE_THREADS not found on block axi_smc 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.RUSER_BITS_PER_BYTE' value '0' for IP 'axi_smc'.
ERROR: [BD 41-145] Parameter M00_AXI.RUSER_BITS_PER_BYTE not found on block axi_smc 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.SUPPORTS_NARROW_BURST' value '0' for IP 'axi_smc'.
ERROR: [BD 41-145] Parameter M00_AXI.SUPPORTS_NARROW_BURST not found on block axi_smc 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.WUSER_BITS_PER_BYTE' value '0' for IP 'axi_smc'.
ERROR: [BD 41-145] Parameter M00_AXI.WUSER_BITS_PER_BYTE not found on block axi_smc 
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_axi_smc_1_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_smc_1_0' is locked:
* Project containing IP 'design_1_axi_smc_1_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'NUM_SI' value '1' for IP 'axi_smc_1'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'NUM_SI' value '1' for IP 'axi_smc_1'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S00_AXI.NUM_READ_OUTSTANDING' value '16' for IP 'axi_smc_1'.
ERROR: [BD 41-145] Parameter S00_AXI.NUM_READ_OUTSTANDING not found on block axi_smc_1 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S00_AXI.NUM_WRITE_OUTSTANDING' value '16' for IP 'axi_smc_1'.
ERROR: [BD 41-145] Parameter S00_AXI.NUM_WRITE_OUTSTANDING not found on block axi_smc_1 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.MAX_BURST_LENGTH' value '256' for IP 'axi_smc_1'.
ERROR: [BD 41-145] Parameter M00_AXI.MAX_BURST_LENGTH not found on block axi_smc_1 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.NUM_READ_OUTSTANDING' value '16' for IP 'axi_smc_1'.
ERROR: [BD 41-145] Parameter M00_AXI.NUM_READ_OUTSTANDING not found on block axi_smc_1 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.NUM_READ_THREADS' value '1' for IP 'axi_smc_1'.
ERROR: [BD 41-145] Parameter M00_AXI.NUM_READ_THREADS not found on block axi_smc_1 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.NUM_WRITE_OUTSTANDING' value '16' for IP 'axi_smc_1'.
ERROR: [BD 41-145] Parameter M00_AXI.NUM_WRITE_OUTSTANDING not found on block axi_smc_1 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.NUM_WRITE_THREADS' value '1' for IP 'axi_smc_1'.
ERROR: [BD 41-145] Parameter M00_AXI.NUM_WRITE_THREADS not found on block axi_smc_1 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.RUSER_BITS_PER_BYTE' value '0' for IP 'axi_smc_1'.
ERROR: [BD 41-145] Parameter M00_AXI.RUSER_BITS_PER_BYTE not found on block axi_smc_1 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.SUPPORTS_NARROW_BURST' value '0' for IP 'axi_smc_1'.
ERROR: [BD 41-145] Parameter M00_AXI.SUPPORTS_NARROW_BURST not found on block axi_smc_1 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.WUSER_BITS_PER_BYTE' value '0' for IP 'axi_smc_1'.
ERROR: [BD 41-145] Parameter M00_AXI.WUSER_BITS_PER_BYTE not found on block axi_smc_1 
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_2
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_axi_smc_2_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_smc_2_0' is locked:
* Project containing IP 'design_1_axi_smc_2_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'NUM_SI' value '1' for IP 'axi_smc_2'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'NUM_SI' value '1' for IP 'axi_smc_2'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S00_AXI.NUM_READ_OUTSTANDING' value '16' for IP 'axi_smc_2'.
ERROR: [BD 41-145] Parameter S00_AXI.NUM_READ_OUTSTANDING not found on block axi_smc_2 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S00_AXI.NUM_WRITE_OUTSTANDING' value '16' for IP 'axi_smc_2'.
ERROR: [BD 41-145] Parameter S00_AXI.NUM_WRITE_OUTSTANDING not found on block axi_smc_2 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.MAX_BURST_LENGTH' value '256' for IP 'axi_smc_2'.
ERROR: [BD 41-145] Parameter M00_AXI.MAX_BURST_LENGTH not found on block axi_smc_2 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.NUM_READ_OUTSTANDING' value '16' for IP 'axi_smc_2'.
ERROR: [BD 41-145] Parameter M00_AXI.NUM_READ_OUTSTANDING not found on block axi_smc_2 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.NUM_READ_THREADS' value '1' for IP 'axi_smc_2'.
ERROR: [BD 41-145] Parameter M00_AXI.NUM_READ_THREADS not found on block axi_smc_2 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.NUM_WRITE_OUTSTANDING' value '16' for IP 'axi_smc_2'.
ERROR: [BD 41-145] Parameter M00_AXI.NUM_WRITE_OUTSTANDING not found on block axi_smc_2 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.NUM_WRITE_THREADS' value '1' for IP 'axi_smc_2'.
ERROR: [BD 41-145] Parameter M00_AXI.NUM_WRITE_THREADS not found on block axi_smc_2 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.RUSER_BITS_PER_BYTE' value '0' for IP 'axi_smc_2'.
ERROR: [BD 41-145] Parameter M00_AXI.RUSER_BITS_PER_BYTE not found on block axi_smc_2 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.SUPPORTS_NARROW_BURST' value '0' for IP 'axi_smc_2'.
ERROR: [BD 41-145] Parameter M00_AXI.SUPPORTS_NARROW_BURST not found on block axi_smc_2 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.WUSER_BITS_PER_BYTE' value '0' for IP 'axi_smc_2'.
ERROR: [BD 41-145] Parameter M00_AXI.WUSER_BITS_PER_BYTE not found on block axi_smc_2 
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_axi_vip_0_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_vip_0_0' is locked:
* Project containing IP 'design_1_axi_vip_0_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'ADDR_WIDTH' value '32' for IP 'axi_vip_0'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M_AXI.ADDR_WIDTH' value '32' for IP 'axi_vip_0'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S_AXI.ADDR_WIDTH' value '32' for IP 'axi_vip_0'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'ADDR_WIDTH' value '32' for IP 'axi_vip_0'.
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_vip_0_axi_periph
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_axi_vip_0_axi_periph_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_vip_0_axi_periph_0' is locked:
* Project containing IP 'design_1_axi_vip_0_axi_periph_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'NUM_MI' value '3' for IP 'axi_vip_0_axi_periph'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'NUM_MI' value '3' for IP 'axi_vip_0_axi_periph'.
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_xbar_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_xbar_0' is locked:
* Project containing IP 'design_1_xbar_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'NUM_MI' value '3' for IP 'xbar'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S00_AXI.ADDR_WIDTH' value '32' for IP 'axi_vip_0_axi_periph/xbar'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.ADDR_WIDTH' value '32' for IP 'axi_vip_0_axi_periph/xbar'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M01_AXI.ADDR_WIDTH' value '32' for IP 'axi_vip_0_axi_periph/xbar'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'NUM_MI' value '3' for IP 'axi_vip_0_axi_periph/xbar'.
CRITICAL WARNING: [BD 41-2161] Unable to find interface <M02_AXI> in cell <xbar> while setting up interface connections during loading of BD file.
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_axi_vip_1_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_vip_1_0' is locked:
* Project containing IP 'design_1_axi_vip_1_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'INTERFACE_MODE' value 'SLAVE' for IP 'axi_vip_1'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M_AXI.ADDR_WIDTH' value '32' for IP 'axi_vip_1'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S_AXI.ADDR_WIDTH' value '32' for IP 'axi_vip_1'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'INTERFACE_MODE' value 'SLAVE' for IP 'axi_vip_1'.
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_2
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_axi_vip_2_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_vip_2_0' is locked:
* Project containing IP 'design_1_axi_vip_2_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'INTERFACE_MODE' value 'SLAVE' for IP 'axi_vip_2'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M_AXI.ADDR_WIDTH' value '32' for IP 'axi_vip_2'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S_AXI.ADDR_WIDTH' value '32' for IP 'axi_vip_2'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'INTERFACE_MODE' value 'SLAVE' for IP 'axi_vip_2'.
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_3
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_axi_vip_3_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_vip_3_0' is locked:
* Project containing IP 'design_1_axi_vip_3_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'INTERFACE_MODE' value 'SLAVE' for IP 'axi_vip_3'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M_AXI.ADDR_WIDTH' value '32' for IP 'axi_vip_3'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S_AXI.ADDR_WIDTH' value '32' for IP 'axi_vip_3'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'INTERFACE_MODE' value 'SLAVE' for IP 'axi_vip_3'.
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_blk_mem_gen_0_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_blk_mem_gen_0_0' is locked:
* Project containing IP 'design_1_blk_mem_gen_0_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'Coe_File' value '../../../../../../../fsic.coe' for IP 'blk_mem_gen_0'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'Coe_File' value '../../../../../../../fsic.coe' for IP 'blk_mem_gen_0'.
Adding component instance block -- xilinx.com:module_ref:caravel:1.0 - caravel_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'flash_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'flash_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'flash_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vitis_prj/hls_read_romcode'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vitis_prj/hls_userdma'.
INFO: [BD 41-1728] Could not find a module with name: design_1_caravel_0_0 
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_clk_wiz_0_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_clk_wiz_0_0' is locked:
* Project containing IP 'design_1_clk_wiz_0_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'CLKIN1_JITTER_PS' value '40.0' for IP 'clk_wiz_0'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'CLKIN1_JITTER_PS' value '40.0' for IP 'clk_wiz_0'.
Adding component instance block -- xilinx.com:module_ref:ps_axil:1.0 - ps_axil_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_m' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_m' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udsi' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udsi' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udso' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udso' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'updma_si' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'updma_so' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ladma_mm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ladma_s' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aa_mb_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ladma_interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aa_mb_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ladma_interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_reset_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_m': Added interface parameter 'ASSOCIATED_BUSIF' with value 'ladma_mm'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_m': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_reset_m_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_m': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udsi': Added interface parameter 'ASSOCIATED_BUSIF' with value 'updma_si'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udsi': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udsi': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udso': Added interface parameter 'ASSOCIATED_BUSIF' with value 'updma_so'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udso': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udso': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'ladma_s'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk_m' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk_udsi' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk_udso' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_clk' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3157] Bus Interface 'axis_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'axis_rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vitis_prj/hls_read_romcode'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vitis_prj/hls_userdma'.
INFO: [BD 41-1728] Could not find a module with name: design_1_ps_axil_0_0 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_5M
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_rst_clk_wiz_0_5M_0 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-2162] IP 'design_1_rst_clk_wiz_0_5M_0' is locked:
* Project containing IP 'design_1_rst_clk_wiz_0_5M_0' is read-only.
Adding component instance block -- xilinx.com:module_ref:spiflash:1.0 - spiflash_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'ap_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vitis_prj/hls_read_romcode'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vitis_prj/hls_userdma'.
INFO: [BD 41-1728] Could not find a module with name: design_1_spiflash_0_0 
Adding component instance block -- xilinx.com:hls:userdma:1.0 - userdma_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_userdma_0_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_userdma_0_0' is locked:
* Project containing IP 'design_1_userdma_0_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 's_axi_control.ARUSER_WIDTH' value '0' for IP 'userdma_0'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'm_axi_gmem0.ADDR_WIDTH' value '64' for IP 'userdma_0'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'm_axi_gmem1.ADDR_WIDTH' value '64' for IP 'userdma_0'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'inStreamTop.HAS_TKEEP' value '1' for IP 'userdma_0'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'outStreamTop.HAS_TKEEP' value '1' for IP 'userdma_0'.
ERROR: [BD 41-352] Error propagating port maps. An interface pin on a non-hierarchical block must have a port map: /axi_smc_1/M00_AXI
ERROR: [BD 41-352] Error propagating port maps. An interface pin on a non-hierarchical block must have a port map: /axi_smc_2/M00_AXI
ERROR: [BD 41-352] Error propagating port maps. An interface pin on a non-hierarchical block must have a port map: /axi_smc/M00_AXI
ERROR: [BD 41-352] Error propagating port maps. An interface pin on a non-hierarchical block must have a port map: /axi_smc/S00_AXI
ERROR: [BD 41-352] Error propagating port maps. An interface pin on a non-hierarchical block must have a port map: /axi_smc_1/S00_AXI
ERROR: [BD 41-352] Error propagating port maps. An interface pin on a non-hierarchical block must have a port map: /axi_smc_2/S00_AXI
CRITICAL WARNING: [BD 41-2162] Unable to find pin <clk_out1> in cell <clk_wiz_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <aclk> in cell <axi_smc> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <aclk> in cell <axi_smc_1> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <aclk> in cell <axi_smc_2> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <clk_out2> in cell <clk_wiz_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <locked> in cell <clk_wiz_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <resetn> in cell <clk_wiz_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <aresetn> in cell <axi_smc> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <aresetn> in cell <axi_smc_1> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <aresetn> in cell <axi_smc_2> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <clk_in1> in cell <clk_wiz_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-1289] Cannot find slave segment </axi_vip_1/S_AXI/Reg>. Cannot create segment <SEG_axi_vip_1_Reg> at <0x44A0_0000 [ 32K ]> in Address Space </ps_axil_0/ladma_mm>.
WARNING: [BD 41-705] Could not load assignment of slave segment '/axi_vip_1/S_AXI/Reg' into address space '/ps_axil_0/ladma_mm'
CRITICAL WARNING: [BD 41-1289] Cannot find slave segment </axi_vip_2/S_AXI/Reg>. Cannot create segment <SEG_axi_vip_2_Reg> at <0x4500_0000 [ 512K ]> in Address Space </userdma_0/Data_m_axi_gmem0>.
WARNING: [BD 41-705] Could not load assignment of slave segment '/axi_vip_2/S_AXI/Reg' into address space '/userdma_0/Data_m_axi_gmem0'
CRITICAL WARNING: [BD 41-1289] Cannot find slave segment </axi_vip_3/S_AXI/Reg>. Cannot create segment <SEG_axi_vip_3_Reg> at <0x4508_0000 [ 512K ]> in Address Space </userdma_0/Data_m_axi_gmem1>.
WARNING: [BD 41-705] Could not load assignment of slave segment '/axi_vip_3/S_AXI/Reg' into address space '/userdma_0/Data_m_axi_gmem1'
Successfully read diagram <design_1> from block design file </home/ubuntu/Desktop/Leo/SOC/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 7603.777 ; gain = 6.648 ; free physical = 135 ; free virtual = 715
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 01:44:10 2024...
