// Seed: 2051951913
module module_0 (
    output uwire id_0,
    input wand id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wire id_4,
    input tri0 id_5,
    output tri id_6
    , id_10,
    output wand id_7,
    input tri1 id_8
);
  id_11 :
  assert property (@(posedge id_10 or posedge 1) 1)
  else;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    output wire id_2,
    output supply0 id_3
    , id_6,
    input tri1 id_4
);
  module_0(
      id_2, id_4, id_4, id_4, id_4, id_4, id_3, id_3, id_4
  );
endmodule
