<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/shift1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/shift1.v</a>
defines: 
time_elapsed: 1.232s
ram usage: 43432 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpb8xx2c9_/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/shift1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/shift1.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/shift1.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/shift1.v:19</a>: No timescale set for &#34;dummy&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/shift1.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/shift1.v:19</a>: Compile module &#34;work@dummy&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/shift1.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/shift1.v:19</a>: Top level module &#34;work@dummy&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpb8xx2c9_/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_dummy
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpb8xx2c9_/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpb8xx2c9_/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@dummy)
 |vpiName:work@dummy
 |uhdmallPackages:
 \_package: builtin, parent:work@dummy
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@dummy, file:<a href="../../../../third_party/tests/ivtest/ivltests/shift1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/shift1.v</a>, line:19, parent:work@dummy
   |vpiDefName:work@dummy
   |vpiFullName:work@dummy
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:31
       |vpiFullName:work@dummy
       |vpiStmt:
       \_delay_control: , line:32
         |#0
       |vpiStmt:
       \_sys_func_call: ($monitor), line:33
         |vpiName:$monitor
         |vpiArgument:
         \_constant: , line:33
           |vpiConstType:6
           |vpiDecompile:&#34;%h %h %h&#34;
           |vpiSize:10
           |STRING:&#34;%h %h %h&#34;
         |vpiArgument:
         \_ref_obj: (decode_vec), line:33
           |vpiName:decode_vec
         |vpiArgument:
         \_ref_obj: (data1), line:33
           |vpiName:data1
         |vpiArgument:
         \_ref_obj: (data2), line:33
           |vpiName:data2
       |vpiStmt:
       \_assignment: , line:34
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (decode_vec), line:34
           |vpiName:decode_vec
           |vpiFullName:work@dummy.decode_vec
         |vpiRhs:
         \_constant: , line:34
           |vpiConstType:5
           |vpiDecompile:8&#39;h02
           |vpiSize:8
           |HEX:8&#39;h02
       |vpiStmt:
       \_delay_control: , line:35
         |#10
       |vpiStmt:
       \_assignment: , line:36
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (decode_vec), line:36
           |vpiName:decode_vec
           |vpiFullName:work@dummy.decode_vec
         |vpiRhs:
         \_constant: , line:36
           |vpiConstType:5
           |vpiDecompile:8&#39;h80
           |vpiSize:8
           |HEX:8&#39;h80
       |vpiStmt:
       \_delay_control: , line:37
         |#10
       |vpiStmt:
       \_assignment: , line:38
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (decode_vec), line:38
           |vpiName:decode_vec
           |vpiFullName:work@dummy.decode_vec
         |vpiRhs:
         \_constant: , line:38
           |vpiConstType:5
           |vpiDecompile:8&#39;h02
           |vpiSize:8
           |HEX:8&#39;h02
       |vpiStmt:
       \_delay_control: , line:39
         |#10
       |vpiStmt:
       \_sys_func_call: ($finish), line:40
         |vpiName:$finish
   |vpiContAssign:
   \_cont_assign: , line:26
     |vpiRhs:
     \_operation: , line:26
       |vpiOpType:32
       |vpiOperand:
       \_bit_select: (decode_vec), line:26
         |vpiName:decode_vec
         |vpiFullName:work@dummy.decode_vec
         |vpiIndex:
         \_operation: , line:26
           |vpiOpType:23
           |vpiOperand:
           \_constant: , line:26
             |vpiConstType:5
             |vpiDecompile:8&#39;h02
             |vpiSize:8
             |HEX:8&#39;h02
           |vpiOperand:
           \_constant: , line:26
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiOperand:
       \_constant: , line:26
         |vpiConstType:5
         |vpiDecompile:8&#39;h55
         |vpiSize:8
         |HEX:8&#39;h55
       |vpiOperand:
       \_constant: , line:26
         |vpiConstType:5
         |vpiDecompile:8&#39;h00
         |vpiSize:8
         |HEX:8&#39;h00
     |vpiLhs:
     \_ref_obj: (data1), line:26
       |vpiName:data1
       |vpiFullName:work@dummy.data1
   |vpiContAssign:
   \_cont_assign: , line:28
     |vpiRhs:
     \_operation: , line:28
       |vpiOpType:32
       |vpiOperand:
       \_bit_select: (decode_vec), line:28
         |vpiName:decode_vec
         |vpiFullName:work@dummy.decode_vec
         |vpiIndex:
         \_constant: , line:28
           |vpiConstType:5
           |vpiDecompile:8&#39;h01
           |vpiSize:8
           |HEX:8&#39;h01
       |vpiOperand:
       \_constant: , line:28
         |vpiConstType:5
         |vpiDecompile:8&#39;h55
         |vpiSize:8
         |HEX:8&#39;h55
       |vpiOperand:
       \_constant: , line:28
         |vpiConstType:5
         |vpiDecompile:8&#39;h00
         |vpiSize:8
         |HEX:8&#39;h00
     |vpiLhs:
     \_ref_obj: (data2), line:28
       |vpiName:data2
       |vpiFullName:work@dummy.data2
   |vpiNet:
   \_logic_net: (decode_vec), line:21
     |vpiName:decode_vec
     |vpiFullName:work@dummy.decode_vec
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (data1), line:22
     |vpiName:data1
     |vpiFullName:work@dummy.data1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (data2), line:23
     |vpiName:data2
     |vpiFullName:work@dummy.data2
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@dummy (work@dummy), file:<a href="../../../../third_party/tests/ivtest/ivltests/shift1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/shift1.v</a>, line:19
   |vpiDefName:work@dummy
   |vpiName:work@dummy
   |vpiNet:
   \_logic_net: (decode_vec), line:21, parent:work@dummy
     |vpiName:decode_vec
     |vpiFullName:work@dummy.decode_vec
     |vpiNetType:48
     |vpiRange:
     \_range: , line:21
       |vpiLeftRange:
       \_constant: , line:21
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:21
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (data1), line:22, parent:work@dummy
     |vpiName:data1
     |vpiFullName:work@dummy.data1
     |vpiNetType:1
     |vpiRange:
     \_range: , line:22
       |vpiLeftRange:
       \_constant: , line:22
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:22
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (data2), line:23, parent:work@dummy
     |vpiName:data2
     |vpiFullName:work@dummy.data2
     |vpiNetType:1
     |vpiRange:
     \_range: , line:23
       |vpiLeftRange:
       \_constant: , line:23
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:23
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_dummy of type 3000
Object: \work_dummy of type 32
Object: \decode_vec of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_dummy of type 32
Object:  of type 8
Object: \data1 of type 608
Object:  of type 39
Object: \decode_vec of type 106
Object:  of type 39
Object:  of type 7
Object:  of type 7
ERROR: Encountered unhandled operation: 23

</pre>
</body>