ncverilog: 14.10-s005: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
Loading snapshot worklib.BUFX3:v .................... Done
*Verdi* Loading libsscore_ius141.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
a =      3, b =  21845, a * b =       65535
a = 0000000000000011
b = 0101010101010101
a * b = 00000000000000001111111111111111

a = -21846, b = -32767, a * b =   715827882
a = 1010101010101010
b = 1000000000000001
a * b = 00101010101010101010101010101010

a =  21845, b = -16384, a * b =  -357908480
a = 0101010101010101
b = 1100000000000000
a * b = 11101010101010101100000000000000

a =  32767, b =  32513, a * b =  1072693503
a = 0111111111111111
b = 0111111100000001
a * b = 00111111111100000000000011111111

a =     -1, b =  32513, a * b = -1979744001
a = 1111111111111111
b = 0111111100000001
a * b = 10001001111111111000000011111111

a =     -1, b =   -255, a * b =         255
a = 1111111111111111
b = 1111111100000001
a * b = 00000000000000000000000011111111

a = -16385, b =     -1, a * b =       16385
a = 1011111111111111
b = 1111111111111111
a * b = 00000000000000000100000000000001

a =  32767, b =     -1, a * b =      -32767
a = 0111111111111111
b = 1111111111111111
a * b = 11111111111111111000000000000001

a =  32767, b =  32767, a * b =  1073676289
a = 0111111111111111
b = 0111111111111111
a * b = 00111111111111110000000000000001

a =      0, b =      5, a * b =           0
a = 0000000000000000
b = 0000000000000101
a * b = 00000000000000000000000000000000

a = -32767, b = -32767, a * b =   805240833
a = 1000000000000001
b = 1000000000000001
a * b = 00101111111111110000000000000001

Simulation complete via $finish(1) at time 110 NS + 0
./top.tb.v:74     $finish;
ncsim> exit
