0.7
2020.2
May 22 2025
00:13:55
C:/Users/anand/Documents/PROG_FILES/MY_VERILOG_CODES/sr_latch_ff/sr_latch_ff.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/anand/Documents/PROG_FILES/MY_VERILOG_CODES/sr_latch_ff/sr_latch_ff.srcs/sim_1/new/tb_sr_latch_and_flipflop.v,1763564801,verilog,,,,tb_sr_latch_and_flipflop,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/anand/Documents/PROG_FILES/MY_VERILOG_CODES/sr_latch_ff/sr_latch_ff.srcs/sources_1/new/sr_latch_and_flipflop.v,1763564818,verilog,,C:/Users/anand/Documents/PROG_FILES/MY_VERILOG_CODES/sr_latch_ff/sr_latch_ff.srcs/sim_1/new/tb_sr_latch_and_flipflop.v,,sr_flipflop;sr_latch,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
