// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_scale_and_twoNormSquared_for_lub_noScaled (
        primalInfeasBound_edotfifo_lb_dout,
        primalInfeasBound_edotfifo_lb_empty_n,
        primalInfeasBound_edotfifo_lb_read,
        primalInfeasBound_edotfifo_ub_dout,
        primalInfeasBound_edotfifo_ub_empty_n,
        primalInfeasBound_edotfifo_ub_read,
        pBoundLbResSq,
        pBoundUbResSq,
        nCols,
        ap_clk,
        ap_rst,
        primalInfeasBound_edotfifo_lb_num_data_valid,
        primalInfeasBound_edotfifo_lb_fifo_cap,
        nCols_ap_vld,
        pBoundLbResSq_ap_vld,
        ap_start,
        ap_done,
        primalInfeasBound_edotfifo_ub_num_data_valid,
        primalInfeasBound_edotfifo_ub_fifo_cap,
        pBoundUbResSq_ap_vld,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [511:0] primalInfeasBound_edotfifo_lb_dout;
input   primalInfeasBound_edotfifo_lb_empty_n;
output   primalInfeasBound_edotfifo_lb_read;
input  [511:0] primalInfeasBound_edotfifo_ub_dout;
input   primalInfeasBound_edotfifo_ub_empty_n;
output   primalInfeasBound_edotfifo_ub_read;
output  [63:0] pBoundLbResSq;
output  [63:0] pBoundUbResSq;
input  [31:0] nCols;
input   ap_clk;
input   ap_rst;
input  [2:0] primalInfeasBound_edotfifo_lb_num_data_valid;
input  [2:0] primalInfeasBound_edotfifo_lb_fifo_cap;
input   nCols_ap_vld;
output   pBoundLbResSq_ap_vld;
input   ap_start;
output   ap_done;
input  [2:0] primalInfeasBound_edotfifo_ub_num_data_valid;
input  [2:0] primalInfeasBound_edotfifo_ub_fifo_cap;
output   pBoundUbResSq_ap_vld;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    twoNormSquared_5_U0_ap_start;
wire    twoNormSquared_5_U0_ap_done;
wire    twoNormSquared_5_U0_ap_continue;
wire    twoNormSquared_5_U0_ap_idle;
wire    twoNormSquared_5_U0_ap_ready;
wire    twoNormSquared_5_U0_primalInfeasBound_edotfifo_lb_read;
wire   [63:0] twoNormSquared_5_U0_res;
wire    twoNormSquared_5_U0_res_ap_vld;
wire    ap_sync_continue;
wire    twoNormSquared_6_U0_ap_start;
wire    twoNormSquared_6_U0_ap_done;
wire    twoNormSquared_6_U0_ap_continue;
wire    twoNormSquared_6_U0_ap_idle;
wire    twoNormSquared_6_U0_ap_ready;
wire    twoNormSquared_6_U0_primalInfeasBound_edotfifo_ub_read;
wire   [63:0] twoNormSquared_6_U0_res;
wire    twoNormSquared_6_U0_res_ap_vld;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_twoNormSquared_5_U0_ap_ready;
wire    ap_sync_twoNormSquared_5_U0_ap_ready;
reg    ap_sync_reg_twoNormSquared_6_U0_ap_ready;
wire    ap_sync_twoNormSquared_6_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_twoNormSquared_5_U0_ap_ready = 1'b0;
#0 ap_sync_reg_twoNormSquared_6_U0_ap_ready = 1'b0;
end

Infeasi_Res_S2_twoNormSquared_5 twoNormSquared_5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(twoNormSquared_5_U0_ap_start),
    .ap_done(twoNormSquared_5_U0_ap_done),
    .ap_continue(twoNormSquared_5_U0_ap_continue),
    .ap_idle(twoNormSquared_5_U0_ap_idle),
    .ap_ready(twoNormSquared_5_U0_ap_ready),
    .primalInfeasBound_edotfifo_lb_dout(primalInfeasBound_edotfifo_lb_dout),
    .primalInfeasBound_edotfifo_lb_num_data_valid(primalInfeasBound_edotfifo_lb_num_data_valid),
    .primalInfeasBound_edotfifo_lb_fifo_cap(primalInfeasBound_edotfifo_lb_fifo_cap),
    .primalInfeasBound_edotfifo_lb_empty_n(primalInfeasBound_edotfifo_lb_empty_n),
    .primalInfeasBound_edotfifo_lb_read(twoNormSquared_5_U0_primalInfeasBound_edotfifo_lb_read),
    .n(nCols),
    .res(twoNormSquared_5_U0_res),
    .res_ap_vld(twoNormSquared_5_U0_res_ap_vld)
);

Infeasi_Res_S2_twoNormSquared_6 twoNormSquared_6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(twoNormSquared_6_U0_ap_start),
    .ap_done(twoNormSquared_6_U0_ap_done),
    .ap_continue(twoNormSquared_6_U0_ap_continue),
    .ap_idle(twoNormSquared_6_U0_ap_idle),
    .ap_ready(twoNormSquared_6_U0_ap_ready),
    .primalInfeasBound_edotfifo_ub_dout(primalInfeasBound_edotfifo_ub_dout),
    .primalInfeasBound_edotfifo_ub_num_data_valid(primalInfeasBound_edotfifo_ub_num_data_valid),
    .primalInfeasBound_edotfifo_ub_fifo_cap(primalInfeasBound_edotfifo_ub_fifo_cap),
    .primalInfeasBound_edotfifo_ub_empty_n(primalInfeasBound_edotfifo_ub_empty_n),
    .primalInfeasBound_edotfifo_ub_read(twoNormSquared_6_U0_primalInfeasBound_edotfifo_ub_read),
    .n(nCols),
    .res(twoNormSquared_6_U0_res),
    .res_ap_vld(twoNormSquared_6_U0_res_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_twoNormSquared_5_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_twoNormSquared_5_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_twoNormSquared_5_U0_ap_ready <= ap_sync_twoNormSquared_5_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_twoNormSquared_6_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_twoNormSquared_6_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_twoNormSquared_6_U0_ap_ready <= ap_sync_twoNormSquared_6_U0_ap_ready;
        end
    end
end

assign ap_done = ap_sync_done;

assign ap_idle = (twoNormSquared_6_U0_ap_idle & twoNormSquared_5_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (twoNormSquared_6_U0_ap_done & twoNormSquared_5_U0_ap_done);

assign ap_sync_ready = (ap_sync_twoNormSquared_6_U0_ap_ready & ap_sync_twoNormSquared_5_U0_ap_ready);

assign ap_sync_twoNormSquared_5_U0_ap_ready = (twoNormSquared_5_U0_ap_ready | ap_sync_reg_twoNormSquared_5_U0_ap_ready);

assign ap_sync_twoNormSquared_6_U0_ap_ready = (twoNormSquared_6_U0_ap_ready | ap_sync_reg_twoNormSquared_6_U0_ap_ready);

assign pBoundLbResSq = twoNormSquared_5_U0_res;

assign pBoundLbResSq_ap_vld = twoNormSquared_5_U0_res_ap_vld;

assign pBoundUbResSq = twoNormSquared_6_U0_res;

assign pBoundUbResSq_ap_vld = twoNormSquared_6_U0_res_ap_vld;

assign primalInfeasBound_edotfifo_lb_read = twoNormSquared_5_U0_primalInfeasBound_edotfifo_lb_read;

assign primalInfeasBound_edotfifo_ub_read = twoNormSquared_6_U0_primalInfeasBound_edotfifo_ub_read;

assign twoNormSquared_5_U0_ap_continue = ap_sync_continue;

assign twoNormSquared_5_U0_ap_start = ((ap_sync_reg_twoNormSquared_5_U0_ap_ready ^ 1'b1) & ap_start);

assign twoNormSquared_6_U0_ap_continue = ap_sync_continue;

assign twoNormSquared_6_U0_ap_start = ((ap_sync_reg_twoNormSquared_6_U0_ap_ready ^ 1'b1) & ap_start);

endmodule //Infeasi_Res_S2_scale_and_twoNormSquared_for_lub_noScaled
