<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Peripheral 2D NoC Features</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part3.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part5.htm">Next &gt;</a></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark5">&zwnj;</a>Peripheral 2D NoC Features<a name="bookmark20">&zwnj;</a></p><p style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The peripheral portion of the 2D NoC forms a ring around the FPGA fabric, but operates entirely without consuming any FPGA resources. This ring provides a 256-bit wide primary data-path that runs at 2 GHz, implemented with six full crossbar switches allowing access to all endpoints connected to the 2D NoC. In addition, It has built-in clock domain crossing logic to handle the different endpoint frequencies, built-in address decoding using a global address map, and built-in arbitration to keep traffic moving at high speeds.</p><p class="s16" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="part19.htm#bookmark45" class="s3">While the peripheral portion of the 2D NoC can be used without configuring the fabric, this portion also connects directly to the rows and columns of the 2D NoC that run over the FPGA fabric, providing access to initiator and responder logic in the FPGA. Additionally, the peripheral ring of the 2D NoC connects to the FPGA configuration unit (FCU), allowing the 2D NoC to aid in configuration of the FPGA fabric or the various interfaces. To see how the peripheral ring connects to the rows and columns, see the figure in the chapter </a><a href="part19.htm#bookmark45" class="s15">Speedster7t 2D NoC Rows and Columns (see page </a>16)<span style=" color: #303030;">. The following figure shows the peripheral portion of the 2D NoC as it surrounds the FPGA fabric and provides high-bandwidth connections to the memory and networking interfaces.</span></p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 42pt;text-indent: 0pt;text-align: left;"><span><img width="572" height="493" alt="image" src="Image_027.png"/></span></p><p class="s14" style="padding-top: 11pt;padding-left: 30pt;text-indent: 0pt;text-align: center;">Figure 2: <span class="h4">Speedster7t 2D NoC Peripheral Ring</span></p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part3.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part5.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
