library IEEE;
use IEEE.std_logic_1164.all;

entity REG_8bits is 
port(
data_in : in std_logic_vector (7 downto 0);
in_load , in_clk : in std_logic;
data_out 	: out std_logic_vector (7 downto 0)
);
end REG_8bits;

architecture behave of REG_8bits is

signal reg_signal: std_logic_vector (7 downto 0);
begin
process (in_clk , in_load)
begin
	if rising_edge(in_clk) then
		if in_load='1' then
		reg_signal<= data_in; 
		end if; 
	end if;
end process;

data_out <= reg_signal;
end architecture;



