{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09643,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09868,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00356996,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00552738,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00267974,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00552738,
	"finish__design__instance__count__class:buffer": 42,
	"finish__design__instance__area__class:buffer": 56.924,
	"finish__design__instance__count__class:timing_repair_buffer": 30,
	"finish__design__instance__area__class:timing_repair_buffer": 42.56,
	"finish__design__instance__count__class:inverter": 28,
	"finish__design__instance__area__class:inverter": 15.428,
	"finish__design__instance__count__class:sequential_cell": 188,
	"finish__design__instance__area__class:sequential_cell": 902.272,
	"finish__design__instance__count__class:multi_input_combinational_cell": 383,
	"finish__design__instance__area__class:multi_input_combinational_cell": 695.856,
	"finish__design__instance__count": 671,
	"finish__design__instance__area": 1713.04,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.767943,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.80602,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00241262,
	"finish__power__switching__total": 0.000715302,
	"finish__power__leakage__total": 3.44841e-05,
	"finish__power__total": 0.0031624,
	"finish__design__io": 38,
	"finish__design__die__area": 3132.08,
	"finish__design__core__area": 2860.56,
	"finish__design__instance__count": 747,
	"finish__design__instance__area": 1733.26,
	"finish__design__instance__count__stdcell": 747,
	"finish__design__instance__area__stdcell": 1733.26,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.605914,
	"finish__design__instance__utilization__stdcell": 0.605914,
	"finish__design__rows": 38,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 38,
	"finish__design__sites": 10754,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 10754,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}