// Seed: 2305049665
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output tri1 id_2
);
  assign id_2 = 1;
  id_4(
      1, id_4
  );
  supply1 id_5, id_6;
  always @(1 or posedge -id_5) #1;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply1 id_4
    , id_13,
    input tri1 id_5,
    input uwire id_6,
    output supply1 id_7,
    input supply1 id_8,
    output wor id_9,
    output supply1 id_10,
    output tri0 id_11
);
  module_0(
      id_8, id_5, id_9
  );
  wire id_14;
  wire id_15;
  always @(posedge 1'b0 & id_2) #1;
  initial begin
    if (id_2) id_0 = id_5;
    else assume (id_1 & 1);
    id_7 = !id_5;
  end
endmodule
