PATH;TT_PATH;VARIABLE_NAME;CB_TYPE;TT_TYPE;TT_FORCE_VALUE
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_FViuHoc;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_FViuHoc;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_FViuHoc;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_FViuHvSensor;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_FViuHvSensor;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_FViuHvSensor;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_FVxxTfp;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_FVxxTfp;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_FVxxTfp;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IAuthLocCloseCB;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IAuthLocCloseCB;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IAuthLocCloseCB;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IAuthLocRaisePnt;BOOL;boolean;true
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IAuthLocRaisePnt;BOOL;boolean;true
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IAuthLocRaisePnt;BOOL;boolean;true
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_ICatType;BYTE;unsignedChar;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_ICatType;BYTE;unsignedChar;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_ICatType;BYTE;unsignedChar;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_ICbClosedInConsist;INT;short;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_ICbClosedInConsist;INT;short;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_ICbClosedInConsist;INT;short;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_ICbCntrReload;INT;short;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_ICbCntrReload;INT;short;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_ICbCntrReload;INT;short;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_ICbInConsist;INT;short;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_ICbInConsist;INT;short;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_ICbInConsist;INT;short;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IHocStatus;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IHocStatus;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IHocStatus;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IHvEqtFault;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IHvEqtFault;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IHvEqtFault;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IHvEqtRunning;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IHvEqtRunning;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IHvEqtRunning;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IHvEqtStopd;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IHvEqtStopd;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IHvEqtStopd;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IHvValue;WORD;unsignedShort;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IHvValue;WORD;unsignedShort;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IHvValue;WORD;unsignedShort;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IModeLocked;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IModeLocked;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IModeLocked;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IPntIsold1;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IPntIsold1;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IPntIsold1;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IPntIsold2;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IPntIsold2;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IPntIsold2;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IPntRaised;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IPntRaised;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IPntRaised;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IPntRaised1;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IPntRaised1;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IPntRaised1;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IPntRaised2;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IPntRaised2;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IPntRaised2;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IPwPInConsist;BYTE;unsignedChar;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IPwPInConsist;BYTE;unsignedChar;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IPwPInConsist;BYTE;unsignedChar;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IPwPRungInConsist;BYTE;unsignedChar;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IPwPRungInConsist;BYTE;unsignedChar;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IPwPRungInConsist;BYTE;unsignedChar;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_ISeldHv;BYTE;unsignedChar;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_ISeldHv;BYTE;unsignedChar;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_ISeldHv;BYTE;unsignedChar;0
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IViuDjC1;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IViuDjC1;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IViuDjC1;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IViuDjC2;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IViuDjC2;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IViuDjC2;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C2_Hvs_IViuDjM;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C3_Hvs_IViuDjM;BOOL;boolean;false
LIST;MPU_E1/MPU_E1_sil0_t_sil0//MPU_E1_sil0_t_sil0/hvs/hvs_xpu;C4_Hvs_IViuDjM;BOOL;boolean;false
