<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência à estrutura QMI_Type</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structQMI__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Atributos Públicos</a> &#124;
<a href="structQMI__Type-members.html">Mostrar lista completa dos membros</a>  </div>
  <div class="headertitle"><div class="title">Referência à estrutura QMI_Type<div class="ingroups"><a class="el" href="group__Raspberry.html">Pi</a> &raquo; <a class="el" href="group__RP2040.html">RP2040</a> &#124; <a class="el" href="group__Raspberry.html">Pi</a> &raquo; <a class="el" href="group__RP2350.html">RP2350</a> &raquo; <a class="el" href="group__Device__Peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>QSPI Memory Interface.  
 <a href="structQMI__Type.html#details">Mais...</a></p>

<p><code>#include &lt;<a class="el" href="RP2350_8h_source.html">RP2350.h</a>&gt;</code></p>
<div class="dynheader">
Diagrama de colaboração para QMI_Type:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="structQMI__Type__coll__graph.svg" width="120" height="276"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Atributos Públicos</h2></td></tr>
<tr class="memitem:a297c597a82ce2d5e35a5c1e3257bad33" id="r_a297c597a82ce2d5e35a5c1e3257bad33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#a297c597a82ce2d5e35a5c1e3257bad33">ATRANS0</a></td></tr>
<tr class="memdesc:a297c597a82ce2d5e35a5c1e3257bad33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure address translation for XIP virtual addresses 0x000000 through 0x3fffff (a 4 MiB window starting at +0 MiB).  <br /></td></tr>
<tr class="separator:a297c597a82ce2d5e35a5c1e3257bad33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b3dae0f4ef25cff49c3278a30950596" id="r_a8b3dae0f4ef25cff49c3278a30950596"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#a8b3dae0f4ef25cff49c3278a30950596">ATRANS1</a></td></tr>
<tr class="memdesc:a8b3dae0f4ef25cff49c3278a30950596"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure address translation for XIP virtual addresses 0x400000 through 0x7fffff (a 4 MiB window starting at +4 MiB).  <br /></td></tr>
<tr class="separator:a8b3dae0f4ef25cff49c3278a30950596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab945acb737c33f288aff8f0b4087bc12" id="r_ab945acb737c33f288aff8f0b4087bc12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#ab945acb737c33f288aff8f0b4087bc12">ATRANS2</a></td></tr>
<tr class="memdesc:ab945acb737c33f288aff8f0b4087bc12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure address translation for XIP virtual addresses 0x800000 through 0xbfffff (a 4 MiB window starting at +8 MiB).  <br /></td></tr>
<tr class="separator:ab945acb737c33f288aff8f0b4087bc12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af454e6d0229e4262f3d36dd77f5f2f0a" id="r_af454e6d0229e4262f3d36dd77f5f2f0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#af454e6d0229e4262f3d36dd77f5f2f0a">ATRANS3</a></td></tr>
<tr class="memdesc:af454e6d0229e4262f3d36dd77f5f2f0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure address translation for XIP virtual addresses 0xc00000 through 0xffffff (a 4 MiB window starting at +12 MiB).  <br /></td></tr>
<tr class="separator:af454e6d0229e4262f3d36dd77f5f2f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f99703c4f6e771a2c7232adf17c997a" id="r_a3f99703c4f6e771a2c7232adf17c997a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#a3f99703c4f6e771a2c7232adf17c997a">ATRANS4</a></td></tr>
<tr class="memdesc:a3f99703c4f6e771a2c7232adf17c997a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure address translation for XIP virtual addresses 0x1000000 through 0x13fffff (a 4 MiB window starting at +16 MiB).  <br /></td></tr>
<tr class="separator:a3f99703c4f6e771a2c7232adf17c997a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a827e23c0879d34bc6d7ecfa938777c" id="r_a9a827e23c0879d34bc6d7ecfa938777c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#a9a827e23c0879d34bc6d7ecfa938777c">ATRANS5</a></td></tr>
<tr class="memdesc:a9a827e23c0879d34bc6d7ecfa938777c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure address translation for XIP virtual addresses 0x1400000 through 0x17fffff (a 4 MiB window starting at +20 MiB).  <br /></td></tr>
<tr class="separator:a9a827e23c0879d34bc6d7ecfa938777c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90858087e3dc54be89373ef536bf9771" id="r_a90858087e3dc54be89373ef536bf9771"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#a90858087e3dc54be89373ef536bf9771">ATRANS6</a></td></tr>
<tr class="memdesc:a90858087e3dc54be89373ef536bf9771"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure address translation for XIP virtual addresses 0x1800000 through 0x1bfffff (a 4 MiB window starting at +24 MiB).  <br /></td></tr>
<tr class="separator:a90858087e3dc54be89373ef536bf9771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5681a121134ad5b2452ab984ec489967" id="r_a5681a121134ad5b2452ab984ec489967"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#a5681a121134ad5b2452ab984ec489967">ATRANS7</a></td></tr>
<tr class="memdesc:a5681a121134ad5b2452ab984ec489967"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure address translation for XIP virtual addresses 0x1c00000 through 0x1ffffff (a 4 MiB window starting at +28 MiB).  <br /></td></tr>
<tr class="separator:a5681a121134ad5b2452ab984ec489967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148099cf2765c6edf5cfab213cb8d8c3" id="r_a148099cf2765c6edf5cfab213cb8d8c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#a148099cf2765c6edf5cfab213cb8d8c3">DIRECT_CSR</a></td></tr>
<tr class="memdesc:a148099cf2765c6edf5cfab213cb8d8c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; QMI Structure <br  />
  <br /></td></tr>
<tr class="separator:a148099cf2765c6edf5cfab213cb8d8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ffaec191535d85d5a6ef142dea19472" id="r_a7ffaec191535d85d5a6ef142dea19472"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#a7ffaec191535d85d5a6ef142dea19472">DIRECT_RX</a></td></tr>
<tr class="memdesc:a7ffaec191535d85d5a6ef142dea19472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO for direct mode <br  />
  <br /></td></tr>
<tr class="separator:a7ffaec191535d85d5a6ef142dea19472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cbc56b960a2ddc9696447602703d40c" id="r_a9cbc56b960a2ddc9696447602703d40c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#a9cbc56b960a2ddc9696447602703d40c">DIRECT_TX</a></td></tr>
<tr class="memdesc:a9cbc56b960a2ddc9696447602703d40c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO for direct mode <br  />
  <br /></td></tr>
<tr class="separator:a9cbc56b960a2ddc9696447602703d40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29a25dd94869d22c6ff996be760d78d" id="r_ae29a25dd94869d22c6ff996be760d78d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#ae29a25dd94869d22c6ff996be760d78d">M0_RCMD</a></td></tr>
<tr class="memdesc:ae29a25dd94869d22c6ff996be760d78d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command constants used for reads from memory address window 0.  <br /></td></tr>
<tr class="separator:ae29a25dd94869d22c6ff996be760d78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3d371c79e35a56b385647b2f50479e5" id="r_aa3d371c79e35a56b385647b2f50479e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#aa3d371c79e35a56b385647b2f50479e5">M0_RFMT</a></td></tr>
<tr class="memdesc:aa3d371c79e35a56b385647b2f50479e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read transfer format configuration for memory address window 0.  <br /></td></tr>
<tr class="separator:aa3d371c79e35a56b385647b2f50479e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2fea7a81bb7bf8a1bee91d12436ed5f" id="r_ae2fea7a81bb7bf8a1bee91d12436ed5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#ae2fea7a81bb7bf8a1bee91d12436ed5f">M0_TIMING</a></td></tr>
<tr class="memdesc:ae2fea7a81bb7bf8a1bee91d12436ed5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing configuration register for memory address window 0.  <br /></td></tr>
<tr class="separator:ae2fea7a81bb7bf8a1bee91d12436ed5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a324fbd3f43452987560c9968f6d66cfa" id="r_a324fbd3f43452987560c9968f6d66cfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#a324fbd3f43452987560c9968f6d66cfa">M0_WCMD</a></td></tr>
<tr class="memdesc:a324fbd3f43452987560c9968f6d66cfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command constants used for writes to memory address window 0.  <br /></td></tr>
<tr class="separator:a324fbd3f43452987560c9968f6d66cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b04fb4bf1e3e3402411757fcb77c921" id="r_a9b04fb4bf1e3e3402411757fcb77c921"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#a9b04fb4bf1e3e3402411757fcb77c921">M0_WFMT</a></td></tr>
<tr class="memdesc:a9b04fb4bf1e3e3402411757fcb77c921"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write transfer format configuration for memory address window 0.  <br /></td></tr>
<tr class="separator:a9b04fb4bf1e3e3402411757fcb77c921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee52043cd4f49d1966517066c0bf7f38" id="r_aee52043cd4f49d1966517066c0bf7f38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#aee52043cd4f49d1966517066c0bf7f38">M1_RCMD</a></td></tr>
<tr class="memdesc:aee52043cd4f49d1966517066c0bf7f38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command constants used for reads from memory address window.  <br /></td></tr>
<tr class="separator:aee52043cd4f49d1966517066c0bf7f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f447b0a9802bc6f12fd5b1c26a21a94" id="r_a7f447b0a9802bc6f12fd5b1c26a21a94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#a7f447b0a9802bc6f12fd5b1c26a21a94">M1_RFMT</a></td></tr>
<tr class="memdesc:a7f447b0a9802bc6f12fd5b1c26a21a94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read transfer format configuration for memory address window.  <br /></td></tr>
<tr class="separator:a7f447b0a9802bc6f12fd5b1c26a21a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ac0dd9870765bf5c1235edfb50469a" id="r_a04ac0dd9870765bf5c1235edfb50469a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#a04ac0dd9870765bf5c1235edfb50469a">M1_TIMING</a></td></tr>
<tr class="memdesc:a04ac0dd9870765bf5c1235edfb50469a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing configuration register for memory address window 1.  <br /></td></tr>
<tr class="separator:a04ac0dd9870765bf5c1235edfb50469a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaff39bb74134029bf18f06d3f8afe2c" id="r_aaaff39bb74134029bf18f06d3f8afe2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#aaaff39bb74134029bf18f06d3f8afe2c">M1_WCMD</a></td></tr>
<tr class="memdesc:aaaff39bb74134029bf18f06d3f8afe2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command constants used for writes to memory address window 1.  <br /></td></tr>
<tr class="separator:aaaff39bb74134029bf18f06d3f8afe2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1c1622ebc820f5e00db1565dc88141" id="r_a9e1c1622ebc820f5e00db1565dc88141"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html#a9e1c1622ebc820f5e00db1565dc88141">M1_WFMT</a></td></tr>
<tr class="memdesc:a9e1c1622ebc820f5e00db1565dc88141"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write transfer format configuration for memory address window.  <br /></td></tr>
<tr class="separator:a9e1c1622ebc820f5e00db1565dc88141"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Descrição detalhada</h2>
<div class="textblock"><p>QSPI Memory Interface. </p>
<pre class="fragment">    Provides a memory-mapped interface to up to two SPI/DSPI/QSPI flash or PSRAM devices. Also provides a serial interface for programming and configuration of the external device. (QMI)
</pre> </div><h2 class="groupheader">Documentação dos dados membro</h2>
<a id="a297c597a82ce2d5e35a5c1e3257bad33" name="a297c597a82ce2d5e35a5c1e3257bad33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a297c597a82ce2d5e35a5c1e3257bad33">&#9670;&#160;</a></span>ATRANS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::ATRANS0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure address translation for XIP virtual addresses 0x000000 through 0x3fffff (a 4 MiB window starting at +0 MiB). </p>
<p>Address translation allows a program image to be executed in place at multiple physical flash addresses (for example, a double-buffered flash image for over-the-air updates), without the overhead of position-independent code. At reset, the address translation registers are initialised to an identity mapping, so that they can be ignored if address translation is not required. Note that the XIP cache is fully virtually addressed, so a cache flush is required after changing the address translation. <br  />
 </p>

</div>
</div>
<a id="a8b3dae0f4ef25cff49c3278a30950596" name="a8b3dae0f4ef25cff49c3278a30950596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b3dae0f4ef25cff49c3278a30950596">&#9670;&#160;</a></span>ATRANS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::ATRANS1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure address translation for XIP virtual addresses 0x400000 through 0x7fffff (a 4 MiB window starting at +4 MiB). </p>
<p>Address translation allows a program image to be executed in place at multiple physical flash addresses (for example, a double-buffered flash image for over-the-air updates), without the overhead of position-independent code. At reset, the address translation registers are initialised to an identity mapping, so that they can be ignored if address translation is not required. Note that the XIP cache is fully virtually addressed, so a cache flush is required after changing the address translation. <br  />
 </p>

</div>
</div>
<a id="ab945acb737c33f288aff8f0b4087bc12" name="ab945acb737c33f288aff8f0b4087bc12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab945acb737c33f288aff8f0b4087bc12">&#9670;&#160;</a></span>ATRANS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::ATRANS2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure address translation for XIP virtual addresses 0x800000 through 0xbfffff (a 4 MiB window starting at +8 MiB). </p>
<p>Address translation allows a program image to be executed in place at multiple physical flash addresses (for example, a double-buffered flash image for over-the-air updates), without the overhead of position-independent code. At reset, the address translation registers are initialised to an identity mapping, so that they can be ignored if address translation is not required. Note that the XIP cache is fully virtually addressed, so a cache flush is required after changing the address translation. <br  />
 </p>

</div>
</div>
<a id="af454e6d0229e4262f3d36dd77f5f2f0a" name="af454e6d0229e4262f3d36dd77f5f2f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af454e6d0229e4262f3d36dd77f5f2f0a">&#9670;&#160;</a></span>ATRANS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::ATRANS3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure address translation for XIP virtual addresses 0xc00000 through 0xffffff (a 4 MiB window starting at +12 MiB). </p>
<p>Address translation allows a program image to be executed in place at multiple physical flash addresses (for example, a double-buffered flash image for over-the-air updates), without the overhead of position-independent code. At reset, the address translation registers are initialised to an identity mapping, so that they can be ignored if address translation is not required. Note that the XIP cache is fully virtually addressed, so a cache flush is required after changing the address translation. <br  />
 </p>

</div>
</div>
<a id="a3f99703c4f6e771a2c7232adf17c997a" name="a3f99703c4f6e771a2c7232adf17c997a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f99703c4f6e771a2c7232adf17c997a">&#9670;&#160;</a></span>ATRANS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::ATRANS4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure address translation for XIP virtual addresses 0x1000000 through 0x13fffff (a 4 MiB window starting at +16 MiB). </p>
<p>Address translation allows a program image to be executed in place at multiple physical flash addresses (for example, a double-buffered flash image for over-the-air updates), without the overhead of position-independent code. At reset, the address translation registers are initialised to an identity mapping, so that they can be ignored if address translation is not required. Note that the XIP cache is fully virtually addressed, so a cache flush is required after changing the address translation. <br  />
 </p>

</div>
</div>
<a id="a9a827e23c0879d34bc6d7ecfa938777c" name="a9a827e23c0879d34bc6d7ecfa938777c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a827e23c0879d34bc6d7ecfa938777c">&#9670;&#160;</a></span>ATRANS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::ATRANS5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure address translation for XIP virtual addresses 0x1400000 through 0x17fffff (a 4 MiB window starting at +20 MiB). </p>
<p>Address translation allows a program image to be executed in place at multiple physical flash addresses (for example, a double-buffered flash image for over-the-air updates), without the overhead of position-independent code. At reset, the address translation registers are initialised to an identity mapping, so that they can be ignored if address translation is not required. Note that the XIP cache is fully virtually addressed, so a cache flush is required after changing the address translation. <br  />
 </p>

</div>
</div>
<a id="a90858087e3dc54be89373ef536bf9771" name="a90858087e3dc54be89373ef536bf9771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90858087e3dc54be89373ef536bf9771">&#9670;&#160;</a></span>ATRANS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::ATRANS6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure address translation for XIP virtual addresses 0x1800000 through 0x1bfffff (a 4 MiB window starting at +24 MiB). </p>
<p>Address translation allows a program image to be executed in place at multiple physical flash addresses (for example, a double-buffered flash image for over-the-air updates), without the overhead of position-independent code. At reset, the address translation registers are initialised to an identity mapping, so that they can be ignored if address translation is not required. Note that the XIP cache is fully virtually addressed, so a cache flush is required after changing the address translation. <br  />
 </p>

</div>
</div>
<a id="a5681a121134ad5b2452ab984ec489967" name="a5681a121134ad5b2452ab984ec489967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5681a121134ad5b2452ab984ec489967">&#9670;&#160;</a></span>ATRANS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::ATRANS7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure address translation for XIP virtual addresses 0x1c00000 through 0x1ffffff (a 4 MiB window starting at +28 MiB). </p>
<p>Address translation allows a program image to be executed in place at multiple physical flash addresses (for example, a double-buffered flash image for over-the-air updates), without the overhead of position-independent code. At reset, the address translation registers are initialised to an identity mapping, so that they can be ignored if address translation is not required. Note that the XIP cache is fully virtually addressed, so a cache flush is required after changing the address translation. <br  />
 </p>

</div>
</div>
<a id="a148099cf2765c6edf5cfab213cb8d8c3" name="a148099cf2765c6edf5cfab213cb8d8c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a148099cf2765c6edf5cfab213cb8d8c3">&#9670;&#160;</a></span>DIRECT_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::DIRECT_CSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; QMI Structure <br  />
 </p>
<p>Control and status for direct serial mode Direct serial mode allows the processor to send and receive raw serial frames, for programming, configuration and control of the external memory devices. Only SPI mode 0 (CPOL=0 CPHA=0) is supported. <br  />
 </p>

</div>
</div>
<a id="a7ffaec191535d85d5a6ef142dea19472" name="a7ffaec191535d85d5a6ef142dea19472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ffaec191535d85d5a6ef142dea19472">&#9670;&#160;</a></span>DIRECT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::DIRECT_RX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO for direct mode <br  />
 </p>

</div>
</div>
<a id="a9cbc56b960a2ddc9696447602703d40c" name="a9cbc56b960a2ddc9696447602703d40c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cbc56b960a2ddc9696447602703d40c">&#9670;&#160;</a></span>DIRECT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::DIRECT_TX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO for direct mode <br  />
 </p>

</div>
</div>
<a id="ae29a25dd94869d22c6ff996be760d78d" name="ae29a25dd94869d22c6ff996be760d78d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae29a25dd94869d22c6ff996be760d78d">&#9670;&#160;</a></span>M0_RCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::M0_RCMD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Command constants used for reads from memory address window 0. </p>
<p>The reset value of the M0_RCMD register is configured to support a basic 03h serial read transfer with no additional configuration. <br  />
 </p>

</div>
</div>
<a id="aa3d371c79e35a56b385647b2f50479e5" name="aa3d371c79e35a56b385647b2f50479e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3d371c79e35a56b385647b2f50479e5">&#9670;&#160;</a></span>M0_RFMT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::M0_RFMT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read transfer format configuration for memory address window 0. </p>
<p>Configure the bus width of each transfer phase individually, and configure the length or presence of the command prefix, command suffix and dummy/turnaround transfer phases. Only 24-bit addresses are supported. The reset value of the M0_RFMT register is configured to support a basic 03h serial read transfer with no additional configuration. <br  />
 </p>

</div>
</div>
<a id="ae2fea7a81bb7bf8a1bee91d12436ed5f" name="ae2fea7a81bb7bf8a1bee91d12436ed5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2fea7a81bb7bf8a1bee91d12436ed5f">&#9670;&#160;</a></span>M0_TIMING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::M0_TIMING</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timing configuration register for memory address window 0. </p>
<p><br  />
 </p>

</div>
</div>
<a id="a324fbd3f43452987560c9968f6d66cfa" name="a324fbd3f43452987560c9968f6d66cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a324fbd3f43452987560c9968f6d66cfa">&#9670;&#160;</a></span>M0_WCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::M0_WCMD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Command constants used for writes to memory address window 0. </p>
<p>The reset value of the M0_WCMD register is configured to support a basic 02h serial write transfer with no additional configuration. <br  />
 </p>

</div>
</div>
<a id="a9b04fb4bf1e3e3402411757fcb77c921" name="a9b04fb4bf1e3e3402411757fcb77c921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b04fb4bf1e3e3402411757fcb77c921">&#9670;&#160;</a></span>M0_WFMT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::M0_WFMT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write transfer format configuration for memory address window 0. </p>
<p>Configure the bus width of each transfer phase individually, and configure the length or presence of the command prefix, command suffix and dummy/turnaround transfer phases. Only 24-bit addresses are supported. The reset value of the M0_WFMT register is configured to support a basic 02h serial write transfer. However, writes to this window must first be enabled via the XIP_CTRL_WRITABLE_M0 bit, as XIP memory is read-only by default. <br  />
 </p>

</div>
</div>
<a id="aee52043cd4f49d1966517066c0bf7f38" name="aee52043cd4f49d1966517066c0bf7f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee52043cd4f49d1966517066c0bf7f38">&#9670;&#160;</a></span>M1_RCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::M1_RCMD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Command constants used for reads from memory address window. </p>
<ol type="1">
<li>The reset value of the M1_RCMD register is configured to support a basic 03h serial read transfer with no additional configuration. <br  />
 </li>
</ol>

</div>
</div>
<a id="a7f447b0a9802bc6f12fd5b1c26a21a94" name="a7f447b0a9802bc6f12fd5b1c26a21a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f447b0a9802bc6f12fd5b1c26a21a94">&#9670;&#160;</a></span>M1_RFMT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::M1_RFMT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read transfer format configuration for memory address window. </p>
<ol type="1">
<li>Configure the bus width of each transfer phase individually, and configure the length or presence of the command prefix, command suffix and dummy/turnaround transfer phases. Only 24-bit addresses are supported. The reset value of the M1_RFMT register is configured to support a basic 03h serial read transfer with no additional configuration. <br  />
 </li>
</ol>

</div>
</div>
<a id="a04ac0dd9870765bf5c1235edfb50469a" name="a04ac0dd9870765bf5c1235edfb50469a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04ac0dd9870765bf5c1235edfb50469a">&#9670;&#160;</a></span>M1_TIMING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::M1_TIMING</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timing configuration register for memory address window 1. </p>
<p><br  />
 </p>

</div>
</div>
<a id="aaaff39bb74134029bf18f06d3f8afe2c" name="aaaff39bb74134029bf18f06d3f8afe2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaff39bb74134029bf18f06d3f8afe2c">&#9670;&#160;</a></span>M1_WCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::M1_WCMD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Command constants used for writes to memory address window 1. </p>
<p>The reset value of the M1_WCMD register is configured to support a basic 02h serial write transfer with no additional configuration. <br  />
 </p>

</div>
</div>
<a id="a9e1c1622ebc820f5e00db1565dc88141" name="a9e1c1622ebc820f5e00db1565dc88141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e1c1622ebc820f5e00db1565dc88141">&#9670;&#160;</a></span>M1_WFMT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> QMI_Type::M1_WFMT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write transfer format configuration for memory address window. </p>
<ol type="1">
<li>Configure the bus width of each transfer phase individually, and configure the length or presence of the command prefix, command suffix and dummy/turnaround transfer phases. Only 24-bit addresses are supported. The reset value of the M1_WFMT register is configured to support a basic 02h serial write transfer. However, writes to this window must first be enabled via the XIP_CTRL_WRITABLE_M1 bit, as XIP memory is read-only by default. <br  />
 </li>
</ol>

</div>
</div>
<hr/>A documentação para esta estrutura foi gerada a partir do seguinte ficheiro:<ul>
<li><a class="el" href="RP2350_8h_source.html">RP2350.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structQMI__Type.html">QMI_Type</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
