Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul 27 17:42:40 2021
| Host         : FTC-48JVN53 running 64-bit major release  (build 9200)
| Command      : report_drc -file Z7_Zynq_base_wrapper_drc_opted.rpt -pb Z7_Zynq_base_wrapper_drc_opted.pb -rpx Z7_Zynq_base_wrapper_drc_opted.rpx
| Design       : Z7_Zynq_base_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+--------+----------+--------------------------+------------+
| Rule   | Severity | Description              | Violations |
+--------+----------+--------------------------+------------+
| BUFC-1 | Warning  | Input Buffer Connections | 2          |
+--------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer spi_sck_iobuf/IBUF (in spi_sck_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer spi_ss_iobuf/IBUF (in spi_ss_iobuf macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>


