[INF:CM0023] Creating log file ../../build/regression/PkgImportPkg/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<72> s<71> l<1:1> el<1:0>
n<> u<1> t<Package> p<31> s<2> l<1:1> el<1:8>
n<otp_ctrl_pkg> u<2> t<StringConst> p<31> s<28> l<1:9> el<1:21>
n<> u<3> t<Struct_keyword> p<4> l<2:11> el<2:17>
n<> u<4> t<Struct_union> p<23> c<3> s<5> l<2:11> el<2:17>
n<> u<5> t<Packed_keyword> p<23> s<22> l<2:18> el<2:24>
n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<3:5> el<3:10>
n<1> u<7> t<IntConst> p<8> l<3:12> el<3:13>
n<> u<8> t<Primary_literal> p<9> c<7> l<3:12> el<3:13>
n<> u<9> t<Constant_primary> p<10> c<8> l<3:12> el<3:13>
n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<3:12> el<3:13>
n<0> u<11> t<IntConst> p<12> l<3:14> el<3:15>
n<> u<12> t<Primary_literal> p<13> c<11> l<3:14> el<3:15>
n<> u<13> t<Constant_primary> p<14> c<12> l<3:14> el<3:15>
n<> u<14> t<Constant_expression> p<15> c<13> l<3:14> el<3:15>
n<> u<15> t<Constant_range> p<16> c<10> l<3:12> el<3:15>
n<> u<16> t<Packed_dimension> p<17> c<15> l<3:11> el<3:16>
n<> u<17> t<Data_type> p<18> c<6> l<3:5> el<3:16>
n<> u<18> t<Data_type_or_void> p<22> c<17> s<21> l<3:5> el<3:16>
n<pwr_seq> u<19> t<StringConst> p<20> l<3:17> el<3:24>
n<> u<20> t<Variable_decl_assignment> p<21> c<19> l<3:17> el<3:24>
n<> u<21> t<List_of_variable_decl_assignments> p<22> c<20> l<3:17> el<3:24>
n<> u<22> t<Struct_union_member> p<23> c<18> l<3:5> el<3:25>
n<> u<23> t<Data_type> p<25> c<4> s<24> l<2:11> el<4:4>
n<otp_ast_req_t> u<24> t<StringConst> p<25> l<4:5> el<4:18>
n<> u<25> t<Type_declaration> p<26> c<23> l<2:3> el<4:19>
n<> u<26> t<Data_declaration> p<27> c<25> l<2:3> el<4:19>
n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<2:3> el<4:19>
n<> u<28> t<Package_item> p<31> c<27> s<30> l<2:3> el<4:19>
n<otp_ctrl_pkg> u<29> t<StringConst> p<31> l<5:14> el<5:26>
n<> u<30> t<Endpackage> p<31> s<29> l<5:1> el<5:11>
n<> u<31> t<Package_declaration> p<32> c<1> l<1:1> el<5:26>
n<> u<32> t<Description> p<71> c<31> s<44> l<1:1> el<5:26>
n<> u<33> t<Package> p<43> s<34> l<7:1> el<7:8>
n<otp_ctrl_part_pkg> u<34> t<StringConst> p<43> s<40> l<7:9> el<7:26>
n<otp_ctrl_pkg> u<35> t<StringConst> p<36> l<8:10> el<8:22>
n<> u<36> t<Package_import_item> p<37> c<35> l<8:10> el<8:25>
n<> u<37> t<Package_import_declaration> p<38> c<36> l<8:3> el<8:26>
n<> u<38> t<Data_declaration> p<39> c<37> l<8:3> el<8:26>
n<> u<39> t<Package_or_generate_item_declaration> p<40> c<38> l<8:3> el<8:26>
n<> u<40> t<Package_item> p<43> c<39> s<42> l<8:3> el<8:26>
n<otp_ctrl_part_pkg> u<41> t<StringConst> p<43> l<9:14> el<9:31>
n<> u<42> t<Endpackage> p<43> s<41> l<9:1> el<9:11>
n<> u<43> t<Package_declaration> p<44> c<33> l<7:1> el<9:31>
n<> u<44> t<Description> p<71> c<43> s<70> l<7:1> el<9:31>
n<> u<45> t<Module_keyword> p<67> s<46> l<11:1> el<11:7>
n<otp_ctrl> u<46> t<StringConst> p<67> s<49> l<11:8> el<11:16>
n<otp_ctrl_pkg> u<47> t<StringConst> p<48> l<12:10> el<12:22>
n<> u<48> t<Package_import_item> p<49> c<47> l<12:10> el<12:25>
n<> u<49> t<Package_import_declaration> p<67> c<48> s<66> l<12:3> el<12:26>
n<> u<50> t<PortDir_Out> p<55> s<54> l<14:3> el<14:9>
n<otp_ast_req_t> u<51> t<StringConst> p<52> l<14:10> el<14:23>
n<> u<52> t<Data_type> p<53> c<51> l<14:10> el<14:23>
n<> u<53> t<Data_type_or_implicit> p<54> c<52> l<14:10> el<14:23>
n<> u<54> t<Net_port_type> p<55> c<53> l<14:10> el<14:23>
n<> u<55> t<Net_port_header> p<57> c<50> s<56> l<14:3> el<14:23>
n<otp_ast_pwr_seq_o> u<56> t<StringConst> p<57> l<14:24> el<14:41>
n<> u<57> t<Ansi_port_declaration> p<66> c<55> s<65> l<14:3> el<14:41>
n<> u<58> t<PortDir_Inp> p<63> s<62> l<15:3> el<15:8>
n<otp_ast_rsp_t> u<59> t<StringConst> p<60> l<15:10> el<15:23>
n<> u<60> t<Data_type> p<61> c<59> l<15:10> el<15:23>
n<> u<61> t<Data_type_or_implicit> p<62> c<60> l<15:10> el<15:23>
n<> u<62> t<Net_port_type> p<63> c<61> l<15:10> el<15:23>
n<> u<63> t<Net_port_header> p<65> c<58> s<64> l<15:3> el<15:23>
n<otp_ast_pwr_seq_h_i> u<64> t<StringConst> p<65> l<15:24> el<15:43>
n<> u<65> t<Ansi_port_declaration> p<66> c<63> l<15:3> el<15:43>
n<> u<66> t<List_of_port_declarations> p<67> c<57> l<13:1> el<16:2>
n<> u<67> t<Module_ansi_header> p<69> c<45> s<68> l<11:1> el<16:3>
n<otp_ctrl> u<68> t<StringConst> p<69> l<17:13> el<17:21>
n<> u<69> t<Module_declaration> p<70> c<67> l<11:1> el<17:21>
n<> u<70> t<Description> p<71> c<69> l<11:1> el<17:21>
n<> u<71> t<Source_text> p<72> c<32> l<1:1> el<17:21>
n<> u<72> t<Top_level_rule> l<1:1> el<18:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "otp_ctrl_pkg".

[WRN:PA0205] dut.sv:7:1: No timescale set for "otp_ctrl_part_pkg".

[WRN:PA0205] dut.sv:11:1: No timescale set for "otp_ctrl".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "otp_ctrl_pkg".

[INF:CP0301] dut.sv:7:1: Compile package "otp_ctrl_part_pkg".

[INF:CP0303] dut.sv:11:1: Compile module "work@otp_ctrl".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:11:1: Top level module "work@otp_ctrl".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PkgImportPkg/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PkgImportPkg/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PkgImportPkg/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@otp_ctrl)
|vpiElaborated:1
|vpiName:work@otp_ctrl
|uhdmallPackages:
\_package: otp_ctrl_pkg (otp_ctrl_pkg::) dut.sv:1:1: , endln:5:26, parent:work@otp_ctrl
  |vpiName:otp_ctrl_pkg
  |vpiFullName:otp_ctrl_pkg::
  |vpiTypedef:
  \_struct_typespec: (otp_ctrl_pkg::otp_ast_req_t), line:2:11, endln:2:17, parent:otp_ctrl_pkg::
    |vpiName:otp_ctrl_pkg::otp_ast_req_t
    |vpiInstance:
    \_package: otp_ctrl_pkg (otp_ctrl_pkg::) dut.sv:1:1: , endln:5:26, parent:work@otp_ctrl
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (pwr_seq), line:3:17, endln:3:24, parent:otp_ctrl_pkg::otp_ast_req_t
      |vpiName:pwr_seq
      |vpiTypespec:
      \_logic_typespec: , line:3:5, endln:3:10
        |vpiInstance:
        \_package: (otp_ctrl_pkg), file:
        |vpiRange:
        \_range: , line:3:12, endln:3:15, parent:otp_ctrl_pkg::otp_ast_req_t
          |vpiLeftRange:
          \_constant: , line:3:12, endln:3:13
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:14, endln:3:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:16
  |vpiDefName:otp_ctrl_pkg
|uhdmallPackages:
\_package: otp_ctrl_part_pkg (otp_ctrl_part_pkg::) dut.sv:7:1: , endln:9:31, parent:work@otp_ctrl
  |vpiName:otp_ctrl_part_pkg
  |vpiFullName:otp_ctrl_part_pkg::
  |vpiTypedef:
  \_struct_typespec: (otp_ctrl_pkg::otp_ast_req_t), line:2:11, endln:2:17, parent:work@otp_ctrl
    |vpiName:otp_ctrl_pkg::otp_ast_req_t
    |vpiInstance:
    \_package: otp_ctrl_part_pkg (otp_ctrl_part_pkg::) dut.sv:7:1: , endln:9:31, parent:work@otp_ctrl
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (pwr_seq), line:3:17, endln:3:24, parent:otp_ctrl_pkg::otp_ast_req_t
      |vpiName:pwr_seq
      |vpiTypespec:
      \_logic_typespec: , line:3:5, endln:3:10
        |vpiInstance:
        \_package: otp_ctrl_pkg (otp_ctrl_pkg::) dut.sv:1:1: , endln:5:26, parent:work@otp_ctrl
        |vpiRange:
        \_range: , line:3:12, endln:3:15, parent:otp_ctrl_pkg::otp_ast_req_t
          |vpiLeftRange:
          \_constant: , line:3:12, endln:3:13
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:14, endln:3:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:16
  |vpiTypedef:
  \_import_typespec: (otp_ctrl_pkg), line:8:10, endln:8:25
  |vpiDefName:otp_ctrl_part_pkg
|uhdmtopPackages:
\_package: otp_ctrl_pkg (otp_ctrl_pkg::) dut.sv:1:1: , endln:5:26, parent:work@otp_ctrl
  |vpiName:otp_ctrl_pkg
  |vpiFullName:otp_ctrl_pkg::
  |vpiTypedef:
  \_struct_typespec: (otp_ctrl_pkg::otp_ast_req_t), line:2:11, endln:2:17, parent:work@otp_ctrl
  |vpiDefName:otp_ctrl_pkg
  |vpiTop:1
|uhdmtopPackages:
\_package: otp_ctrl_part_pkg (otp_ctrl_part_pkg::) dut.sv:7:1: , endln:9:31, parent:work@otp_ctrl
  |vpiName:otp_ctrl_part_pkg
  |vpiFullName:otp_ctrl_part_pkg::
  |vpiTypedef:
  \_struct_typespec: (otp_ctrl_pkg::otp_ast_req_t), line:2:11, endln:2:17, parent:work@otp_ctrl
  |vpiTypedef:
  \_import_typespec: (otp_ctrl_pkg), line:8:10, endln:8:25
  |vpiDefName:otp_ctrl_part_pkg
  |vpiTop:1
|uhdmallModules:
\_module: work@otp_ctrl (work@otp_ctrl) dut.sv:11:1: , endln:17:21, parent:work@otp_ctrl
  |vpiFullName:work@otp_ctrl
  |vpiTypedef:
  \_struct_typespec: (otp_ctrl_pkg::otp_ast_req_t), line:2:11, endln:2:17, parent:work@otp_ctrl
  |vpiTypedef:
  \_import_typespec: (otp_ctrl_pkg), line:12:10, endln:12:25
  |vpiDefName:work@otp_ctrl
  |vpiNet:
  \_logic_net: (work@otp_ctrl.otp_ast_pwr_seq_o), line:14:24, endln:14:41, parent:work@otp_ctrl
    |vpiName:otp_ast_pwr_seq_o
    |vpiFullName:work@otp_ctrl.otp_ast_pwr_seq_o
  |vpiNet:
  \_logic_net: (work@otp_ctrl.otp_ast_pwr_seq_h_i), line:15:24, endln:15:43, parent:work@otp_ctrl
    |vpiName:otp_ast_pwr_seq_h_i
    |vpiFullName:work@otp_ctrl.otp_ast_pwr_seq_h_i
  |vpiPort:
  \_port: (otp_ast_pwr_seq_o), line:14:24, endln:14:41, parent:work@otp_ctrl
    |vpiName:otp_ast_pwr_seq_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@otp_ctrl.otp_ast_pwr_seq_o), line:14:24, endln:14:41, parent:work@otp_ctrl
  |vpiPort:
  \_port: (otp_ast_pwr_seq_h_i), line:15:24, endln:15:43, parent:work@otp_ctrl
    |vpiName:otp_ast_pwr_seq_h_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@otp_ctrl.otp_ast_pwr_seq_h_i), line:15:24, endln:15:43, parent:work@otp_ctrl
|uhdmtopModules:
\_module: work@otp_ctrl (work@otp_ctrl) dut.sv:11:1: , endln:17:21
  |vpiName:work@otp_ctrl
  |vpiVariables:
  \_logic_var: (work@otp_ctrl.otp_ast_pwr_seq_h_i), line:15:24, endln:15:43, parent:work@otp_ctrl
    |vpiName:otp_ast_pwr_seq_h_i
    |vpiFullName:work@otp_ctrl.otp_ast_pwr_seq_h_i
    |vpiVisibility:1
  |vpiTypedef:
  \_struct_typespec: (otp_ctrl_pkg::otp_ast_req_t), line:2:11, endln:2:17, parent:work@otp_ctrl
  |vpiTypedef:
  \_import_typespec: (otp_ctrl_pkg), line:12:10, endln:12:25
  |vpiDefName:work@otp_ctrl
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@otp_ctrl.otp_ast_pwr_seq_o), line:14:24, endln:14:41, parent:work@otp_ctrl
    |vpiTypespec:
    \_struct_typespec: (otp_ctrl_pkg::otp_ast_req_t), line:2:11, endln:2:17, parent:work@otp_ctrl
    |vpiName:otp_ast_pwr_seq_o
    |vpiFullName:work@otp_ctrl.otp_ast_pwr_seq_o
  |vpiTopModule:1
  |vpiPort:
  \_port: (otp_ast_pwr_seq_o), line:14:24, endln:14:41, parent:work@otp_ctrl
    |vpiName:otp_ast_pwr_seq_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@otp_ctrl.otp_ast_pwr_seq_o), line:14:24, endln:14:41, parent:otp_ast_pwr_seq_o
      |vpiName:otp_ast_pwr_seq_o
      |vpiFullName:work@otp_ctrl.otp_ast_pwr_seq_o
      |vpiActual:
      \_struct_net: (work@otp_ctrl.otp_ast_pwr_seq_o), line:14:24, endln:14:41, parent:work@otp_ctrl
    |vpiTypedef:
    \_struct_typespec: (otp_ctrl_pkg::otp_ast_req_t), line:2:11, endln:2:17, parent:work@otp_ctrl
    |vpiInstance:
    \_module: work@otp_ctrl (work@otp_ctrl) dut.sv:11:1: , endln:17:21
  |vpiPort:
  \_port: (otp_ast_pwr_seq_h_i), line:15:24, endln:15:43, parent:work@otp_ctrl
    |vpiName:otp_ast_pwr_seq_h_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@otp_ctrl.otp_ast_pwr_seq_h_i), line:15:24, endln:15:43, parent:otp_ast_pwr_seq_h_i
      |vpiName:otp_ast_pwr_seq_h_i
      |vpiFullName:work@otp_ctrl.otp_ast_pwr_seq_h_i
      |vpiActual:
      \_logic_var: (work@otp_ctrl.otp_ast_pwr_seq_h_i), line:15:24, endln:15:43, parent:work@otp_ctrl
    |vpiTypedef:
    \_unsupported_typespec: (otp_ast_rsp_t), line:15:10, endln:15:23
      |vpiName:otp_ast_rsp_t
    |vpiInstance:
    \_module: work@otp_ctrl (work@otp_ctrl) dut.sv:11:1: , endln:17:21
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PkgImportPkg/dut.sv | ${SURELOG_DIR}/build/regression/PkgImportPkg/roundtrip/dut_000.sv | 8 | 17 | 

