=====
SETUP
2.404
15.246
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5818
4.731
5.830
spi_pwm_1/regs_data_s5837
8.105
8.731
spi_pwm_1/regs_data_s5826
10.052
11.151
spi_slave_ctrl/io_apb_PRDATA_4_s258
12.809
13.434
spi_pwm_1/regs_data_regs_data_RAMREG_14_G[5]_s15
15.246
=====
SETUP
2.404
15.246
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5818
4.731
5.830
spi_pwm_1/regs_data_s5837
8.105
8.731
spi_pwm_1/regs_data_s5826
10.052
11.151
spi_slave_ctrl/io_apb_PRDATA_4_s258
12.809
13.434
spi_pwm_1/regs_data_regs_data_RAMREG_14_G[4]_s15
15.246
=====
SETUP
2.884
14.766
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5818
4.731
5.830
spi_pwm_1/regs_data_s5838
8.105
8.731
spi_pwm_1/regs_data_s5827
10.080
10.706
spi_slave_ctrl/io_apb_PRDATA_4_s260
12.181
13.242
spi_pwm_1/regs_data_regs_data_RAMREG_6_G[5]_s15
14.766
=====
SETUP
2.884
14.766
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5818
4.731
5.830
spi_pwm_1/regs_data_s5838
8.105
8.731
spi_pwm_1/regs_data_s5827
10.080
10.706
spi_slave_ctrl/io_apb_PRDATA_4_s260
12.181
13.242
spi_pwm_1/regs_data_regs_data_RAMREG_6_G[4]_s15
14.766
=====
SETUP
3.251
14.398
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5818
4.731
5.830
spi_pwm_1/regs_data_s5838
8.105
8.731
spi_pwm_1/regs_data_s5827
10.080
10.706
spi_slave_ctrl/io_apb_PRDATA_4_s260
12.181
13.242
spi_pwm_1/regs_data_regs_data_RAMREG_6_G[7]_s15
14.398
=====
SETUP
3.396
14.254
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5811
9.908
10.940
spi_slave_ctrl/io_apb_PRDATA_4_s243
11.771
12.396
spi_pwm_1/regs_data_regs_data_RAMREG_2_G[7]_s15
14.254
=====
SETUP
3.396
14.254
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5811
9.908
10.940
spi_slave_ctrl/io_apb_PRDATA_4_s243
11.771
12.396
spi_pwm_1/regs_data_regs_data_RAMREG_2_G[6]_s15
14.254
=====
SETUP
3.474
14.176
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5818
4.731
5.830
spi_pwm_1/regs_data_s5837
8.105
8.731
spi_pwm_1/regs_data_s5826
10.052
11.151
spi_slave_ctrl/io_apb_PRDATA_4_s258
12.809
13.434
spi_pwm_1/regs_data_regs_data_RAMREG_14_G[7]_s15
14.176
=====
SETUP
3.474
14.176
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5818
4.731
5.830
spi_pwm_1/regs_data_s5837
8.105
8.731
spi_pwm_1/regs_data_s5826
10.052
11.151
spi_slave_ctrl/io_apb_PRDATA_4_s258
12.809
13.434
spi_pwm_1/regs_data_regs_data_RAMREG_14_G[6]_s15
14.176
=====
SETUP
3.521
14.129
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5810
9.892
10.991
spi_slave_ctrl/io_apb_PRDATA_4_s242
12.301
12.926
spi_pwm_1/regs_data_regs_data_RAMREG_1_G[5]_s15
14.129
=====
SETUP
3.521
14.129
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5810
9.892
10.991
spi_slave_ctrl/io_apb_PRDATA_4_s242
12.301
12.926
spi_pwm_1/regs_data_regs_data_RAMREG_1_G[4]_s15
14.129
=====
SETUP
3.564
14.085
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5811
9.908
10.940
spi_slave_ctrl/io_apb_PRDATA_4_s252
11.435
12.461
spi_pwm_1/regs_data_regs_data_RAMREG_11_G[4]_s15
14.085
=====
SETUP
3.569
14.081
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5810
9.892
10.991
spi_slave_ctrl/io_apb_PRDATA_4_s242
12.301
12.926
spi_pwm_1/regs_data_regs_data_RAMREG_1_G[7]_s15
14.081
=====
SETUP
3.569
14.081
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5810
9.892
10.991
spi_slave_ctrl/io_apb_PRDATA_4_s242
12.301
12.926
spi_pwm_1/regs_data_regs_data_RAMREG_1_G[6]_s15
14.081
=====
SETUP
3.649
14.001
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5811
9.908
10.940
spi_slave_ctrl/io_apb_PRDATA_4_s251
11.435
12.461
spi_pwm_1/regs_data_regs_data_RAMREG_10_G[7]_s15
14.001
=====
SETUP
3.649
14.001
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5811
9.908
10.940
spi_slave_ctrl/io_apb_PRDATA_4_s251
11.435
12.461
spi_pwm_1/regs_data_regs_data_RAMREG_10_G[4]_s15
14.001
=====
SETUP
3.666
13.984
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5811
9.908
10.940
spi_slave_ctrl/io_apb_PRDATA_4_s252
11.435
12.461
spi_pwm_1/regs_data_regs_data_RAMREG_11_G[5]_s15
13.984
=====
SETUP
3.702
13.948
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5818
4.731
5.830
spi_pwm_1/regs_data_s5838
8.105
8.731
spi_pwm_1/regs_data_s5827
10.080
10.706
spi_slave_ctrl/io_apb_PRDATA_4_s260
12.181
13.242
spi_pwm_1/regs_data_regs_data_RAMREG_6_G[6]_s15
13.948
=====
SETUP
3.735
13.915
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5810
9.892
10.991
spi_slave_ctrl/io_apb_PRDATA_4_s241
12.143
13.204
spi_pwm_1/regs_data_regs_data_RAMREG_0_G[7]_s15
13.915
=====
SETUP
3.735
13.915
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5810
9.892
10.991
spi_slave_ctrl/io_apb_PRDATA_4_s241
12.143
13.204
spi_pwm_1/regs_data_regs_data_RAMREG_0_G[6]_s15
13.915
=====
SETUP
3.735
13.915
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5810
9.892
10.991
spi_slave_ctrl/io_apb_PRDATA_4_s241
12.143
13.204
spi_pwm_1/regs_data_regs_data_RAMREG_0_G[5]_s15
13.915
=====
SETUP
3.735
13.915
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5810
9.892
10.991
spi_slave_ctrl/io_apb_PRDATA_4_s241
12.143
13.204
spi_pwm_1/regs_data_regs_data_RAMREG_0_G[4]_s15
13.915
=====
SETUP
3.801
13.849
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5834
10.877
11.903
spi_pwm_1/regs_data_regs_data_RAMREG_10_G[7]_s15
13.849
=====
SETUP
3.801
13.849
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5834
10.877
11.903
spi_pwm_1/regs_data_regs_data_RAMREG_10_G[4]_s15
13.849
=====
SETUP
3.835
13.815
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_4_s1
1.027
1.485
spi_pwm_1/regs_data_s5822
3.290
3.916
spi_pwm_1/regs_data_s5823
5.066
6.098
spi_pwm_1/regs_data_s5814
6.912
7.538
spi_pwm_1/regs_data_s5812
7.544
8.576
spi_pwm_1/regs_data_s5834
10.877
11.903
spi_pwm_1/regs_data_regs_data_RAMREG_10_G[3]_s15
13.815
=====
HOLD
0.571
1.302
0.731
spi_pwm_1/regs_data_regs_data_RAMREG_10_G[9]_s15
0.731
1.064
spi_pwm_1/_zz_when_PWM_l17_1_9_s0
1.302
=====
HOLD
0.573
1.304
0.731
spi_pwm_1/spi_fsm_temp_rx_2_s1
0.731
1.064
spi_pwm_1/spi_fsm_reg_addr_2_s0
1.304
=====
HOLD
0.579
1.310
0.731
spi_pwm_1/spi_fsm_temp_rx_1_s1
0.731
1.064
spi_pwm_1/spi_fsm_reg_addr_1_s0
1.310
=====
HOLD
0.708
1.438
0.731
spi_pwm_1/pwm_pre_divicder_counter_4_s0
0.731
1.064
spi_pwm_1/n1779_s1
1.066
1.438
spi_pwm_1/pwm_pre_divicder_counter_4_s0
1.438
=====
HOLD
0.709
1.440
0.731
spi_slave_ctrl/spiCtrl/counter_value_3_s0
0.731
1.064
spi_slave_ctrl/spiCtrl/counter_valueNext_3_s1
1.068
1.440
spi_slave_ctrl/spiCtrl/counter_value_3_s0
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/spi_fsm_being_written_fsm_is_high_8bit_s2
0.731
1.064
spi_pwm_1/n2039_s3
1.068
1.440
spi_pwm_1/spi_fsm_being_written_fsm_is_high_8bit_s2
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_9_s1
0.731
1.064
spi_pwm_1/n1839_s3
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_9_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_15_s1
0.731
1.064
spi_pwm_1/n1833_s1
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_15_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_18_s1
0.731
1.064
spi_pwm_1/n1830_s1
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_18_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1
0.731
1.064
spi_pwm_1/n1827_s1
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_21_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1
0.731
1.064
spi_pwm_1/n1821_s3
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_27_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_30_s1
0.731
1.064
spi_pwm_1/n1818_s1
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_30_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/spi_fsm_sclk_count_value_0_s0
0.731
1.064
spi_pwm_1/spi_fsm_sclk_count_valueNext_0_s1
1.068
1.440
spi_pwm_1/spi_fsm_sclk_count_value_0_s0
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/spi_fsm_sclk_count_value_2_s0
0.731
1.064
spi_pwm_1/spi_fsm_sclk_count_valueNext_2_s1
1.068
1.440
spi_pwm_1/spi_fsm_sclk_count_value_2_s0
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pre_divicder_counter_0_s0
0.731
1.064
spi_pwm_1/n1783_s1
1.068
1.440
spi_pwm_1/pwm_pre_divicder_counter_0_s0
1.440
=====
HOLD
0.710
1.441
0.731
spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_0_s0
0.731
1.064
spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/n65_s1
1.069
1.441
spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_0_s0
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_0_s3
0.731
1.064
spi_pwm_1/n1848_s4
1.069
1.441
spi_pwm_1/pwm_pwm_area_timeout_area_counter_0_s3
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/spi_fsm_being_written_fsm_ptr_1_s1
0.731
1.064
spi_pwm_1/n2062_s5
1.069
1.441
spi_pwm_1/spi_fsm_being_written_fsm_ptr_1_s1
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
0.731
1.064
spi_pwm_1/n2060_s5
1.069
1.441
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
0.731
1.064
spi_pwm_1/n2057_s5
1.069
1.441
spi_pwm_1/spi_fsm_being_written_fsm_ptr_6_s1
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_1_s1
0.731
1.064
spi_pwm_1/n1847_s2
1.069
1.441
spi_pwm_1/pwm_pwm_area_timeout_area_counter_1_s1
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_4_s1
0.731
1.064
spi_pwm_1/n1844_s3
1.069
1.441
spi_pwm_1/pwm_pwm_area_timeout_area_counter_4_s1
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_7_s1
0.731
1.064
spi_pwm_1/n1841_s3
1.069
1.441
spi_pwm_1/pwm_pwm_area_timeout_area_counter_7_s1
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_16_s1
0.731
1.064
spi_pwm_1/n1832_s4
1.069
1.441
spi_pwm_1/pwm_pwm_area_timeout_area_counter_16_s1
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_22_s1
0.731
1.064
spi_pwm_1/n1826_s1
1.069
1.441
spi_pwm_1/pwm_pwm_area_timeout_area_counter_22_s1
1.441
