==28477== Cachegrind, a cache and branch-prediction profiler
==28477== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28477== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28477== Command: ./mser .
==28477== 
--28477-- warning: L3 cache found, using its data for the LL simulation.
--28477-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28477-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==28477== 
==28477== Process terminating with default action of signal 15 (SIGTERM)
==28477==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28477==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28477== 
==28477== I   refs:      1,821,226,851
==28477== I1  misses:            1,206
==28477== LLi misses:            1,202
==28477== I1  miss rate:          0.00%
==28477== LLi miss rate:          0.00%
==28477== 
==28477== D   refs:        761,874,244  (515,885,170 rd   + 245,989,074 wr)
==28477== D1  misses:        1,693,018  (    516,830 rd   +   1,176,188 wr)
==28477== LLd misses:        1,620,697  (    455,878 rd   +   1,164,819 wr)
==28477== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28477== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28477== 
==28477== LL refs:           1,694,224  (    518,036 rd   +   1,176,188 wr)
==28477== LL misses:         1,621,899  (    457,080 rd   +   1,164,819 wr)
==28477== LL miss rate:            0.1% (        0.0%     +         0.5%  )
