// Seed: 3367819700
module module_0 (
    input  supply0 id_0,
    output uwire   id_1
);
  assign id_1 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    output wand id_2
    , id_7,
    output tri1 id_3,
    output tri1 id_4,
    output wand id_5
);
  assign id_2 = id_7;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 ();
  if (!id_1) begin : LABEL_0
    initial deassign id_1;
    wire id_2;
  end
  reg id_3;
  initial begin : LABEL_0
    id_3 <= id_1;
  end
  supply0 id_4, id_5, id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_7 = id_8;
endmodule
