

================================================================
== Vitis HLS Report for 'SCIG_5u_1u_28u_20u_24u_0u_s'
================================================================
* Date:           Sun Nov  3 13:41:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_fu_58  |SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67  |SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 13 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 
13 --> 14 
14 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.16>
ST_1 : Operation 15 [1/1] (3.58ns)   --->   "%valIn_30 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0" [./../hw_library/stream_convolution_slideWindow.h:68]   --->   Operation 15 'read' 'valIn_30' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 16 [1/1] (3.58ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %valIn_30" [./../hw_library/stream_convolution_slideWindow.h:70]   --->   Operation 16 'write' 'write_ln70' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 17 [1/1] (2.55ns)   --->   "%icmp_ln100 = icmp_eq  i32 %valIn_30, i32 0" [./../hw_library/stream_convolution_slideWindow.h:100]   --->   Operation 17 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.16>
ST_2 : Operation 18 [1/1] (3.58ns)   --->   "%valIn_31 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0" [./../hw_library/stream_convolution_slideWindow.h:72]   --->   Operation 18 'read' 'valIn_31' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 19 [1/1] (3.58ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %valIn_31" [./../hw_library/stream_convolution_slideWindow.h:74]   --->   Operation 19 'write' 'write_ln74' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 3 <SV = 2> <Delay = 7.16>
ST_3 : Operation 20 [1/1] (3.58ns)   --->   "%valIn_32 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0" [./../hw_library/stream_convolution_slideWindow.h:76]   --->   Operation 20 'read' 'valIn_32' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 21 [1/1] (3.58ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %valIn_32" [./../hw_library/stream_convolution_slideWindow.h:78]   --->   Operation 21 'write' 'write_ln78' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 4 <SV = 3> <Delay = 7.16>
ST_4 : Operation 22 [1/1] (3.58ns)   --->   "%valIn_33 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0" [./../hw_library/stream_convolution_slideWindow.h:80]   --->   Operation 22 'read' 'valIn_33' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_4 : Operation 23 [1/1] (3.58ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %valIn_33" [./../hw_library/stream_convolution_slideWindow.h:82]   --->   Operation 23 'write' 'write_ln82' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 5 <SV = 4> <Delay = 7.16>
ST_5 : Operation 24 [1/1] (3.58ns)   --->   "%valIn = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0" [./../hw_library/stream_convolution_slideWindow.h:84]   --->   Operation 24 'read' 'valIn' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_5 : Operation 25 [1/1] (3.58ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %valIn" [./../hw_library/stream_convolution_slideWindow.h:86]   --->   Operation 25 'write' 'write_ln86' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 6 <SV = 5> <Delay = 7.16>
ST_6 : Operation 26 [1/1] (3.58ns)   --->   "%valIn_34 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0" [./../hw_library/stream_convolution_slideWindow.h:88]   --->   Operation 26 'read' 'valIn_34' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_6 : Operation 27 [1/1] (3.58ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %valIn_34" [./../hw_library/stream_convolution_slideWindow.h:90]   --->   Operation 27 'write' 'write_ln90' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 7 <SV = 6> <Delay = 7.16>
ST_7 : Operation 28 [1/1] (3.58ns)   --->   "%valIn_28 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0" [./../hw_library/stream_convolution_slideWindow.h:92]   --->   Operation 28 'read' 'valIn_28' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_7 : Operation 29 [1/1] (3.58ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %valIn_28" [./../hw_library/stream_convolution_slideWindow.h:94]   --->   Operation 29 'write' 'write_ln94' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (3.58ns)   --->   "%valIn_29 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0" [./../hw_library/stream_convolution_slideWindow.h:96]   --->   Operation 32 'read' 'valIn_29' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 33 [1/1] (3.58ns)   --->   "%write_ln98 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %valIn_29" [./../hw_library/stream_convolution_slideWindow.h:98]   --->   Operation 33 'write' 'write_ln98' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %fpga_resource_hint.if.else129.14, void %if.then" [./../hw_library/stream_convolution_slideWindow.h:100]   --->   Operation 34 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_34, i32 %valIn_32" [./../hw_library/stream_convolution_slideWindow.h:183]   --->   Operation 35 'mul' 'KER_size_0' <Predicate = (!icmp_ln100)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specfucore_ln186 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/stream_convolution_slideWindow.h:186]   --->   Operation 36 'specfucore' 'specfucore_ln186' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%empty_189 = wait i32 @_ssdm_op_Wait"   --->   Operation 37 'wait' 'empty_189' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 38 [2/2] (6.91ns)   --->   "%mul36 = mul i32 %valIn_31, i32 14568" [./../hw_library/stream_convolution_slideWindow.h:72]   --->   Operation 38 'mul' 'mul36' <Predicate = (icmp_ln100)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 39 'wait' 'empty' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 40 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %valIn_32, i32 %KER_size_0" [./../hw_library/stream_convolution_slideWindow.h:184]   --->   Operation 40 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%specfucore_ln187 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/stream_convolution_slideWindow.h:187]   --->   Operation 41 'specfucore' 'specfucore_ln187' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 42 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %valIn_33, i32 %KER_size_1" [./../hw_library/stream_convolution_slideWindow.h:185]   --->   Operation 42 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specfucore_ln188 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/stream_convolution_slideWindow.h:188]   --->   Operation 43 'specfucore' 'specfucore_ln188' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.14>
ST_11 : Operation 44 [2/2] (4.14ns)   --->   "%call_ln185 = call void @SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6, i32 %KER_bound, i32 %connect_0, i32 %connect_1" [./../hw_library/stream_convolution_slideWindow.h:185]   --->   Operation 44 'call' 'call_ln185' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [./../hw_library/stream_convolution_slideWindow.h:183]   --->   Operation 45 'specregionbegin' 'rbegin9' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin9" [./../hw_library/stream_convolution_slideWindow.h:183]   --->   Operation 46 'specregionend' 'rend10' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [./../hw_library/stream_convolution_slideWindow.h:184]   --->   Operation 47 'specregionbegin' 'rbegin7' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin7" [./../hw_library/stream_convolution_slideWindow.h:184]   --->   Operation 48 'specregionend' 'rend8' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [./../hw_library/stream_convolution_slideWindow.h:185]   --->   Operation 49 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin" [./../hw_library/stream_convolution_slideWindow.h:185]   --->   Operation 50 'specregionend' 'rend' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_12 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln185 = call void @SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6, i32 %KER_bound, i32 %connect_0, i32 %connect_1" [./../hw_library/stream_convolution_slideWindow.h:185]   --->   Operation 51 'call' 'call_ln185' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end142"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln195 = ret" [./../hw_library/stream_convolution_slideWindow.h:195]   --->   Operation 53 'ret' 'ret_ln195' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 6.91>
ST_13 : Operation 54 [1/2] (6.91ns)   --->   "%mul36 = mul i32 %valIn_31, i32 14568" [./../hw_library/stream_convolution_slideWindow.h:72]   --->   Operation 54 'mul' 'mul36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln72 = call void @SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1, i32 %mul36, i32 %connect_0, i32 %connect_1" [./../hw_library/stream_convolution_slideWindow.h:72]   --->   Operation 55 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 9> <Delay = 0.00>
ST_14 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln72 = call void @SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1, i32 %mul36, i32 %connect_0, i32 %connect_1" [./../hw_library/stream_convolution_slideWindow.h:72]   --->   Operation 56 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end142"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ connect_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ connect_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
valIn_30          (read           ) [ 000000000000000]
write_ln70        (write          ) [ 000000000000000]
icmp_ln100        (icmp           ) [ 001111111111111]
valIn_31          (read           ) [ 000111111000010]
write_ln74        (write          ) [ 000000000000000]
valIn_32          (read           ) [ 000011111100000]
write_ln78        (write          ) [ 000000000000000]
valIn_33          (read           ) [ 000001111110000]
write_ln82        (write          ) [ 000000000000000]
valIn             (read           ) [ 000000000000000]
write_ln86        (write          ) [ 000000000000000]
valIn_34          (read           ) [ 000000011000000]
write_ln90        (write          ) [ 000000000000000]
valIn_28          (read           ) [ 000000000000000]
write_ln94        (write          ) [ 000000000000000]
specinterface_ln0 (specinterface  ) [ 000000000000000]
specinterface_ln0 (specinterface  ) [ 000000000000000]
valIn_29          (read           ) [ 000000000000000]
write_ln98        (write          ) [ 000000000000000]
br_ln100          (br             ) [ 000000000000000]
KER_size_0        (mul            ) [ 000000000100000]
specfucore_ln186  (specfucore     ) [ 000000000000000]
empty_189         (wait           ) [ 000000000000000]
empty             (wait           ) [ 000000000000000]
KER_size_1        (mul            ) [ 000000000010000]
specfucore_ln187  (specfucore     ) [ 000000000000000]
KER_bound         (mul            ) [ 000000000001100]
specfucore_ln188  (specfucore     ) [ 000000000000000]
rbegin9           (specregionbegin) [ 000000000000000]
rend10            (specregionend  ) [ 000000000000000]
rbegin7           (specregionbegin) [ 000000000000000]
rend8             (specregionend  ) [ 000000000000000]
rbegin            (specregionbegin) [ 000000000000000]
rend              (specregionend  ) [ 000000000000000]
call_ln185        (call           ) [ 000000000000000]
br_ln0            (br             ) [ 000000000000000]
ret_ln195         (ret            ) [ 000000000000000]
mul36             (mul            ) [ 000000000000001]
call_ln72         (call           ) [ 000000000000000]
br_ln0            (br             ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="connect_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="connect_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_189_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="grp_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valIn_30/1 valIn_31/2 valIn_32/3 valIn_33/4 valIn/5 valIn_34/6 valIn_28/7 valIn_29/8 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln70/1 write_ln74/2 write_ln78/3 write_ln82/4 write_ln86/5 write_ln90/6 write_ln94/7 write_ln98/8 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="1"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="0" index="3" bw="32" slack="0"/>
<pin id="63" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln185/11 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="32" slack="0"/>
<pin id="71" dir="0" index="3" bw="32" slack="0"/>
<pin id="72" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/13 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="6"/>
<pin id="78" dir="0" index="1" bw="15" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul36/8 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln100_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="KER_size_0_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="2"/>
<pin id="90" dir="0" index="1" bw="32" slack="5"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/8 "/>
</bind>
</comp>

<comp id="92" class="1004" name="KER_size_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="6"/>
<pin id="94" dir="0" index="1" bw="32" slack="1"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/9 "/>
</bind>
</comp>

<comp id="96" class="1004" name="KER_bound_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="6"/>
<pin id="98" dir="0" index="1" bw="32" slack="1"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/10 "/>
</bind>
</comp>

<comp id="100" class="1005" name="icmp_ln100_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="7"/>
<pin id="102" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln100 "/>
</bind>
</comp>

<comp id="104" class="1005" name="valIn_31_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="6"/>
<pin id="106" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="valIn_31 "/>
</bind>
</comp>

<comp id="109" class="1005" name="valIn_32_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="5"/>
<pin id="111" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="valIn_32 "/>
</bind>
</comp>

<comp id="115" class="1005" name="valIn_33_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="6"/>
<pin id="117" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="valIn_33 "/>
</bind>
</comp>

<comp id="120" class="1005" name="valIn_34_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2"/>
<pin id="122" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="valIn_34 "/>
</bind>
</comp>

<comp id="125" class="1005" name="KER_size_0_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="130" class="1005" name="KER_size_1_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="135" class="1005" name="KER_bound_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="140" class="1005" name="mul36_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul36 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="44" pin="2"/><net_sink comp="50" pin=2"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="73"><net_src comp="42" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="67" pin=3"/></net>

<net id="80"><net_src comp="76" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="44" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="103"><net_src comp="82" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="44" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="112"><net_src comp="44" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="114"><net_src comp="109" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="118"><net_src comp="44" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="123"><net_src comp="44" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="128"><net_src comp="88" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="133"><net_src comp="92" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="138"><net_src comp="96" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="143"><net_src comp="76" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="67" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connect_1 | {1 2 3 4 5 6 7 8 11 12 13 14 }
 - Input state : 
	Port: SCIG<5u, 1u, 28u, 20u, 24u, 0u> : connect_0 | {1 2 3 4 5 6 7 8 11 12 13 14 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		specfucore_ln186 : 1
	State 9
		specfucore_ln187 : 1
	State 10
		specfucore_ln188 : 1
	State 11
	State 12
		rend10 : 1
		rend8 : 1
		rend : 1
	State 13
		call_ln72 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                        Functional Unit                        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           grp_fu_76                           |    0    |    2    |    0    |   165   |    50   |    0    |
|    mul   |                        KER_size_0_fu_88                       |    0    |    0    |    0    |    0    |   1042  |    0    |
|          |                        KER_size_1_fu_92                       |    0    |    0    |    0    |    0    |   1042  |    0    |
|          |                        KER_bound_fu_96                        |    0    |    0    |    0    |    0    |   1042  |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_fu_58 |    0    |    0    |    0    |    32   |    78   |    0    |
|          | grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67 |    8    |    0    |  1.588  |   428   |   905   |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                        icmp_ln100_fu_82                       |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |                         grp_read_fu_44                        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |                        grp_write_fu_50                        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                               |    8    |    2    |  1.588  |   625   |   4198  |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| KER_bound_reg_135|   32   |
|KER_size_0_reg_125|   32   |
|KER_size_1_reg_130|   32   |
|icmp_ln100_reg_100|    1   |
|   mul36_reg_140  |   32   |
| valIn_31_reg_104 |   32   |
| valIn_32_reg_109 |   32   |
| valIn_33_reg_115 |   32   |
| valIn_34_reg_120 |   32   |
+------------------+--------+
|       Total      |   257  |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67 |  p1  |   2  |  32  |   64   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   64   ||  1.588  ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    8   |    2   |    1   |   625  |  4198  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   257  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |    2   |    3   |   882  |  4207  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
