Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: cache_control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cache_control.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cache_control"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : cache_control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student1/mbhagat/coe758/CachePro/CachePro/ipcore_dir/icon.vhd" in Library work.
Architecture icon_a of Entity icon is up to date.
Compiling vhdl file "/home/student1/mbhagat/coe758/CachePro/CachePro/ipcore_dir/ila.vhd" in Library work.
Architecture ila_a of Entity ila is up to date.
Compiling vhdl file "/home/student1/mbhagat/coe758/CachePro/CachePro/Multiplexer2to1.vhd" in Library work.
Architecture behavioral of Entity multiplexer2to1 is up to date.
Compiling vhdl file "/home/student1/mbhagat/coe758/CachePro/CachePro/Multiplexer1to2.vhd" in Library work.
Architecture behavioral of Entity multiplexer1to2 is up to date.
Compiling vhdl file "/home/student1/mbhagat/coe758/CachePro/CachePro/ipcore_dir/bram_cache.vhd" in Library work.
Architecture bram_cache_a of Entity bram_cache is up to date.
Compiling vhdl file "/home/student1/mbhagat/coe758/CachePro/CachePro/str.vhd" in Library work.
Architecture behavioral of Entity str is up to date.
Compiling vhdl file "/home/student1/mbhagat/coe758/CachePro/CachePro/cache_control.vhd" in Library work.
Architecture behavioral of Entity cache_control is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cache_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Multiplexer2to1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Multiplexer1to2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <str> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cache_control> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/student1/mbhagat/coe758/CachePro/CachePro/cache_control.vhd" line 154: Instantiating black box module <icon>.
WARNING:Xst:2211 - "/home/student1/mbhagat/coe758/CachePro/CachePro/cache_control.vhd" line 159: Instantiating black box module <ila>.
WARNING:Xst:2211 - "/home/student1/mbhagat/coe758/CachePro/CachePro/cache_control.vhd" line 188: Instantiating black box module <bram_cache>.
WARNING:Xst:790 - "/home/student1/mbhagat/coe758/CachePro/CachePro/cache_control.vhd" line 235: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1432 - Contents of array <Memory> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <Memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/student1/mbhagat/coe758/CachePro/CachePro/cache_control.vhd" line 237: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1432 - Contents of array <Memory> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <Memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <Memory> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <Memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <Memory> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <Memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <Memory> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <Memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <Memory> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <Memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <Memory> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <Memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <Memory<7><9>> in unit <cache_control> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Memory<6><9>> in unit <cache_control> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Memory<5><9>> in unit <cache_control> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Memory<4><9>> in unit <cache_control> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Memory<3><9>> in unit <cache_control> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Memory<2><9>> in unit <cache_control> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Memory<1><9>> in unit <cache_control> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Memory<0><9>> in unit <cache_control> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <cache_control> analyzed. Unit <cache_control> generated.

Analyzing Entity <Multiplexer2to1> in library <work> (Architecture <behavioral>).
Entity <Multiplexer2to1> analyzed. Unit <Multiplexer2to1> generated.

Analyzing Entity <Multiplexer1to2> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/student1/mbhagat/coe758/CachePro/CachePro/Multiplexer1to2.vhd" line 43: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <w>
Entity <Multiplexer1to2> analyzed. Unit <Multiplexer1to2> generated.

Analyzing Entity <str> in library <work> (Architecture <behavioral>).
Entity <str> analyzed. Unit <str> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Multiplexer2to1>.
    Related source file is "/home/student1/mbhagat/coe758/CachePro/CachePro/Multiplexer2to1.vhd".
Unit <Multiplexer2to1> synthesized.


Synthesizing Unit <Multiplexer1to2>.
    Related source file is "/home/student1/mbhagat/coe758/CachePro/CachePro/Multiplexer1to2.vhd".
Unit <Multiplexer1to2> synthesized.


Synthesizing Unit <str>.
    Related source file is "/home/student1/mbhagat/coe758/CachePro/CachePro/str.vhd".
    Found 1-bit register for signal <strb>.
    Found 1-bit register for signal <change_clk>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <str> synthesized.


Synthesizing Unit <cache_control>.
    Related source file is "/home/student1/mbhagat/coe758/CachePro/CachePro/cache_control.vhd".
WARNING:Xst:1306 - Output <mstrb> is never assigned.
WARNING:Xst:653 - Signal <trig0> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <STATE> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <STATE> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <STATE>.
    Found 1-bit register for signal <wr_out>.
    Found 1-bit register for signal <ready_out>.
    Found 10-bit 8-to-1 multiplexer for signal <$varindex0000> created at line 235.
    Found 8-bit register for signal <addr_cache_bram>.
    Found 16-bit register for signal <addr_out_sig>.
    Found 32-bit register for signal <counter>.
    Found 1-bit register for signal <enable_str>.
    Found 1-bit register for signal <hit>.
    Found 8-bit comparator equal for signal <hit$cmp_eq0000> created at line 226.
    Found 8-bit comparator equal for signal <hit$cmp_eq0001> created at line 226.
    Found 8-bit comparator equal for signal <hit$cmp_eq0002> created at line 226.
    Found 8-bit comparator equal for signal <hit$cmp_eq0003> created at line 226.
    Found 8-bit comparator equal for signal <hit$cmp_eq0004> created at line 226.
    Found 8-bit comparator equal for signal <hit$cmp_eq0005> created at line 226.
    Found 8-bit comparator equal for signal <hit$cmp_eq0006> created at line 226.
    Found 8-bit comparator equal for signal <hit$cmp_eq0007> created at line 226.
    Found 32-bit register for signal <i_value>.
    Found 8-bit comparator not equal for signal <i_value$cmp_ne0000> created at line 226.
    Found 8-bit comparator not equal for signal <i_value$cmp_ne0001> created at line 226.
    Found 8-bit comparator not equal for signal <i_value$cmp_ne0002> created at line 226.
    Found 8-bit comparator not equal for signal <i_value$cmp_ne0003> created at line 226.
    Found 8-bit comparator not equal for signal <i_value$cmp_ne0004> created at line 226.
    Found 8-bit comparator not equal for signal <i_value$cmp_ne0005> created at line 226.
    Found 8-bit comparator not equal for signal <i_value$cmp_ne0006> created at line 226.
    Found 8-bit comparator not equal for signal <i_value$cmp_ne0007> created at line 226.
    Found 32-bit adder for signal <not0000$add0000> created at line 256.
    Found 32-bit register for signal <offset_needed>.
    Found 32-bit adder for signal <offset_needed$share0000>.
    Found 1-bit register for signal <smux1_bram>.
    Found 1-bit register for signal <smux2_bram>.
    Found 6-bit register for signal <STATE>.
    Found 1-bit register for signal <wen_cache_bram<0>>.
    Summary:
	inferred 205 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  16 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <cache_control> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 87
 1-bit register                                        : 81
 16-bit register                                       : 1
 32-bit register                                       : 3
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 16
 8-bit comparator equal                                : 8
 8-bit comparator not equal                            : 8
# Multiplexers                                         : 1
 10-bit 8-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/icon.ngc>.
Reading core <ipcore_dir/ila.ngc>.
Reading core <ipcore_dir/bram_cache.ngc>.
Loading core <icon> for timing and area information for instance <sys_icon>.
Loading core <ila> for timing and area information for instance <sys_ila>.
Loading core <bram_cache> for timing and area information for instance <cache_mem>.
WARNING:Xst:1426 - The value init of the FF/Latch hit hinder the constant cleaning in the block cache_control.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <i_value_3> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_4> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_5> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_6> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_7> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_8> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_9> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_10> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_11> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_12> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_13> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_14> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_15> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_16> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_17> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_18> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_19> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_20> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_21> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_22> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_23> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_24> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_25> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_26> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_27> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_28> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_29> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_30> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_31> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_3> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_4> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_5> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_6> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_7> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_8> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_9> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_10> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_11> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_12> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_13> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_14> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_15> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_16> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_17> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_18> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_19> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_20> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_21> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_22> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_23> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_24> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_25> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_26> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_27> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_28> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_29> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_30> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <i_value_31> of sequential type is unconnected in block <cache_control>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 178
 Flip-Flops                                            : 178
# Comparators                                          : 16
 8-bit comparator equal                                : 8
 8-bit comparator not equal                            : 8
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch hit hinder the constant cleaning in the block cache_control.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <offset_needed_5> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_6> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_7> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_8> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_9> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_10> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_11> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_12> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_13> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_14> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_15> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_16> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_17> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_18> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_19> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_20> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_21> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_22> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_23> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_24> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_25> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_26> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_27> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_28> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_29> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_30> of sequential type is unconnected in block <cache_control>.
WARNING:Xst:2677 - Node <offset_needed_31> of sequential type is unconnected in block <cache_control>.

Optimizing unit <cache_control> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cache_control, actual ratio is 13.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 151
 Flip-Flops                                            : 151

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cache_control.ngr
Top Level Output File Name         : cache_control
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 70

Cell Usage :
# BELS                             : 805
#      GND                         : 4
#      INV                         : 10
#      LUT1                        : 88
#      LUT2                        : 61
#      LUT2_L                      : 1
#      LUT3                        : 78
#      LUT3_L                      : 2
#      LUT4                        : 286
#      LUT4_D                      : 5
#      LUT4_L                      : 8
#      MUXCY                       : 52
#      MUXCY_L                     : 59
#      MUXF5                       : 46
#      MUXF6                       : 11
#      VCC                         : 4
#      XORCY                       : 90
# FlipFlops/Latches                : 875
#      FD                          : 325
#      FDC                         : 1
#      FDCE                        : 24
#      FDE                         : 106
#      FDP                         : 265
#      FDPE                        : 18
#      FDR                         : 43
#      FDRE                        : 67
#      FDRS                        : 5
#      FDS                         : 20
#      LDC                         : 1
# RAMS                             : 10
#      RAMB16_S1_S36               : 9
#      RAMB16_S36_S36              : 1
# Shift Registers                  : 311
#      SRL16                       : 256
#      SRL16E                      : 1
#      SRLC16E                     : 54
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 68
#      IBUF                        : 34
#      OBUF                        : 34
# Others                           : 1
#      BSCAN_SPARTAN3              : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      664  out of   4656    14%  
 Number of Slice Flip Flops:            875  out of   9312     9%  
 Number of 4 input LUTs:                850  out of   9312     9%  
    Number used as logic:               539
    Number used as Shift registers:     311
 Number of IOs:                          70
 Number of bonded IOBs:                  69  out of    232    29%  
 Number of BRAMs:                        10  out of     20    50%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------+-----------------------------------------------------+-------+
Clock Signal                                                                  | Clock buffer(FF name)                               | Load  |
------------------------------------------------------------------------------+-----------------------------------------------------+-------+
sys_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1                                     | BUFG                                                | 148   |
sys_icon/U0/iUPDATE_OUT                                                       | NONE(sys_icon/U0/U_ICON/U_iDATA_CMD)                | 1     |
clk                                                                           | BUFGP                                               | 1055  |
sys_icon/CONTROL0<13>(sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
------------------------------------------------------------------------------+-----------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                             | Buffer(FF name)                                                                                                      | Load  |
-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
sys_ila/N0(sys_ila/XST_GND:G)                                                                              | NONE(sys_ila/U0/I_DQ.G_DW[0].U_DQ)                                                                                   | 265   |
sys_icon/CONTROL0<20>(sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                             | NONE(sys_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[0].U_TREG)| 16    |
sys_icon/U0/U_ICON/U_CMD/iSEL_n(sys_icon/U0/U_ICON/U_CMD/U_SEL_n:O)                                        | NONE(sys_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                           | 10    |
sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)        | NONE(sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                              | 4     |
sys_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(sys_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)      | NONE(sys_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                             | 4     |
sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)              | NONE(sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                 | 4     |
sys_ila/U0/I_YES_D.U_ILA/iARM(sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)             | NONE(sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                   | 2     |
sys_icon/CONTROL0<13>(sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                             | NONE(sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                   | 1     |
sys_icon/U0/U_ICON/iSEL_n(sys_icon/U0/U_ICON/U_iSEL_n:O)                                                   | NONE(sys_icon/U0/U_ICON/U_iDATA_CMD)                                                                                 | 1     |
sys_ila/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)| NONE(sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                       | 1     |
sys_ila/U0/I_YES_D.U_ILA/iRESET<1>(sys_ila/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                        | NONE(sys_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                | 1     |
-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.202ns (Maximum Frequency: 89.268MHz)
   Minimum input arrival time before clock: 10.256ns
   Maximum output required time after clock: 7.094ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Clock period: 11.202ns (frequency: 89.268MHz)
  Total number of paths / destination ports: 3704 / 404
-------------------------------------------------------------------------
Delay:               11.202ns (Levels of Logic = 17)
  Source:            sys_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Source Clock:      sys_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising
  Destination Clock: sys_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.514   1.074  U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (U0/U_ICON/iCORE_ID<0>)
     LUT4:I0->O           32   0.612   1.103  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCORE_ID_SEL<0>)
     LUT4:I2->O           78   0.612   1.115  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE (CONTROL0<9>)
     end scope: 'sys_icon'
     begin scope: 'sys_ila'
     LUT4:I2->O            1   0.612   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>)
     MUXCY:S->O            1   0.404   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>)
     MUXCY:CI->O           3   0.399   0.603  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>)
     LUT3:I0->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G (N43)
     MUXF5:I1->O           1   0.278   0.387  U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5 (U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5)
     LUT3:I2->O            1   0.612   0.360  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0 (N40)
     LUT4_L:I3->LO         1   0.612   0.103  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39 (U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39)
     LUT4:I3->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87 (U0/I_YES_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.268          U0/I_YES_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                     11.202ns (6.456ns logic, 4.746ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_icon/U0/iUPDATE_OUT'
  Clock period: 2.202ns (frequency: 454.060MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.202ns (Levels of Logic = 1)
  Source:            sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      sys_icon/U0/iUPDATE_OUT rising
  Destination Clock: sys_icon/U0/iUPDATE_OUT rising

  Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.612   0.357  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.268          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.202ns (1.394ns logic, 0.808ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.986ns (frequency: 111.278MHz)
  Total number of paths / destination ports: 67765 / 1292
-------------------------------------------------------------------------
Delay:               8.986ns (Levels of Logic = 36)
  Source:            counter_1 (FF)
  Destination:       addr_cache_bram_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_1 to addr_cache_bram_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.532  counter_1 (counter_1)
     LUT1:I0->O            1   0.612   0.000  Madd_not0000_add0000_cy<1>_rt (Madd_not0000_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd_not0000_add0000_cy<1> (Madd_not0000_add0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<2> (Madd_not0000_add0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<3> (Madd_not0000_add0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<4> (Madd_not0000_add0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<5> (Madd_not0000_add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<6> (Madd_not0000_add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<7> (Madd_not0000_add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<8> (Madd_not0000_add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<9> (Madd_not0000_add0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<10> (Madd_not0000_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<11> (Madd_not0000_add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<12> (Madd_not0000_add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<13> (Madd_not0000_add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<14> (Madd_not0000_add0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<15> (Madd_not0000_add0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<16> (Madd_not0000_add0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<17> (Madd_not0000_add0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<18> (Madd_not0000_add0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<19> (Madd_not0000_add0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<20> (Madd_not0000_add0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<21> (Madd_not0000_add0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<22> (Madd_not0000_add0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<23> (Madd_not0000_add0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<24> (Madd_not0000_add0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<25> (Madd_not0000_add0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<26> (Madd_not0000_add0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<27> (Madd_not0000_add0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<28> (Madd_not0000_add0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Madd_not0000_add0000_cy<29> (Madd_not0000_add0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Madd_not0000_add0000_cy<30> (Madd_not0000_add0000_cy<30>)
     XORCY:CI->O           2   0.699   0.383  Madd_not0000_add0000_xor<31> (not0000_add0000<31>)
     LUT4:I3->O            1   0.612   0.000  not0000_cmp_eq0000_wg_lut<7> (not0000_cmp_eq0000_wg_lut<7>)
     MUXCY:S->O           59   0.752   1.083  not0000_cmp_eq0000_wg_cy<7> (not0000_cmp_eq0000)
     LUT4_D:I3->O          2   0.612   0.410  addr_cache_bram_mux0007<5>11 (N14)
     LUT4:I2->O            1   0.612   0.000  addr_cache_bram_mux0007<6>1 (addr_cache_bram_mux0007<6>)
     FD:D                      0.268          addr_cache_bram_6
    ----------------------------------------
    Total                      8.986ns (6.579ns logic, 2.408ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Total number of paths / destination ports: 290 / 170
-------------------------------------------------------------------------
Offset:              10.256ns (Levels of Logic = 17)
  Source:            sys_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:SHIFT (PAD)
  Destination:       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Destination Clock: sys_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: sys_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:SHIFT to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SHIFT    3   0.000   0.520  U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.612   1.225  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           78   0.612   1.115  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE (CONTROL0<9>)
     end scope: 'sys_icon'
     begin scope: 'sys_ila'
     LUT4:I2->O            1   0.612   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>)
     MUXCY:S->O            1   0.404   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>)
     MUXCY:CI->O           3   0.399   0.603  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>)
     LUT3:I0->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G (N43)
     MUXF5:I1->O           1   0.278   0.387  U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5 (U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5)
     LUT3:I2->O            1   0.612   0.360  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0 (N40)
     LUT4_L:I3->LO         1   0.612   0.103  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39 (U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39)
     LUT4:I3->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87 (U0/I_YES_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.268          U0/I_YES_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                     10.256ns (5.942ns logic, 4.314ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1681 / 130
-------------------------------------------------------------------------
Offset:              9.912ns (Levels of Logic = 10)
  Source:            addr_in<11> (PAD)
  Destination:       STATE_3 (FF)
  Destination Clock: clk rising

  Data Path: addr_in<11> to STATE_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.106   1.060  addr_in_11_IBUF (addr_in_11_IBUF)
     LUT4:I0->O            1   0.612   0.426  hit_cmp_eq0006853 (hit_cmp_eq0006853)
     LUT4:I1->O            6   0.612   0.599  hit_cmp_eq00068136 (hit_cmp_eq0006)
     LUT3:I2->O            1   0.612   0.360  i_value_mux0000<0>5 (i_value_mux0000<0>5)
     LUT4_L:I3->LO         1   0.612   0.103  i_value_mux0000<0>23 (i_value_mux0000<0>23)
     LUT4:I3->O            4   0.612   0.529  i_value_mux0000<0>51 (i_value_mux0000<0>)
     LUT3:I2->O            1   0.612   0.000  mux_6 (mux_6)
     MUXF5:I0->O           1   0.278   0.000  mux_4_f5 (mux_4_f5)
     MUXF6:I0->O           2   0.451   0.449  mux_2_f6 (_varindex0000<8>)
     LUT2:I1->O            1   0.612   0.000  STATE_mux0012<2>11 (STATE_mux0012<2>1)
     FDR:D                     0.268          STATE_3
    ----------------------------------------
    Total                      9.912ns (6.387ns logic, 3.525ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 50 / 34
-------------------------------------------------------------------------
Offset:              7.094ns (Levels of Logic = 3)
  Source:            cache_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram (RAM)
  Destination:       data_out_cpu<7> (PAD)
  Source Clock:      clk rising

  Data Path: cache_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram to data_out_cpu<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKB->DOB24    3   2.436   0.520  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/spram.ram (douta<7>)
     end scope: 'cache_mem'
     LUT2:I1->O            1   0.612   0.357  cache_output_mux/f2<7>1 (data_out_cpu_7_OBUF)
     OBUF:I->O                 3.169          data_out_cpu_7_OBUF (data_out_cpu<7>)
    ----------------------------------------
    Total                      7.094ns (6.217ns logic, 0.877ns route)
                                       (87.6% logic, 12.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.514ns (Levels of Logic = 0)
  Source:            sys_icon/U0/U_ICON/U_TDO_reg (FF)
  Destination:       sys_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:TDO1 (PAD)
  Source Clock:      sys_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: sys_icon/U0/U_ICON/U_TDO_reg to sys_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:TDO1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.514   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN3:TDO1        0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS
    ----------------------------------------
    Total                      0.514ns (0.514ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.38 secs
 
--> 


Total memory usage is 636312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   95 (   0 filtered)
Number of infos    :   25 (   0 filtered)

