Model VHDLModel

This model description is not a real EMF artifact. It was generated by the
org.eclipse.emf.examples.generator.validator plug-in to illustrate how EMF's
code generator can be extended.
This can be disabled with -vmargs -Dorg.eclipse.emf.examples.generator.validator=false.

Package VHDLModel <platform:/resource/VHDLModel/model/VHDLModel.ecore>

  Class AndGate -> BinaryGate

  Class BinaryGate -> Block
    Reference inputport2 : InputPort<<1..1>>
    Reference inputport1 : InputPort<<1..1>>
    Reference outputport : OutputPort<<1..1>>

  Class Block
    Reference inputs : InputPort<<0..*>>
    Attribute name : EString<<1..1>>

  Class BlockRef -> ComplexBlock
    Reference block : CompositeBlock<<1..1>>

  Class ComplexBlock -> Block
    Reference ports : Port<<0..*>>

  Class CompositeBlock -> ComplexBlock
    Reference blocks : Block<<1..*>>

  Class InputPort -> Port

  Class NotGate -> Block
    Reference outputport : OutputPort<<1..1>>
    Reference inputport : InputPort<<1..1>>

  Class OrGate -> BinaryGate

  Class OutputPort -> Port

  Class Port
    Reference src : Port
    Reference block : Block<<1..1>>
    Attribute name : EString<<1..1>>
    Attribute high : EBoolean<<1..1>>

  Class Signal -> Port

  Class VHDLSpecification
    Reference blocks : CompositeBlock<<0..*>>
    Attribute name : EString<<1..1>>
