# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do KeyScanner_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/KeyScan.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:44 on Feb 27,2025
# vcom -reportprogress 300 -93 -work work D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/KeyScan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KeyScan
# -- Compiling architecture arch_KeyScan of KeyScan
# End time: 20:19:44 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/Reg2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:44 on Feb 27,2025
# vcom -reportprogress 300 -93 -work work D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/Reg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg2
# -- Compiling architecture arc_reg2 of Reg2
# End time: 20:19:45 on Feb 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/FULLADDER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:45 on Feb 27,2025
# vcom -reportprogress 300 -93 -work work D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/FULLADDER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FULLADDER
# -- Compiling architecture logicfulladder of FULLADDER
# End time: 20:19:45 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:45 on Feb 27,2025
# vcom -reportprogress 300 -93 -work work D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 20:19:45 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:45 on Feb 27,2025
# vcom -reportprogress 300 -93 -work work D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter
# -- Compiling architecture arc_counter of Counter
# End time: 20:19:45 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/ADDER4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:45 on Feb 27,2025
# vcom -reportprogress 300 -93 -work work D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/ADDER4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ADDER2
# -- Compiling architecture arch_adder of ADDER2
# End time: 20:19:45 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/PENC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:45 on Feb 27,2025
# vcom -reportprogress 300 -93 -work work D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/PENC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PENC
# -- Compiling architecture arc_penc of PENC
# End time: 20:19:45 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:45 on Feb 27,2025
# vcom -reportprogress 300 -93 -work work D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DECODER
# -- Compiling architecture arch_decoder of DECODER
# End time: 20:19:45 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Load canceled
vcom -reportprogress 300 -work work {D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/Counter_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:08 on Feb 27,2025
# vcom -reportprogress 300 -work work D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/Counter_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter_tb
# -- Compiling architecture behavioral of Counter_tb
# End time: 20:20:08 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.counter_tb
# vsim work.counter_tb 
# Start time: 20:20:10 on Feb 27,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.counter_tb(behavioral)
# Loading work.counter(arc_counter)
# Loading work.adder2(arch_adder)
# Loading work.fulladder(logicfulladder)
# Loading work.reg2(arc_reg2)
# Loading work.ffd(logicfunction)
add wave -position insertpoint  \
sim:/counter_tb/RESET_tb \
sim:/counter_tb/CE_tb \
sim:/counter_tb/CLK_tb \
sim:/counter_tb/Q_tb \
sim:/counter_tb/MCLK_PERIOD
run
# ** Note: Counter initialized successfully
#    Time: 10 ns  Iteration: 0  Instance: /counter_tb
# ** Error: Counter failed to initialize
#    Time: 20 ns  Iteration: 0  Instance: /counter_tb
run
# ** Error: Counter failed to initialize
#    Time: 30 ns  Iteration: 0  Instance: /counter_tb
vcom -reportprogress 300 -work work {D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/Counter_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:40 on Feb 27,2025
# vcom -reportprogress 300 -work work D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/Counter_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter_tb
# -- Compiling architecture behavioral of Counter_tb
# End time: 20:25:40 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.counter_tb(behavioral)
run
# ** Error: Counter failed to initialize
#    Time: 0 ps  Iteration: 0  Instance: /counter_tb
# ** Note: Counter initialized successfully
#    Time: 10 ns  Iteration: 0  Instance: /counter_tb
vcom -reportprogress 300 -work work {D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/Counter_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:18 on Feb 27,2025
# vcom -reportprogress 300 -work work D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/Counter_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter_tb
# -- Compiling architecture behavioral of Counter_tb
# End time: 20:26:18 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.counter_tb(behavioral)
run
# ** Note: Counter initialized successfully
#    Time: 10 ns  Iteration: 0  Instance: /counter_tb
run
run
vcom -reportprogress 300 -work work {D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/Counter_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:06 on Feb 27,2025
# vcom -reportprogress 300 -work work D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Counter/Counter_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter_tb
# -- Compiling architecture behavioral of Counter_tb
# End time: 20:36:06 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Decoder_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:10 on Feb 27,2025
# vcom -reportprogress 300 -work work D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Decoder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decoder_tb
# -- Compiling architecture behavioral of Decoder_tb
# ** Warning: D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/Decoder_tb.vhd(17): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 20:36:10 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work {D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/PENC_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:11 on Feb 27,2025
# vcom -reportprogress 300 -work work D:/1-ISEL/Semestre 2/LIC/Roulette Game/Hardware/KeyDecode/KeyScanner/PENC_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PENC_tb
# -- Compiling architecture test of PENC_tb
# End time: 20:36:11 on Feb 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.counter_tb work.decoder_tb work.penc_tb
# End time: 20:36:29 on Feb 27,2025, Elapsed time: 0:16:19
# Errors: 3, Warnings: 1
# vsim work.counter_tb work.decoder_tb work.penc_tb 
# Start time: 20:36:30 on Feb 27,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.counter_tb(behavioral)
# Loading work.decoder_tb(behavioral)
# Loading work.penc_tb(test)
# Loading work.counter(arc_counter)
# Loading work.adder2(arch_adder)
# Loading work.fulladder(logicfulladder)
# Loading work.reg2(arc_reg2)
# Loading work.ffd(logicfunction)
# Loading work.decoder(arch_decoder)
# Loading work.penc(arc_penc)
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/counter_tb/*
vsim work.counter_tb work.decoder_tb work.penc_tb
# End time: 20:38:46 on Feb 27,2025, Elapsed time: 0:02:16
# Errors: 0, Warnings: 1
# vsim work.counter_tb work.decoder_tb work.penc_tb 
# Start time: 20:38:46 on Feb 27,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.counter_tb(behavioral)
# Loading work.decoder_tb(behavioral)
# Loading work.penc_tb(test)
# Loading work.counter(arc_counter)
# Loading work.adder2(arch_adder)
# Loading work.fulladder(logicfulladder)
# Loading work.reg2(arc_reg2)
# Loading work.ffd(logicfunction)
# Loading work.decoder(arch_decoder)
# Loading work.penc(arc_penc)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/counter_tb/RESET_tb \
sim:/counter_tb/CE_tb \
sim:/counter_tb/CLK_tb \
sim:/counter_tb/Q_tb \
sim:/counter_tb/MCLK_PERIOD
run
# ** Note: Counter initialized successfully
#    Time: 10 ns  Iteration: 0  Instance: /counter_tb
run
run
run
run
# ** Note: UUT passed
#    Time: 50 ns  Iteration: 0  Instance: /counter_tb
vsim work.counter_tb work.decoder_tb work.penc_tb
# End time: 20:40:58 on Feb 27,2025, Elapsed time: 0:02:12
# Errors: 0, Warnings: 1
# vsim work.counter_tb work.decoder_tb work.penc_tb 
# Start time: 20:40:58 on Feb 27,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.counter_tb(behavioral)
# Loading work.decoder_tb(behavioral)
# Loading work.penc_tb(test)
# Loading work.counter(arc_counter)
# Loading work.adder2(arch_adder)
# Loading work.fulladder(logicfulladder)
# Loading work.reg2(arc_reg2)
# Loading work.ffd(logicfunction)
# Loading work.decoder(arch_decoder)
# Loading work.penc(arc_penc)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/counter_tb/RESET_tb \
sim:/counter_tb/CE_tb \
sim:/counter_tb/CLK_tb \
sim:/counter_tb/Q_tb \
sim:/counter_tb/MCLK_PERIOD
add wave -position insertpoint  \
sim:/decoder_tb/S_tb \
sim:/decoder_tb/D_tb
add wave -position insertpoint  \
sim:/penc_tb/I_TB \
sim:/penc_tb/Y_tb \
sim:/penc_tb/GS_tb
run -all
# ** Note: Counter initialized successfully
#    Time: 10 ns  Iteration: 0  Instance: /counter_tb
# ** Note: UUT passed
#    Time: 50 ns  Iteration: 0  Instance: /counter_tb
# ** Note: UUT passed
#    Time: 120 ns  Iteration: 0  Instance: /decoder_tb
# End time: 20:51:13 on Feb 27,2025, Elapsed time: 0:10:15
# Errors: 0, Warnings: 1
