// Seed: 656057465
macromodule module_0 (
    id_1
);
  inout wire id_1;
  supply1 id_2, id_3;
  wire id_4;
  assign id_3 = 1 + id_1;
  always $display(1'h0);
  wire id_5;
  wire id_6;
  wire id_7, id_8;
  wire id_9, id_10;
  logic [7:0][1 'b0 -  -1] id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  initial id_8 <= -1'd0;
  module_0 modCall_1 (id_9);
endmodule
