

================================================================
== Vivado HLS Report for 'subconv_3x3_8_no_rel'
================================================================
* Date:           Fri Dec 21 00:12:06 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimization_sub_1x1+3x3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  139105|  139105|  139105|  139105|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  139104|  139104|      2898|          -|          -|    48|    no    |
        | + Loop 1.1              |    2896|    2896|       362|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |     360|     360|        45|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |      42|      42|        14|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      12|      12|         4|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|     523|    254|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    123|
|Register         |        -|      -|     146|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     819|    422|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_fYi_x_U611  |ShuffleNetV2_mux_fYi  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +-----------------------------+----------------------+--------------+
    |           Instance          |        Module        |  Expression  |
    +-----------------------------+----------------------+--------------+
    |ShuffleNetV2_mac_cud_x_U612  |ShuffleNetV2_mac_cud  | i0 + i1 * i2 |
    +-----------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+----+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+----+----+------------+------------+
    |co_2_fu_911_p2        |     +    |      0|  23|  11|           6|           1|
    |h_2_fu_982_p2         |     +    |      0|  17|   9|           4|           1|
    |m_2_fu_1015_p2        |     +    |      0|  11|   8|           1|           2|
    |n_2_fu_1087_p2        |     +    |      0|  11|   8|           2|           1|
    |output_V_d0           |     +    |      0|  29|  13|           8|           8|
    |tmp1_fu_1021_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp2_fu_1093_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp_2_fu_1103_p2      |     +    |      0|  17|   9|           4|           4|
    |tmp_41_fu_899_p2      |     +    |      0|  35|  15|          10|          10|
    |tmp_42_fu_921_p2      |     +    |      0|  35|  15|          10|          10|
    |tmp_43_fu_950_p2      |     +    |      0|  47|  19|          14|          14|
    |tmp_44_fu_966_p2      |     +    |      0|  47|  19|          14|          14|
    |tmp_45_fu_992_p2      |     +    |      0|  35|  15|          10|          10|
    |tmp_49_fu_1061_p2     |     +    |      0|  29|  13|           8|           8|
    |tmp_50_fu_1071_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_51_fu_1113_p2     |     +    |      0|  29|  13|           8|           8|
    |tmp_s_fu_1031_p2      |     +    |      0|  17|   9|           4|           4|
    |w_2_fu_1278_p2        |     +    |      0|  17|   9|           4|           1|
    |tmp_38_fu_865_p2      |     -    |      0|  32|  14|           9|           9|
    |tmp_46_fu_1003_p2     |     -    |      0|  35|  15|          10|          10|
    |exitcond5_fu_905_p2   |   icmp   |      0|   0|   3|           6|           6|
    |exitcond6_fu_956_p2   |   icmp   |      0|   0|   2|           4|           4|
    |exitcond7_fu_976_p2   |   icmp   |      0|   0|   2|           4|           4|
    |exitcond8_fu_1009_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_1081_p2   |   icmp   |      0|   0|   1|           2|           2|
    +----------------------+----------+-------+----+----+------------+------------+
    |Total                 |          |      0| 523| 254|         158|         147|
    +----------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  60|         11|    1|         11|
    |co_reg_762      |   9|          2|    6|         12|
    |h_reg_774       |   9|          2|    4|          8|
    |m_reg_810       |   9|          2|    2|          4|
    |n_reg_833       |   9|          2|    2|          4|
    |p_09_1_reg_821  |   9|          2|    8|         16|
    |p_s_reg_798     |   9|          2|    8|         16|
    |w_reg_786       |   9|          2|    4|          8|
    +----------------+----+-----------+-----+-----------+
    |Total           | 123|         25|   35|         79|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  10|   0|   10|          0|
    |bias_V_addr_reg_1308    |   6|   0|    6|          0|
    |co_2_reg_1303           |   6|   0|    6|          0|
    |co_reg_762              |   6|   0|    6|          0|
    |h_reg_774               |   4|   0|    4|          0|
    |m_2_reg_1342            |   2|   0|    2|          0|
    |m_reg_810               |   2|   0|    2|          0|
    |n_2_reg_1360            |   2|   0|    2|          0|
    |n_reg_833               |   2|   0|    2|          0|
    |output_V_addr_reg_1321  |  13|   0|   13|          0|
    |p_09_1_reg_821          |   8|   0|    8|          0|
    |p_s_reg_798             |   8|   0|    8|          0|
    |tmp_41_reg_1295         |   9|   0|   10|          1|
    |tmp_43_reg_1313         |  13|   0|   14|          1|
    |tmp_46_cast_reg_1290    |  10|   0|   10|          0|
    |tmp_46_reg_1334         |  10|   0|   10|          0|
    |tmp_49_reg_1347         |   7|   0|    8|          1|
    |tmp_51_reg_1365         |   8|   0|    8|          0|
    |tmp_reg_1615            |   8|   0|    8|          0|
    |w_reg_786               |   4|   0|    4|          0|
    |weight_V_load_reg_1610  |   8|   0|    8|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 146|   0|  149|          3|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |   subconv_3x3_8_no_rel  | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |   subconv_3x3_8_no_rel  | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |   subconv_3x3_8_no_rel  | return value |
|ap_done                           | out |    1| ap_ctrl_hs |   subconv_3x3_8_no_rel  | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |   subconv_3x3_8_no_rel  | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |   subconv_3x3_8_no_rel  | return value |
|weight_V_address0                 | out |    9|  ap_memory |         weight_V        |     array    |
|weight_V_ce0                      | out |    1|  ap_memory |         weight_V        |     array    |
|weight_V_q0                       |  in |    8|  ap_memory |         weight_V        |     array    |
|bias_V_address0                   | out |    6|  ap_memory |          bias_V         |     array    |
|bias_V_ce0                        | out |    1|  ap_memory |          bias_V         |     array    |
|bias_V_q0                         |  in |    8|  ap_memory |          bias_V         |     array    |
|output_V_address0                 | out |   13|  ap_memory |         output_V        |     array    |
|output_V_ce0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_we0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_d0                       | out |    8|  ap_memory |         output_V        |     array    |
|buffer1_1_48_8x8_p_V_48_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_48 |     array    |
|buffer1_1_48_8x8_p_V_48_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_48 |     array    |
|buffer1_1_48_8x8_p_V_48_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_48 |     array    |
|buffer1_1_48_8x8_p_V_1_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_1_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_1_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_1 |     array    |
|buffer1_1_48_8x8_p_V_2_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_2_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_2_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_2 |     array    |
|buffer1_1_48_8x8_p_V_3_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_3_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_3_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_3 |     array    |
|buffer1_1_48_8x8_p_V_4_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_4_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_4_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_4 |     array    |
|buffer1_1_48_8x8_p_V_5_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_5_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_5_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_5 |     array    |
|buffer1_1_48_8x8_p_V_6_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_6_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_6_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_6 |     array    |
|buffer1_1_48_8x8_p_V_7_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_7 |     array    |
|buffer1_1_48_8x8_p_V_7_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_7 |     array    |
|buffer1_1_48_8x8_p_V_7_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_7 |     array    |
|buffer1_1_48_8x8_p_V_8_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_8_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_8_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_8 |     array    |
|buffer1_1_48_8x8_p_V_9_address0   | out |    7|  ap_memory |  buffer1_1_48_8x8_p_V_9 |     array    |
|buffer1_1_48_8x8_p_V_9_ce0        | out |    1|  ap_memory |  buffer1_1_48_8x8_p_V_9 |     array    |
|buffer1_1_48_8x8_p_V_9_q0         |  in |    8|  ap_memory |  buffer1_1_48_8x8_p_V_9 |     array    |
|buffer1_1_48_8x8_p_V_10_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_10 |     array    |
|buffer1_1_48_8x8_p_V_10_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_10 |     array    |
|buffer1_1_48_8x8_p_V_10_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_10 |     array    |
|buffer1_1_48_8x8_p_V_11_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_11 |     array    |
|buffer1_1_48_8x8_p_V_11_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_11 |     array    |
|buffer1_1_48_8x8_p_V_11_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_11 |     array    |
|buffer1_1_48_8x8_p_V_12_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_12 |     array    |
|buffer1_1_48_8x8_p_V_12_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_12 |     array    |
|buffer1_1_48_8x8_p_V_12_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_12 |     array    |
|buffer1_1_48_8x8_p_V_13_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_13 |     array    |
|buffer1_1_48_8x8_p_V_13_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_13 |     array    |
|buffer1_1_48_8x8_p_V_13_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_13 |     array    |
|buffer1_1_48_8x8_p_V_14_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_14 |     array    |
|buffer1_1_48_8x8_p_V_14_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_14 |     array    |
|buffer1_1_48_8x8_p_V_14_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_14 |     array    |
|buffer1_1_48_8x8_p_V_15_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_15 |     array    |
|buffer1_1_48_8x8_p_V_15_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_15 |     array    |
|buffer1_1_48_8x8_p_V_15_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_15 |     array    |
|buffer1_1_48_8x8_p_V_16_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_16 |     array    |
|buffer1_1_48_8x8_p_V_16_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_16 |     array    |
|buffer1_1_48_8x8_p_V_16_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_16 |     array    |
|buffer1_1_48_8x8_p_V_17_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_17 |     array    |
|buffer1_1_48_8x8_p_V_17_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_17 |     array    |
|buffer1_1_48_8x8_p_V_17_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_17 |     array    |
|buffer1_1_48_8x8_p_V_18_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_18 |     array    |
|buffer1_1_48_8x8_p_V_18_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_18 |     array    |
|buffer1_1_48_8x8_p_V_18_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_18 |     array    |
|buffer1_1_48_8x8_p_V_19_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_19 |     array    |
|buffer1_1_48_8x8_p_V_19_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_19 |     array    |
|buffer1_1_48_8x8_p_V_19_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_19 |     array    |
|buffer1_1_48_8x8_p_V_20_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_20 |     array    |
|buffer1_1_48_8x8_p_V_20_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_20 |     array    |
|buffer1_1_48_8x8_p_V_20_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_20 |     array    |
|buffer1_1_48_8x8_p_V_21_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_21 |     array    |
|buffer1_1_48_8x8_p_V_21_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_21 |     array    |
|buffer1_1_48_8x8_p_V_21_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_21 |     array    |
|buffer1_1_48_8x8_p_V_22_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_22 |     array    |
|buffer1_1_48_8x8_p_V_22_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_22 |     array    |
|buffer1_1_48_8x8_p_V_22_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_22 |     array    |
|buffer1_1_48_8x8_p_V_23_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_23 |     array    |
|buffer1_1_48_8x8_p_V_23_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_23 |     array    |
|buffer1_1_48_8x8_p_V_23_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_23 |     array    |
|buffer1_1_48_8x8_p_V_24_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_24 |     array    |
|buffer1_1_48_8x8_p_V_24_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_24 |     array    |
|buffer1_1_48_8x8_p_V_24_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_24 |     array    |
|buffer1_1_48_8x8_p_V_25_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_25 |     array    |
|buffer1_1_48_8x8_p_V_25_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_25 |     array    |
|buffer1_1_48_8x8_p_V_25_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_25 |     array    |
|buffer1_1_48_8x8_p_V_26_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_26 |     array    |
|buffer1_1_48_8x8_p_V_26_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_26 |     array    |
|buffer1_1_48_8x8_p_V_26_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_26 |     array    |
|buffer1_1_48_8x8_p_V_27_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_27 |     array    |
|buffer1_1_48_8x8_p_V_27_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_27 |     array    |
|buffer1_1_48_8x8_p_V_27_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_27 |     array    |
|buffer1_1_48_8x8_p_V_28_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_28 |     array    |
|buffer1_1_48_8x8_p_V_28_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_28 |     array    |
|buffer1_1_48_8x8_p_V_28_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_28 |     array    |
|buffer1_1_48_8x8_p_V_29_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_29 |     array    |
|buffer1_1_48_8x8_p_V_29_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_29 |     array    |
|buffer1_1_48_8x8_p_V_29_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_29 |     array    |
|buffer1_1_48_8x8_p_V_30_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_30 |     array    |
|buffer1_1_48_8x8_p_V_30_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_30 |     array    |
|buffer1_1_48_8x8_p_V_30_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_30 |     array    |
|buffer1_1_48_8x8_p_V_31_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_31 |     array    |
|buffer1_1_48_8x8_p_V_31_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_31 |     array    |
|buffer1_1_48_8x8_p_V_31_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_31 |     array    |
|buffer1_1_48_8x8_p_V_32_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_32 |     array    |
|buffer1_1_48_8x8_p_V_32_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_32 |     array    |
|buffer1_1_48_8x8_p_V_32_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_32 |     array    |
|buffer1_1_48_8x8_p_V_33_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_33 |     array    |
|buffer1_1_48_8x8_p_V_33_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_33 |     array    |
|buffer1_1_48_8x8_p_V_33_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_33 |     array    |
|buffer1_1_48_8x8_p_V_34_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_34 |     array    |
|buffer1_1_48_8x8_p_V_34_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_34 |     array    |
|buffer1_1_48_8x8_p_V_34_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_34 |     array    |
|buffer1_1_48_8x8_p_V_35_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_35 |     array    |
|buffer1_1_48_8x8_p_V_35_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_35 |     array    |
|buffer1_1_48_8x8_p_V_35_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_35 |     array    |
|buffer1_1_48_8x8_p_V_36_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_36 |     array    |
|buffer1_1_48_8x8_p_V_36_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_36 |     array    |
|buffer1_1_48_8x8_p_V_36_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_36 |     array    |
|buffer1_1_48_8x8_p_V_37_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_37 |     array    |
|buffer1_1_48_8x8_p_V_37_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_37 |     array    |
|buffer1_1_48_8x8_p_V_37_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_37 |     array    |
|buffer1_1_48_8x8_p_V_38_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_38 |     array    |
|buffer1_1_48_8x8_p_V_38_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_38 |     array    |
|buffer1_1_48_8x8_p_V_38_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_38 |     array    |
|buffer1_1_48_8x8_p_V_39_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_39 |     array    |
|buffer1_1_48_8x8_p_V_39_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_39 |     array    |
|buffer1_1_48_8x8_p_V_39_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_39 |     array    |
|buffer1_1_48_8x8_p_V_40_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_40 |     array    |
|buffer1_1_48_8x8_p_V_40_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_40 |     array    |
|buffer1_1_48_8x8_p_V_40_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_40 |     array    |
|buffer1_1_48_8x8_p_V_41_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_41 |     array    |
|buffer1_1_48_8x8_p_V_41_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_41 |     array    |
|buffer1_1_48_8x8_p_V_41_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_41 |     array    |
|buffer1_1_48_8x8_p_V_42_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_42 |     array    |
|buffer1_1_48_8x8_p_V_42_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_42 |     array    |
|buffer1_1_48_8x8_p_V_42_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_42 |     array    |
|buffer1_1_48_8x8_p_V_43_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_43 |     array    |
|buffer1_1_48_8x8_p_V_43_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_43 |     array    |
|buffer1_1_48_8x8_p_V_43_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_43 |     array    |
|buffer1_1_48_8x8_p_V_44_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_44 |     array    |
|buffer1_1_48_8x8_p_V_44_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_44 |     array    |
|buffer1_1_48_8x8_p_V_44_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_44 |     array    |
|buffer1_1_48_8x8_p_V_45_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_45 |     array    |
|buffer1_1_48_8x8_p_V_45_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_45 |     array    |
|buffer1_1_48_8x8_p_V_45_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_45 |     array    |
|buffer1_1_48_8x8_p_V_46_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_46 |     array    |
|buffer1_1_48_8x8_p_V_46_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_46 |     array    |
|buffer1_1_48_8x8_p_V_46_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_46 |     array    |
|buffer1_1_48_8x8_p_V_47_address0  | out |    7|  ap_memory | buffer1_1_48_8x8_p_V_47 |     array    |
|buffer1_1_48_8x8_p_V_47_ce0       | out |    1|  ap_memory | buffer1_1_48_8x8_p_V_47 |     array    |
|buffer1_1_48_8x8_p_V_47_q0        |  in |    8|  ap_memory | buffer1_1_48_8x8_p_V_47 |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

