INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plett/OneDrive/Desktop/Projects_ASDI/Capitolo_2_Reti_Sequenziali_Elementari/shift_reg_behav/shift_reg_behav.srcs/sources_1/new/shift_reg_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_reg_behav'
