#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029a0270e2f0 .scope module, "ram_tb" "ram_tb" 2 28;
 .timescale 0 0;
L_0000029a026118f8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0000029a02611020_0 .net/2u *"_ivl_0", 9 0, L_0000029a026118f8;  1 drivers
v0000029a02610940_0 .var "addr", 4 0;
v0000029a02610a80_0 .var "clk", 0 0;
v0000029a02611160_0 .net "data_in", 9 0, L_0000029a026117a0;  1 drivers
v0000029a02611200_0 .net "data_out", 9 0, L_0000029a02610c60;  1 drivers
v0000029a02610bc0_0 .var/i "i", 31 0;
v0000029a02611700_0 .var "resetRam", 0 0;
v0000029a026113e0_0 .var "tb_data", 9 0;
v0000029a02610d00_0 .var "wr_en", 0 0;
L_0000029a026117a0 .functor MUXZ 10, L_0000029a026118f8, v0000029a026113e0_0, v0000029a02610d00_0, C4<>;
S_0000029a0270e480 .scope module, "iram" "ram" 2 45, 2 1 0, S_0000029a0270e2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "resetRam";
    .port_info 3 /INPUT 10 "data_in";
    .port_info 4 /INPUT 5 "addr";
    .port_info 5 /OUTPUT 10 "data_out";
v0000029a02706760_0 .net *"_ivl_1", 0 0, L_0000029a02611480;  1 drivers
v0000029a025a58e0_0 .net *"_ivl_2", 9 0, L_0000029a026112a0;  1 drivers
v0000029a025a5980_0 .net *"_ivl_4", 5 0, L_0000029a02610b20;  1 drivers
L_0000029a02611868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029a025a5a20_0 .net *"_ivl_7", 0 0, L_0000029a02611868;  1 drivers
L_0000029a026118b0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0000029a025a5ac0_0 .net/2u *"_ivl_8", 9 0, L_0000029a026118b0;  1 drivers
v0000029a025a5b60_0 .net "addr", 4 0, v0000029a02610940_0;  1 drivers
v0000029a026115c0_0 .net "clk", 0 0, v0000029a02610a80_0;  1 drivers
v0000029a02611660_0 .net "data_in", 9 0, L_0000029a026117a0;  alias, 1 drivers
v0000029a02611520_0 .net "data_out", 9 0, L_0000029a02610c60;  alias, 1 drivers
v0000029a026110c0 .array "ram", 15 0, 9 0;
v0000029a02610ee0_0 .net "resetRam", 0 0, v0000029a02611700_0;  1 drivers
v0000029a026109e0_0 .net "wr_en", 0 0, v0000029a02610d00_0;  1 drivers
E_0000029a025a7330 .event posedge, v0000029a026115c0_0;
L_0000029a02611480 .reduce/nor v0000029a02610d00_0;
L_0000029a026112a0 .array/port v0000029a026110c0, L_0000029a02610b20;
L_0000029a02610b20 .concat [ 5 1 0 0], v0000029a02610940_0, L_0000029a02611868;
L_0000029a02610c60 .functor MUXZ 10, L_0000029a026118b0, L_0000029a026112a0, L_0000029a02611480, C4<>;
S_0000029a0270e610 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 15, 2 15 0, S_0000029a0270e480;
 .timescale 0 0;
v0000029a02706a10_0 .var/i "i", 31 0;
    .scope S_0000029a0270e480;
T_0 ;
    %wait E_0000029a025a7330;
    %load/vec4 v0000029a02610ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0000029a0270e610;
    %jmp t_0;
    .scope S_0000029a0270e610;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029a02706a10_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000029a02706a10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v0000029a02706a10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a026110c0, 0, 4;
    %load/vec4 v0000029a02706a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a02706a10_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0000029a0270e480;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029a026109e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000029a02611660_0;
    %load/vec4 v0000029a025a5b60_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029a026110c0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000029a0270e2f0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0000029a02610a80_0;
    %inv;
    %store/vec4 v0000029a02610a80_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029a0270e2f0;
T_2 ;
    %vpi_call 2 53 "$monitor", "addrs = %b resetRam=%b Write = %b  dataIn = %b dataOut = %b", v0000029a02610940_0, v0000029a02611700_0, v0000029a02610d00_0, v0000029a02611160_0, v0000029a02611200_0 {0 0 0};
    %vpi_call 2 54 "$dumpfile", "ram_tb.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029a0270e2f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a02610a80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029a02610940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a02610d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a02611700_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000029a026113e0_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a02610d00_0, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029a02610bc0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000029a02610bc0_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0000029a02610bc0_0;
    %pad/s 10;
    %assign/vec4 v0000029a026113e0_0, 0;
    %load/vec4 v0000029a02610bc0_0;
    %subi 1, 0, 32;
    %pad/s 5;
    %assign/vec4 v0000029a02610940_0, 0;
    %delay 10, 0;
    %load/vec4 v0000029a02610bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a02610bc0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a02610d00_0, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029a02610bc0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000029a02610bc0_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0000029a02610bc0_0;
    %subi 1, 0, 32;
    %pad/s 5;
    %assign/vec4 v0000029a02610940_0, 0;
    %delay 10, 0;
    %load/vec4 v0000029a02610bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a02610bc0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029a02611700_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029a02611700_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029a02610bc0_0, 0, 32;
T_2.4 ;
    %load/vec4 v0000029a02610bc0_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0000029a02610bc0_0;
    %subi 1, 0, 32;
    %pad/s 5;
    %assign/vec4 v0000029a02610940_0, 0;
    %delay 10, 0;
    %load/vec4 v0000029a02610bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a02610bc0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %delay 100, 0;
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ram.v";
