 
cpldfit:  version L.68                              Xilinx Inc.
                                  Fitter Report
Design Name: ModeSelect_sch                      Date:  7- 7-2011,  9:57AM
Device Used: XC2C64A-5-QFG48
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
17 /64  ( 27%) 19  /224  (  8%) 21  /160  ( 13%) 0  /64  (  0%) 32 /37  ( 86%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1       2/16      3/40     3/56     2/ 7    0/1      0/1      0/1      1/1*
FB2       7/16      8/40     8/56     7/10    0/1      0/1      0/1      1/1*
FB3       3/16      6/40     5/56     3/11    0/1      0/1      0/1      1/1*
FB4       5/16      4/40     3/56     5/ 9    0/1      0/1      0/1      1/1*
         -----    -------  -------   -----    ---      ---      ---      ---
Total    17/64     21/160   19/224   17/37    0/4      0/4      0/4      4/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
0/3         0/1         0/4         0/0


** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   15          15    |  I/O              :    24     29
Output        :   17          17    |  GCK/IO           :     3      3
Bidirectional :    0           0    |  GTS/IO           :     4      4
GCK           :    0           0    |  GSR/IO           :     1      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     32          32

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

INFO:Cpld - Inferring BUFG constraint for signal 'GSM_LD_DTR' based upon the LOC
   constraint 'P12'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'GSM_LD_RTS' based upon the LOC
   constraint 'P13'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'GSM_LD_TX' based upon the LOC
   constraint 'P11'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal
   'GSM_LD_TX_IBUF' is ignored. Most likely the signal is gated and therefore
   cannot be used as a global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal
   'GSM_LD_RTS_IBUF' is ignored. Most likely the signal is gated and therefore
   cannot be used as a global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal
   'GSM_LD_DTR_IBUF' is ignored. Most likely the signal is gated and therefore
   cannot be used as a global control signal.
*************************  Summary of Mapped Logic  ************************

** 17 Outputs **

Signal              Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
GSM_TX              2     2     2    FB1_12  47    GTS/I/O   O       LVCMOS33           FAST         
GSM_DTR             2     2     2    FB1_13  46    GSR/I/O   O       LVCMOS33           FAST         
GSM_LD_RX           2     2     1    FB2_1   6     I/O       O       LVCMOS33           FAST         
GSM_LD_DSR          2     2     1    FB2_2   7     I/O       O       LVCMOS33           FAST         
GSM_LD_CTS          2     2     1    FB2_3   8     I/O       O       LVCMOS33           FAST         
GSM_LD_RING         2     2     1    FB2_4   9     I/O       O       LVCMOS33           FAST         
GSM_LD_DCD          2     2     1    FB2_5   10    I/O       O       LVCMOS33           FAST         
TRACE_LD_TX         2     2     1    FB2_12  14    I/O       O       LVCMOS33           FAST         
GPS_LD_TX           2     2     1    FB2_13  15    I/O       O       LVCMOS33           FAST         
GSM_RTS             2     2     2    FB3_1   45    I/O       O       LVCMOS33           FAST         
TRACE_RX            3     4     2    FB3_3   43    I/O       O       LVCMOS33           FAST         
SERVICE_OUT         2     2     2    FB3_5   39    I/O       O       LVCMOS33           FAST         
nFORCEOFF_LD0       1     1     1    FB4_7   20    I/O       O       LVCMOS33           FAST         
FORCEON_LD0         1     1     1    FB4_10  24    I/O       O       LVCMOS33           FAST         
nFORCEOFF_LD1       1     1     1    FB4_11  25    I/O       O       LVCMOS33           FAST         
FORCEON_LD1         1     1     1    FB4_12  26    I/O       O       LVCMOS33           FAST         
GPS_RX              3     4     1    FB4_14  28    I/O       O       LVCMOS33           FAST         

** 15 Inputs **

Signal              Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                             No.   Type      Use     STD      Style
GSM_RX              2    FB1_2   5     I/O       I       LVCMOS33 
GSM_DSR             2    FB1_3   4     I/O       I       LVCMOS33 
GSM_CTS             2    FB1_9   2     GTS/I/O   I       LVCMOS33 
GSM_RING            2    FB1_10  1     GTS/I/O   I       LVCMOS33 
GSM_DCD             2    FB1_11  48    GTS/I/O   I       LVCMOS33 
GSM_LD_TX           1    FB2_7   11    GCK/I/O   I       LVCMOS33 
GSM_LD_DTR          1    FB2_8   12    GCK/I/O   I       LVCMOS33 
GSM_LD_RTS          1    FB2_10  13    GCK/I/O   I       LVCMOS33 
TRACE_TX            2    FB3_2   44    I/O       I       LVCMOS33 
SERVICE_IN          2    FB3_6   38    I/O       I       LVCMOS33 PU
MODE<0>             2    FB3_9   37    I/O       I       LVCMOS33 PU
MODE<1>             2    FB3_10  36    I/O       I       LVCMOS33 PU
TRACE_LD_RX         1    FB4_1   17    I/O       I       LVCMOS33 
GPS_LD_RX           1    FB4_2   18    I/O       I       LVCMOS33 
GPS_TX              1    FB4_13  27    I/O       I       LVCMOS33 

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               3/37
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   3/53
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB1_1        (b)           
(unused)                      0     FB1_2   5    I/O     I     
(unused)                      0     FB1_3   4    I/O     I     
(unused)                      0     FB1_4        (b)           
(unused)                      0     FB1_5        (b)           
(unused)                      0     FB1_6        (b)           
(unused)                      0     FB1_7        (b)           
(unused)                      0     FB1_8        (b)           
(unused)                      0     FB1_9   2    GTS/I/O I     
(unused)                      0     FB1_10  1    GTS/I/O I     
(unused)                      0     FB1_11  48   GTS/I/O I     
GSM_TX                        2     FB1_12  47   GTS/I/O O                  +  
GSM_DTR                       2     FB1_13  46   GSR/I/O O                  +  
(unused)                      0     FB1_14       (b)           
(unused)                      0     FB1_15       (b)           
(unused)                      0     FB1_16       (b)           

Signals Used by Logic in Function Block
  1: GSM_LD_DTR         2: GSM_LD_TX          3: MODE<0> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
GSM_TX            .XX..................................... 2       
GSM_DTR           X.X..................................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               8/32
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   8/48
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
GSM_LD_RX                     2     FB2_1   6    I/O     O                  +  
GSM_LD_DSR                    2     FB2_2   7    I/O     O                  +  
GSM_LD_CTS                    2     FB2_3   8    I/O     O                  +  
GSM_LD_RING                   2     FB2_4   9    I/O     O                  +  
GSM_LD_DCD                    2     FB2_5   10   I/O     O                  +  
(unused)                      0     FB2_6        (b)           
(unused)                      0     FB2_7   11   GCK/I/O I     
(unused)                      0     FB2_8   12   GCK/I/O I     
(unused)                      0     FB2_9        (b)           
(unused)                      0     FB2_10  13   GCK/I/O I     
(unused)                      0     FB2_11       (b)           
TRACE_LD_TX                   2     FB2_12  14   I/O     O                  +  
GPS_LD_TX                     2     FB2_13  15   I/O     O                  +  
(unused)                      0     FB2_14       (b)           
(unused)                      0     FB2_15       (b)           
(unused)                      0     FB2_16       (b)           

Signals Used by Logic in Function Block
  1: GPS_TX             4: GSM_DSR            7: MODE<0> 
  2: GSM_CTS            5: GSM_RING           8: TRACE_TX 
  3: GSM_DCD            6: GSM_RX           

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
GSM_LD_RX         .....XX................................. 2       
GSM_LD_DSR        ...X..X................................. 2       
GSM_LD_CTS        .X....X................................. 2       
GSM_LD_RING       ....X.X................................. 2       
GSM_LD_DCD        ..X...X................................. 2       
TRACE_LD_TX       ......XX................................ 2       
GPS_LD_TX         X.....X................................. 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               6/34
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   5/51
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
GSM_RTS                       2     FB3_1   45   I/O     O                  +  
(unused)                      0     FB3_2   44   I/O     I     
TRACE_RX                      3     FB3_3   43   I/O     O                  +  
(unused)                      0     FB3_4        (b)           
SERVICE_OUT                   2     FB3_5   39   I/O     O                  +  
(unused)                      0     FB3_6   38   I/O     I     
(unused)                      0     FB3_7        (b)           
(unused)                      0     FB3_8        (b)           
(unused)                      0     FB3_9   37   I/O     I     
(unused)                      0     FB3_10  36   I/O     I     
(unused)                      0     FB3_11  35   I/O           
(unused)                      0     FB3_12  34   I/O           
(unused)                      0     FB3_13       (b)           
(unused)                      0     FB3_14  33   I/O           
(unused)                      0     FB3_15  32   I/O           
(unused)                      0     FB3_16       (b)           

Signals Used by Logic in Function Block
  1: GPS_TX             3: MODE<0>            5: SERVICE_IN 
  2: GSM_LD_RTS         4: MODE<1>            6: TRACE_LD_RX 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
GSM_RTS           .XX..................................... 2       
TRACE_RX          X.XX.X.................................. 4       
SERVICE_OUT       ..X.X................................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               4/36
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   3/53
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB4_1   17   I/O     I     
(unused)                      0     FB4_2   18   I/O     I     
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4        (b)           
(unused)                      0     FB4_5        (b)           
(unused)                      0     FB4_6        (b)           
nFORCEOFF_LD0                 1     FB4_7   20   I/O     O                  +  
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
FORCEON_LD0                   1     FB4_10  24   I/O     O                  +  
nFORCEOFF_LD1                 1     FB4_11  25   I/O     O                  +  
FORCEON_LD1                   1     FB4_12  26   I/O     O                  +  
(unused)                      0     FB4_13  27   I/O     I     
GPS_RX                        3     FB4_14  28   I/O     O                  +  
(unused)                      0     FB4_15       (b)           
(unused)                      0     FB4_16  30   I/O           

Signals Used by Logic in Function Block
  1: GPS_LD_RX          3: MODE<1>            4: TRACE_TX 
  2: MODE<0>          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
nFORCEOFF_LD0     .X...................................... 1       
FORCEON_LD0       .X...................................... 1       
nFORCEOFF_LD1     .X...................................... 1       
FORCEON_LD1       .X...................................... 1       
GPS_RX            XXXX.................................... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


FORCEON_LD0_I <= NOT ('0');
FORCEON_LD0 <= FORCEON_LD0_I when FORCEON_LD0_OE = '1' else 'Z';
FORCEON_LD0_OE <= MODE(0);


FORCEON_LD1_I <= NOT ('0');
FORCEON_LD1 <= FORCEON_LD1_I when FORCEON_LD1_OE = '1' else 'Z';
FORCEON_LD1_OE <= MODE(0);


GPS_LD_TX_I <= GPS_TX;
GPS_LD_TX <= GPS_LD_TX_I when GPS_LD_TX_OE = '1' else 'Z';
GPS_LD_TX_OE <= MODE(0);


GPS_RX_I <= ((TRACE_TX AND NOT MODE(1))
	OR (MODE(1) AND GPS_LD_RX));
GPS_RX <= GPS_RX_I when GPS_RX_OE = '1' else 'Z';
GPS_RX_OE <= MODE(0);


GSM_DTR_I <= GSM_LD_DTR;
GSM_DTR <= GSM_DTR_I when GSM_DTR_OE = '1' else 'Z';
GSM_DTR_OE <= MODE(0);


GSM_LD_CTS_I <= GSM_CTS;
GSM_LD_CTS <= GSM_LD_CTS_I when GSM_LD_CTS_OE = '1' else 'Z';
GSM_LD_CTS_OE <= MODE(0);


GSM_LD_DCD_I <= GSM_DCD;
GSM_LD_DCD <= GSM_LD_DCD_I when GSM_LD_DCD_OE = '1' else 'Z';
GSM_LD_DCD_OE <= MODE(0);


GSM_LD_DSR_I <= GSM_DSR;
GSM_LD_DSR <= GSM_LD_DSR_I when GSM_LD_DSR_OE = '1' else 'Z';
GSM_LD_DSR_OE <= MODE(0);


GSM_LD_RING_I <= GSM_RING;
GSM_LD_RING <= GSM_LD_RING_I when GSM_LD_RING_OE = '1' else 'Z';
GSM_LD_RING_OE <= MODE(0);


GSM_LD_RX_I <= GSM_RX;
GSM_LD_RX <= GSM_LD_RX_I when GSM_LD_RX_OE = '1' else 'Z';
GSM_LD_RX_OE <= MODE(0);


GSM_RTS_I <= GSM_LD_RTS;
GSM_RTS <= GSM_RTS_I when GSM_RTS_OE = '1' else 'Z';
GSM_RTS_OE <= MODE(0);


GSM_TX_I <= GSM_LD_TX;
GSM_TX <= GSM_TX_I when GSM_TX_OE = '1' else 'Z';
GSM_TX_OE <= MODE(0);


SERVICE_OUT_I <= SERVICE_IN;
SERVICE_OUT <= SERVICE_OUT_I when SERVICE_OUT_OE = '1' else 'Z';
SERVICE_OUT_OE <= MODE(0);


TRACE_LD_TX_I <= TRACE_TX;
TRACE_LD_TX <= TRACE_LD_TX_I when TRACE_LD_TX_OE = '1' else 'Z';
TRACE_LD_TX_OE <= MODE(0);


TRACE_RX_I <= ((GPS_TX AND NOT MODE(1))
	OR (MODE(1) AND TRACE_LD_RX));
TRACE_RX <= TRACE_RX_I when TRACE_RX_OE = '1' else 'Z';
TRACE_RX_OE <= MODE(0);


nFORCEOFF_LD0_I <= NOT ('0');
nFORCEOFF_LD0 <= nFORCEOFF_LD0_I when nFORCEOFF_LD0_OE = '1' else 'Z';
nFORCEOFF_LD0_OE <= MODE(0);


nFORCEOFF_LD1_I <= NOT ('0');
nFORCEOFF_LD1 <= nFORCEOFF_LD1_I when nFORCEOFF_LD1_OE = '1' else 'Z';
nFORCEOFF_LD1_OE <= MODE(0);


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C64A-5-QFG48


   -----------------------------------  
  /13 14 15 16 17 18 19 20 21 22 23 24 \
 | 12                               25 | 
 | 11                               26 | 
 | 10                               27 | 
 | 9                                28 | 
 | 8                                29 | 
 | 7                                30 | 
 | 6          XC2C64A-5-QFG48       31 | 
 | 5                                32 | 
 | 4                                33 | 
 | 3                                34 | 
 | 2                                35 | 
 | 1                                36 | 
 \ 48 47 46 45 44 43 42 41 40 39 38 37 /
   -----------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 GSM_RING                         25 nFORCEOFF_LD1                 
  2 GSM_CTS                          26 FORCEON_LD1                   
  3 VCCAUX                           27 GPS_TX                        
  4 GSM_DSR                          28 GPS_RX                        
  5 GSM_RX                           29 VCC                           
  6 GSM_LD_RX                        30 WPU                           
  7 GSM_LD_DSR                       31 GND                           
  8 GSM_LD_CTS                       32 WPU                           
  9 GSM_LD_RING                      33 WPU                           
 10 GSM_LD_DCD                       34 WPU                           
 11 GSM_LD_TX                        35 WPU                           
 12 GSM_LD_DTR                       36 MODE<1>                       
 13 GSM_LD_RTS                       37 MODE<0>                       
 14 TRACE_LD_TX                      38 SERVICE_IN                    
 15 GPS_LD_TX                        39 SERVICE_OUT                   
 16 GND                              40 TDO                           
 17 TRACE_LD_RX                      41 GND                           
 18 GPS_LD_RX                        42 VCCIO-3.3                     
 19 VCCIO-3.3                        43 TRACE_RX                      
 20 nFORCEOFF_LD0                    44 TRACE_TX                      
 21 TDI                              45 GSM_RTS                       
 22 TMS                              46 GSM_DTR                       
 23 TCK                              47 GSM_TX                        
 24 FORCEON_LD0                      48 GSM_DCD                       


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c64a-5-QFG48
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : PULLUP
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : FLOAT
Default Voltage Standard for All Outputs    : LVCMOS33
Input Limit                                 : 32
Pterm Limit                                 : 28
