
---------- Begin Simulation Statistics ----------
final_tick                               2241988459500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210615                       # Simulator instruction rate (inst/s)
host_mem_usage                                4691884                       # Number of bytes of host memory used
host_op_rate                                   435130                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7122.02                       # Real time elapsed on the host
host_tick_rate                              148712113                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    3099000494                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.059130                       # Number of seconds simulated
sim_ticks                                1059129916500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   110                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4798930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9597704                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    202586203                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect       339696                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     26341657                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    173100745                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     44197242                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    202586203                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    158388961                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       228183114                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        21706358                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     24620428                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         522653428                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        299617416                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     26380506                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          112614160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      35429554                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         9622                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    472311330                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1032584852                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   1315484457                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.784946                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.754994                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    989237806     75.20%     75.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     88817715      6.75%     81.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     61859172      4.70%     86.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     82098881      6.24%     92.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     26028360      1.98%     94.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     13522691      1.03%     95.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10843124      0.82%     96.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7647154      0.58%     97.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     35429554      2.69%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1315484457                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            3726123                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     12807155                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1028681826                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             149680731                       # Number of loads committed
system.switch_cpus.commit.membars                5990                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      2213209      0.21%      0.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    787286319     76.24%     76.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       993444      0.10%     76.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2146902      0.21%     76.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       126851      0.01%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd         6150      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       297938      0.03%     76.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        96022      0.01%     76.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       977705      0.09%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift         8988      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    149418901     14.47%     91.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     86926928      8.42%     99.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       261830      0.03%     99.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1823664      0.18%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1032584851                       # Class of committed instruction
system.switch_cpus.commit.refs              238431323                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1032584851                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.236520                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.236520                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     148068979                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1699364479                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        776824132                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         432764550                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       26522686                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       8104186                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           188555867                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               3156997                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses           106475672                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                508688                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           228183114                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         138661888                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             421051074                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes      15669153                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles    194774936                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              983226841                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles     48523546                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles          167                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles       319793                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        53045372                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                191                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.107722                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    701092149                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     65903600                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.464167                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   1392284542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.451018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.865119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1069335187     76.80%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         15878683      1.14%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         17725390      1.27%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         14924491      1.07%     80.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         42077977      3.02%     83.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         17158473      1.23%     84.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         18598826      1.34%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         14254380      1.02%     86.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        182331135     13.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1392284542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           6703315                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2863272                       # number of floating regfile writes
system.switch_cpus.idleCycles               725975291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     30149607                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        130965236                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.628889                       # Inst execution rate
system.switch_cpus.iew.exec_refs            322796763                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          106465012                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       110810000                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     217059123                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         7823                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1685963                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    124550267                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1506886593                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     216331751                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     47493102                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1332150593                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         478926                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3297128                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       26522686                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4197739                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      6901543                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     10024539                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       263960                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       119493                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       359161                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     67378388                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     35799674                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       119493                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     27636509                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2513098                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1347202265                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1283759717                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.644817                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         868698467                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.606044                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1291483288                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2033023785                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1045116978                       # number of integer regfile writes
system.switch_cpus.ipc                       0.236043                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.236043                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      9568228      0.69%      0.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1029360019     74.61%     75.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1181257      0.09%     75.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       2200209      0.16%     75.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       136492      0.01%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            4      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         8471      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       306605      0.02%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       108341      0.01%     75.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1007131      0.07%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        11688      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            2      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     75.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    222694772     16.14%     91.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    106860516      7.75%     99.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2414576      0.18%     99.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      3785386      0.27%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1379643698                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         7908504                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     16127821                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      6585643                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     12265741                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1362166966                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   4159473214                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1277174074                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1969036451                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1506859046                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1379643698                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        27547                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    474301692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     24029100                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        17925                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    632883369                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1392284542                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.990921                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.513851                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    913536597     65.61%     65.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     73389287      5.27%     70.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    102505589      7.36%     78.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    110169043      7.91%     86.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    192684026     13.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1392284542                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.651310                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           138713750                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses               1531007                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      5524377                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6324169                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    217059123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    124550267                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       603633523                       # number of misc regfile reads
system.switch_cpus.numCycles               2118259833                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       121984945                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1087006399                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        5285289                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        793800875                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1203261                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        218158                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4022027586                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1638455558                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1720914246                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         422711063                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       19713331                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       26522686                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      27230325                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        633907754                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      7883238                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2553781289                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        34639                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          14430629                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          341                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2784180549                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3087194608                       # The number of ROB writes
system.switch_cpus.timesIdled                24294287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests       173858                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         9001                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47525324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       342236                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     94211875                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         351237                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4245476                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       772257                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4026507                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              106                       # Transaction distribution
system.membus.trans_dist::ReadExReq            553358                       # Transaction distribution
system.membus.trans_dist::ReadExResp           553358                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4245476                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14396538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14396538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14396538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    356549824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    356549824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               356549824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4798940                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4798940    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4798940                       # Request fanout histogram
system.membus.reqLayer2.occupancy         14151665619                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        25974012704                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 2241988459500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          43987315                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4188238                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     37495191                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9080990                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7704                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7704                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1808443                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1808443                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      37502758                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6484558                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side    112492694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     24894411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             137387105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   4799355904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    749374848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5548730752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4984239                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49937216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         51651220                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010112                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.101776                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               51137923     99.01%     99.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 504296      0.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   9001      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           51651220                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        89312095336                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12450326027                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       56265284758                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     34597474                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      6391433                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40988907                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     34597474                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      6391433                       # number of overall hits
system.l2.overall_hits::total                40988907                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst      2897272                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1901568                       # number of demand (read+write) misses
system.l2.demand_misses::total                4798840                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst      2897272                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1901568                       # number of overall misses
system.l2.overall_misses::total               4798840                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst 233921813263                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 162806986354                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     396728799617                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst 233921813263                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 162806986354                       # number of overall miss cycles
system.l2.overall_miss_latency::total    396728799617                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     37494746                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8293001                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             45787747                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     37494746                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8293001                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            45787747                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.077271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.229298                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.104806                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.077271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.229298                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.104806                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80738.644236                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85617.230808                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82671.812275                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80738.644236                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85617.230808                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82671.812275                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          696981971                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   4798941                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     145.236620                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              772257                       # number of writebacks
system.l2.writebacks::total                    772257                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst      2897272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1901568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4798840                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst      2897272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1901568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4798840                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst 204949103263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 143791306354                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 348740409617                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst 204949103263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 143791306354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 348740409617                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.077271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.229298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.104806                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.077271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.229298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.104806                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70738.647688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75617.230808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72671.814359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70738.647688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75617.230808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72671.814359                       # average overall mshr miss latency
system.l2.replacements                        4976227                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3415981                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3415981                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3415981                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3415981                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     37488567                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         37488567                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     37488567                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     37488567                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       155573                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        155573                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data         7603                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 7603                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data          101                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                101                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data         7704                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7704                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.013110                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.013110                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data   292.079208                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   292.079208                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data          101                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           101                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data      2013500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2013500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.013110                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.013110                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19935.643564                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19935.643564                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      1255080                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1255080                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       553363                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              553363                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  43892346218                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43892346218                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1808443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1808443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.305989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.305989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79319.264602                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79319.264602                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       553363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         553363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  38358716218                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38358716218                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.305989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.305989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69319.264602                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69319.264602                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     34597474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34597474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst      2897272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2897272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst 233921813263                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 233921813263                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     37494746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       37494746                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.077271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.077271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80738.644236                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80738.644236                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst      2897272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2897272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst 204949103263                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 204949103263                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.077271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.077271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70738.647688                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70738.647688                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      5136353                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5136353                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1348205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1348205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 118914640136                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 118914640136                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6484558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6484558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.207910                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.207910                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88202.194871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88202.194871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1348205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1348205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 105432590136                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 105432590136                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.207910                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.207910                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78202.194871                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78202.194871                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    93717560                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4976227                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.833056                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     126.270501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        12.598136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.533693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1069.185444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   835.412226                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.061656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.522063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.407916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          634                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 737576779                       # Number of tag accesses
system.l2.tags.data_accesses                737576779                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst    185425344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    121700032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          307125376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst    185425344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     185425344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     49424448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        49424448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      2897271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1901563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4798834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       772257                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             772257                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    175073276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    114905669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             289978945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    175073276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        175073276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       46665142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             46665142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       46665142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    175073276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    114905669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            336644087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    767161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   2897262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1820992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003794360500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        46229                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        46229                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10445760                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             721515                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4798834                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     772257                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4798834                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   772257                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  80580                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5096                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            310232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            205340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            255376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            309447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            399233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            250869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            386646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            355182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            304812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            314942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           315139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           229043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           286226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           302999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           273787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           218981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             27499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             86586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             68654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             31202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           111484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            50294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27258                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  62817968796                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23591270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            151285231296                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13313.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32063.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2462586                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  443509                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4798834                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               772257                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4718254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  46235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  46238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  46240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  46248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  46259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  46247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  46269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  46272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  46234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  46234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  46229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  46229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2579284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    136.108867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.864973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   149.033538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1576029     61.10%     61.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       646352     25.06%     86.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       177631      6.89%     93.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        75166      2.91%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        41312      1.60%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21949      0.85%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14256      0.55%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8219      0.32%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18370      0.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2579284                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        46229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     102.061390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     90.211027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.594784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         45994     99.49%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          228      0.49%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         46229                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        46229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.594216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.569957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.911728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            32261     69.79%     69.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              602      1.30%     71.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13232     28.62%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              132      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         46229                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              301968256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5157120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                49096576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               307125376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             49424448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       285.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        46.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    289.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     46.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1059129808500                       # Total gap between requests
system.mem_ctrls.avgGap                     190111.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst    185424768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    116543488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     49096576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 175072731.976785749197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 110037008.854522317648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 46355574.736520051956                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      2897271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1901563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       772257                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  85371456746                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  65913774550                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25484915050928                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29466.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34662.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33000562.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9399067440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4995707640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16035933060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1998038520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83606406000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     412248701520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      59549076000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       587832930180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.014943                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 151176769911                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35366500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 872586646589                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9017084580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4792675140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17652400500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2006400960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83606406000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     409553873760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61817886240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       588446727180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.594472                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 157086000903                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35366500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 866677415597                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1182858543000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1059129916500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1251738033                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    100310028                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1352048061                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1251738033                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    100310028                       # number of overall hits
system.cpu.icache.overall_hits::total      1352048061                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     47581676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     37502758                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       85084434                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     47581676                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     37502758                       # number of overall misses
system.cpu.icache.overall_misses::total      85084434                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 806947038460                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 806947038460                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 806947038460                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 806947038460                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1299319709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    137812786                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1437132495                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1299319709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    137812786                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1437132495                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.036620                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.272128                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.059204                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.036620                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.272128                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.059204                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 21517.005188                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9484.073649                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 21517.005188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9484.073649                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs   1534225158                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          37502758                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.909662                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     85076611                       # number of writebacks
system.cpu.icache.writebacks::total          85076611                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     37502758                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     37502758                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     37502758                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     37502758                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 769444281460                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 769444281460                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 769444281460                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 769444281460                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.272128                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026096                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.272128                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.026096                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 20517.005215                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20517.005215                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 20517.005215                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20517.005215                       # average overall mshr miss latency
system.cpu.icache.replacements               85076611                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1251738033                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    100310028                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1352048061                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     47581676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     37502758                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      85084434                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 806947038460                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 806947038460                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1299319709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    137812786                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1437132495                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.036620                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.272128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.059204                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 21517.005188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9484.073649                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     37502758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     37502758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 769444281460                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 769444281460                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.272128                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 20517.005215                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20517.005215                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.988723                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1437131079                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          85084177                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.890697                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   135.064839                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   120.923884                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.527597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.472359                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2959349423                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2959349423                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    457821598                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    253445714                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        711267312                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    457833213                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    253769310                       # number of overall hits
system.cpu.dcache.overall_hits::total       711602523                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     14988351                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8286855                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       23275206                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     14995372                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8300705                       # number of overall misses
system.cpu.dcache.overall_misses::total      23296077                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 288724424904                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 288724424904                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 288724424904                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 288724424904                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    472809949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    261732569                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    734542518                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    472828585                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    262070015                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    734898600                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031701                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.031662                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031687                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.031674                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031700                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 34841.254602                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12404.806424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 34783.120820                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12393.692934                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    562342224                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8300705                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.746321                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10074709                       # number of writebacks
system.cpu.dcache.writebacks::total          10074709                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8286855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8286855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8300705                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8300705                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 280437569904                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 280437569904                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 281231028904                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 281231028904                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.031662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011282                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.031674                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011295                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 33841.254602                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33841.254602                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 33880.378703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33880.378703                       # average overall mshr miss latency
system.cpu.dcache.replacements               23288117                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    282359689                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    166509652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       448869341                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     11215859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      6470708                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17686567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 220816769000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 220816769000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    293575548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    172980360                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    466555908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038204                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.037407                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34125.596303                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12484.998869                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6470708                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6470708                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 214346061000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 214346061000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.037407                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013869                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33125.596303                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33125.596303                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175461909                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     86936062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      262397971                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3772492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1816147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5588639                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  67907655904                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  67907655904                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    179234401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     88752209                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    267986610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.020463                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020854                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37391.056949                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12151.018505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1816147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1816147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  66091508904                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  66091508904                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.020463                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006777                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 36391.056949                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36391.056949                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        11615                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       323596                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        335211                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7021                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        13850                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        20871                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        18636                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       337446                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       356082                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.376744                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.041044                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.058613                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        13850                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        13850                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    793459000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    793459000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.041044                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.038896                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 57289.458484                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 57289.458484                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2241988459500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998780                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           734885261                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          23288117                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.556234                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   135.077538                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   120.921241                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.527647                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.472349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1493085573                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1493085573                       # Number of data accesses

---------- End Simulation Statistics   ----------
