# 1 "arch/arm/boot/dts/imx7ulp-com.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx7ulp-com.dts"




/dts-v1/;

# 1 "arch/arm/boot/dts/imx7ulp.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx7ulp-clock.h" 1
# 9 "arch/arm/boot/dts/imx7ulp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 10 "arch/arm/boot/dts/imx7ulp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm/boot/dts/imx7ulp.dtsi" 2

# 1 "arch/arm/boot/dts/imx7ulp-pinfunc.h" 1
# 13 "arch/arm/boot/dts/imx7ulp.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <1>;
 #size-cells = <1>;

 aliases {
  gpio0 = &gpio_ptc;
  gpio1 = &gpio_ptd;
  gpio2 = &gpio_pte;
  gpio3 = &gpio_ptf;
  i2c0 = &lpi2c6;
  i2c1 = &lpi2c7;
  mmc0 = &usdhc0;
  mmc1 = &usdhc1;
  serial0 = &lpuart4;
  serial1 = &lpuart5;
  serial2 = &lpuart6;
  serial3 = &lpuart7;
  usbphy0 = &usbphy1;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@f00 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   reg = <0xf00>;
   clocks = <&smc1 0>,
     <&scg1 46>,
     <&scg1 27>,
     <&scg1 47>,
     <&scg1 44>,
     <&scg1 3>;
   clock-names = "arm", "core", "scs_sel",
          "hsrun_core", "hsrun_scs_sel",
          "firc";
   operating-points-v2 = <&cpu0_opp_table>;
  };
 };

 cpu0_opp_table: opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-500210000 {
   opp-hz = /bits/ 64 <500210000>;
   opp-microvolt = <1025000>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };

  opp-720000000 {
   opp-hz = /bits/ 64 <720000000>;
   opp-microvolt = <1125000>;
   clock-latency-ns = <150000>;
  };
 };

        reserved-memory {
                #address-cells = <1>;
                #size-cells = <1>;
                ranges;


                linux,cma {
                        compatible = "shared-dma-pool";
                        reusable;
                        size = <0xC000000>;
                        alignment = <0x2000>;
                        linux,cma-default;
                };
        };

 intc: interrupt-controller@40021000 {
  compatible = "arm,cortex-a7-gic";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x40021000 0x1000>,
        <0x40022000 0x1000>;
 };

 rosc: clock-rosc {
  compatible = "fixed-clock";
  clock-frequency = <32768>;
  clock-output-names = "rosc";
  #clock-cells = <0>;
 };

 sosc: clock-sosc {
  compatible = "fixed-clock";
  clock-frequency = <24000000>;
  clock-output-names = "sosc";
  #clock-cells = <0>;
 };

 sirc: clock-sirc {
  compatible = "fixed-clock";
  clock-frequency = <16000000>;
  clock-output-names = "sirc";
  #clock-cells = <0>;
 };

 firc: clock-firc {
  compatible = "fixed-clock";
  clock-frequency = <48000000>;
  clock-output-names = "firc";
  #clock-cells = <0>;
 };

 upll: clock-upll {
  compatible = "fixed-clock";
  clock-frequency = <480000000>;
  clock-output-names = "upll";
  #clock-cells = <0>;
 };

 sram: sram@20000000 {
  compatible = "fsl,lpm-sram";
  reg = <0x1fffc000 0x4000>;
 };

 caam_sm: caam-sm@26000000 {
   compatible = "fsl,imx6q-caam-sm";
   reg = <0x26000000 0x8000>;
 };

 ahbbridge0: bus@40000000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0x40000000 0x800000>;
  ranges;

  edma1: dma-controller@40080000 {
   #dma-cells = <2>;
   compatible = "fsl,imx7ulp-edma";
   reg = <0x40080000 0x2000>,
    <0x40210000 0x1000>;
   dma-channels = <32>;
   interrupts = <0 0 4>,
         <0 1 4>,
         <0 2 4>,
         <0 3 4>,
         <0 4 4>,
         <0 5 4>,
         <0 6 4>,
         <0 7 4>,
         <0 8 4>,
         <0 9 4>,
         <0 10 4>,
         <0 11 4>,
         <0 12 4>,
         <0 13 4>,
         <0 14 4>,
         <0 15 4>,
         <0 16 4>;
   clock-names = "dma", "dmamux0";
   clocks = <&pcc2 0>,
     <&pcc2 4>;
  };

  mu: mu@40220000 {
   compatible = "fsl,imx7ulp-mu";
   reg = <0x40220000 0x1000>;
   interrupts = <0 19 4>;
   #mbox-cells = <2>;
  };

  nmi: nmi@40220000 {
   compatible = "fsl,imx7ulp-nmi";
   reg = <0x40220000 0x1000>;
   interrupts = <0 90 4>;
   status = "okay";
  };

  mu_lp: mu_lp@40220000 {
   compatible = "fsl,imx7ulp-mu-lp", "fsl,imx6sx-mu-lp";
   reg = <0x40220000 0x1000>;
   interrupts = <0 74 4>,
     <0 19 4>;
   status = "okay";
  };

  lpspi2: spi@40290000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "fsl,imx7ulp-spi";
   reg = <0x40290000 0x10000>;
   interrupts = <0 28 4>;
   clocks = <&pcc2 10>,
     <&pcc2 0>;
   clock-names = "per", "ipg";
   assigned-clocks = <&pcc2 10>;
   assigned-clock-parents = <&scg1 42>;
   assigned-clock-rates = <48000000>;
   dmas = <&edma1 0 26>, <&edma1 0 25>;
   dma-names = "tx","rx";
   status = "disabled";
  };

  lpspi3: spi@402A0000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "fsl,imx7ulp-spi";
   reg = <0x402A0000 0x10000>;
   interrupts = <0 29 4>;
   clocks = <&pcc2 11>,
     <&pcc2 0>;
   clock-names = "per", "ipg";
   assigned-clocks = <&pcc2 11>;
   assigned-clock-parents = <&scg1 42>;
   assigned-clock-rates = <48000000>;
   dmas = <&edma1 0 28>, <&edma1 0 27>;
   dma-names = "tx","rx";
   status = "disabled";
  };

  crypto: crypto@40240000 {
   compatible = "fsl,sec-v4.0";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x40240000 0x10000>;
   ranges = <0 0x40240000 0x10000>;
   clocks = <&pcc2 6>,
     <&scg1 37>;
   clock-names = "aclk", "ipg";

   sec_jr0: jr@1000 {
    compatible = "fsl,sec-v4.0-job-ring";
    reg = <0x1000 0x1000>;
    interrupts = <0 54 4>;
   };

   sec_jr1: jr@2000 {
    compatible = "fsl,sec-v4.0-job-ring";
    reg = <0x2000 0x1000>;
    interrupts = <0 54 4>;
   };
  };

  lpi2c4: lpi2c4@402b0000 {
   compatible = "fsl,imx7ulp-lpi2c";
   reg = <0x402b0000 0x10000>;
   interrupts = <0 34 4>;
   clocks = <&pcc2 12>,
     <&scg1 37>;
   clock-names = "per", "ipg";
   assigned-clocks = <&pcc2 12>;
   assigned-clock-parents = <&scg1 42>;
   assigned-clock-rates = <48000000>;
   dmas = <&edma1 0 10>, <&edma1 0 9>;
   dma-names = "tx","rx";
   status = "disabled";
  };

  lpi2c5: lpi2c5@402c0000 {
   compatible = "fsl,imx7ulp-lpi2c";
   reg = <0x402c0000 0x10000>;
   interrupts = <0 35 4>;
   clocks = <&pcc2 13>,
     <&scg1 37>;
   clock-names = "per", "ipg";
   assigned-clocks = <&pcc2 13>;
   assigned-clock-parents = <&scg1 42>;
   assigned-clock-rates = <48000000>;
   dmas = <&edma1 0 12>, <&edma1 0 11>;
   dma-names = "tx","rx";
  };

  lpuart4: serial@402d0000 {
   compatible = "fsl,imx7ulp-lpuart";
   reg = <0x402d0000 0x1000>;
   interrupts = <0 30 4>;
   clocks = <&pcc2 14>;
   clock-names = "ipg";
   assigned-clocks = <&pcc2 14>;
   assigned-clock-parents = <&scg1 41>;
   assigned-clock-rates = <24000000>;
   status = "disabled";
  };

  lpuart5: serial@402e0000 {
   compatible = "fsl,imx7ulp-lpuart";
   reg = <0x402e0000 0x1000>;
   interrupts = <0 31 4>;
   clocks = <&pcc2 15>;
   clock-names = "ipg";
   assigned-clocks = <&pcc2 15>;
   assigned-clock-parents = <&scg1 42>;
   assigned-clock-rates = <48000000>;
   dmas = <&edma1 0 20>, <&edma1 0 19>;
   dma-names = "tx","rx";
   status = "disabled";
  };

  tpm4: pwm@40250000 {
   compatible = "fsl,imx7ulp-pwm";
   reg = <0x40250000 0x1000>;
   assigned-clocks = <&pcc2 7>;
   assigned-clock-parents = <&scg1 41>;
   clocks = <&pcc2 7>;
   #pwm-cells = <3>;
   status = "disabled";
  };

  tpm5: tpm@40260000 {
   compatible = "fsl,imx7ulp-tpm";
   reg = <0x40260000 0x1000>;
   interrupts = <0 22 4>;
   clocks = <&scg1 37>,
     <&pcc2 8>;
   clock-names = "ipg", "per";
  };

  usbotg1: usb@40330000 {
   compatible = "fsl,imx7ulp-usb", "fsl,imx6ul-usb";
   reg = <0x40330000 0x200>;
   interrupts = <0 40 4>;
   clocks = <&pcc2 17>;
   phys = <&usbphy1>;
   fsl,usbmisc = <&usbmisc1 0>;
   ahb-burst-config = <0x0>;
   tx-burst-size-dword = <0x8>;
   rx-burst-size-dword = <0x8>;
   status = "disabled";
  };

  usbmisc1: usbmisc@40330200 {
   compatible = "fsl,imx7ulp-usbmisc", "fsl,imx7d-usbmisc";
   #index-cells = <1>;
   reg = <0x40330200 0x200>;
  };

  usbphy1: usb-phy@40350000 {
   compatible = "fsl,imx7ulp-usbphy", "fsl,imx6ul-usbphy";
   reg = <0x40350000 0x1000>;
   interrupts = <0 39 4>;
   clocks = <&pcc2 19>;
   #phy-cells = <0>;
   nxp,sim = <&sim>;
  };

  usdhc0: mmc@40370000 {
   compatible = "fsl,imx7ulp-usdhc", "fsl,imx6sx-usdhc";
   reg = <0x40370000 0x10000>;
   interrupts = <0 42 4>;
   clocks = <&scg1 37>,
     <&scg1 36>,
     <&pcc2 21>;
   clock-names = "ipg", "ahb", "per";
   bus-width = <4>;
   fsl,tuning-start-tap = <20>;
   fsl,tuning-step = <2>;
   status = "disabled";
  };

  usdhc1: mmc@40380000 {
   compatible = "fsl,imx7ulp-usdhc", "fsl,imx6sx-usdhc";
   reg = <0x40380000 0x10000>;
   interrupts = <0 43 4>;
   clocks = <&scg1 37>,
     <&scg1 36>,
     <&pcc2 22>;
   clock-names = "ipg", "ahb", "per";
   bus-width = <4>;
   fsl,tuning-start-tap = <20>;
   fsl,tuning-step = <2>;
   status = "disabled";
  };

  scg1: clock-controller@403e0000 {
   compatible = "fsl,imx7ulp-scg1";
   reg = <0x403e0000 0x10000>;
   clocks = <&rosc>, <&sosc>, <&sirc>,
     <&firc>, <&upll>;
   clock-names = "rosc", "sosc", "sirc",
          "firc", "upll";
   #clock-cells = <1>;
  };

  wdog1: watchdog@403d0000 {
   compatible = "fsl,imx7ulp-wdt";
   reg = <0x403d0000 0x10000>;
   interrupts = <0 55 4>;
   clocks = <&pcc2 23>;
   assigned-clocks = <&pcc2 23>;
   assigned-clock-parents = <&scg1 42>;





   timeout-sec = <40>;
  };

  wdog2: wdog@40430000 {
   compatible = "fsl,imx7ulp-wdt";
   reg = <0x40430000 0x10000>;
   interrupts = <0 56 4>;
   clocks = <&pcc2 24>;
   assigned-clocks = <&pcc2 24>;
   assigned-clock-parents = <&scg1 42>;
   timeout-sec = <40>;
  };

  pcc2: clock-controller@403f0000 {
   compatible = "fsl,imx7ulp-pcc2";
   reg = <0x403f0000 0x10000>;
   #clock-cells = <1>;
   clocks = <&scg1 37>,
     <&scg1 36>,
     <&scg1 32>,
     <&scg1 22>,
     <&scg1 21>,
     <&scg1 20>,
     <&scg1 26>,
     <&scg1 41>,
     <&scg1 42>,
     <&scg1 1>,
     <&scg1 43>;
   clock-names = "nic1_bus_clk", "nic1_clk", "ddr_clk",
          "apll_pfd2", "apll_pfd1", "apll_pfd0",
          "upll", "sosc_bus_clk",
          "firc_bus_clk", "rosc", "spll_bus_clk";
   assigned-clocks = <&pcc2 8>;
   assigned-clock-parents = <&scg1 41>;
  };

  pmc1: pmc1@40400000 {
   compatible = "fsl,imx7ulp-pmc1";
   reg = <0x40400000 0x1000>;
  };

  smc1: clock-controller@40410000 {
   compatible = "fsl,imx7ulp-smc1";
   reg = <0x40410000 0x1000>;
   #clock-cells = <1>;
   clocks = <&scg1 28>,
     <&scg1 45>;
   clock-names = "divcore", "hsrun_divcore";
  };

  pcc3: clock-controller@40b30000 {
   compatible = "fsl,imx7ulp-pcc3";
   reg = <0x40b30000 0x10000>;
   #clock-cells = <1>;
   clocks = <&scg1 37>,
     <&scg1 36>,
     <&scg1 32>,
     <&scg1 22>,
     <&scg1 21>,
     <&scg1 20>,
     <&scg1 26>,
     <&scg1 41>,
     <&scg1 42>,
     <&scg1 1>,
     <&scg1 43>;
   clock-names = "nic1_bus_clk", "nic1_clk", "ddr_clk",
          "apll_pfd2", "apll_pfd1", "apll_pfd0",
          "upll", "sosc_bus_clk",
          "firc_bus_clk", "rosc", "spll_bus_clk";
  };
 };

 ahbbridge1: bus@40800000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0x40800000 0x800000>;
  ranges;

  lpi2c6: i2c@40a40000 {
   compatible = "fsl,imx7ulp-lpi2c";
   reg = <0x40a40000 0x10000>;
   interrupts = <0 36 4>;
   clocks = <&pcc3 2>,
     <&scg1 37>;
   clock-names = "per", "ipg";
   assigned-clocks = <&pcc3 2>;
   assigned-clock-parents = <&scg1 42>;
   assigned-clock-rates = <48000000>;
   dmas = <&edma1 0 14>, <&edma1 0 13>;
   dma-names = "tx","rx";
   status = "disabled";
  };

  lpi2c7: i2c@40a50000 {
   compatible = "fsl,imx7ulp-lpi2c";
   reg = <0x40a50000 0x10000>;
   interrupts = <0 37 4>;
   clocks = <&pcc3 3>,
     <&scg1 37>;
   clock-names = "per", "ipg";
   assigned-clocks = <&pcc3 3>;
   assigned-clock-parents = <&scg1 42>;
   assigned-clock-rates = <48000000>;
   dmas = <&edma1 0 16>, <&edma1 0 15>;
   dma-names = "tx","rx";
   status = "disabled";
  };

  lpuart6: serial@40a60000 {
   compatible = "fsl,imx7ulp-lpuart";
   reg = <0x40a60000 0x1000>;
   interrupts = <0 32 4>;
   clocks = <&pcc3 4>;
   clock-names = "ipg";
   assigned-clocks = <&pcc3 4>;
   assigned-clock-parents = <&scg1 42>;
   assigned-clock-rates = <48000000>;
   dmas = <&edma1 0 22>, <&edma1 0 21>;
   dma-names = "tx","rx";
   status = "disabled";
  };

  lpuart7: serial@40a70000 {
   compatible = "fsl,imx7ulp-lpuart";
   reg = <0x40a70000 0x1000>;
   interrupts = <0 33 4>;
   clocks = <&pcc3 5>;
   clock-names = "ipg";
   assigned-clocks = <&pcc3 5>;
   assigned-clock-parents = <&scg1 42>;
   assigned-clock-rates = <48000000>;
   dmas = <&edma1 0 24>, <&edma1 0 23>;
   dma-names = "tx","rx";
   status = "disabled";
  };

  mipi_dsi: mipi_dsi@40a90000 {
   compatible = "fsl,imx7ulp-mipi-dsi";
   reg = <0x40a90000 0x1000>;
   interrupts = <0 46 4>;
   clocks = <&pcc3 7>;
   clock-names = "mipi_dsi_clk";
   data-lanes-num = <2>;
   phy-ref-clkfreq = <24000000>;
   max-data-rate = <800000000>;
   sim = <&sim>;
   status = "disabled";
  };

  lcdif: lcdif@40aa0000 {
   compatible = "fsl,imx7ulp-lcdif";
   reg = <0x40aa0000 0x1000>;
   interrupts = <0 47 4>;
   clocks = <&scg1 0>,
     <&pcc3 8>,
     <&scg1 0>;
   clock-names = "axi", "pix", "disp_axi";
   status = "disabled";
  };

  memory-controller@40ab0000 {
   compatible = "fsl,imx7ulp-mmdc", "fsl,imx6q-mmdc";
   reg = <0x40ab0000 0x1000>;
   clocks = <&pcc3 9>;
  };

  iomuxc1: pinctrl@40ac0000 {
   compatible = "fsl,imx7ulp-iomuxc1";
   reg = <0x40ac0000 0x1000>;
  };

  gpio_ptc: gpio@40ae0000 {
   compatible = "fsl,imx7ulp-gpio", "fsl,vf610-gpio";
   reg = <0x40ae0000 0x1000 0x400f0000 0x40>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <0 48 4>;
   interrupt-controller;
   #interrupt-cells = <2>;
   clocks = <&pcc2 1>,
     <&pcc3 10>;
   clock-names = "gpio", "port";
   gpio-ranges = <&iomuxc1 0 0 20>;
  };

  gpio_ptd: gpio@40af0000 {
   compatible = "fsl,imx7ulp-gpio", "fsl,vf610-gpio";
   reg = <0x40af0000 0x1000 0x400f0040 0x40>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <0 49 4>;
   interrupt-controller;
   #interrupt-cells = <2>;
   clocks = <&pcc2 1>,
     <&pcc3 11>;
   clock-names = "gpio", "port";
   gpio-ranges = <&iomuxc1 0 32 12>;
  };

  gpio_pte: gpio@40b00000 {
   compatible = "fsl,imx7ulp-gpio", "fsl,vf610-gpio";
   reg = <0x40b00000 0x1000 0x400f0080 0x40>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <0 50 4>;
   interrupt-controller;
   #interrupt-cells = <2>;
   clocks = <&pcc2 1>,
     <&pcc3 12>;
   clock-names = "gpio", "port";
   gpio-ranges = <&iomuxc1 0 64 16>;
  };

  gpio_ptf: gpio@40b10000 {
   compatible = "fsl,imx7ulp-gpio", "fsl,vf610-gpio";
   reg = <0x40b10000 0x1000 0x400f00c0 0x40>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <0 51 4>;
   interrupt-controller;
   #interrupt-cells = <2>;
   clocks = <&pcc2 1>,
     <&pcc3 13>;
   clock-names = "gpio", "port";
   gpio-ranges = <&iomuxc1 0 96 20>;
  };

  gpu: gpu@41800000 {
   compatible = "fsl,imx7ulp-gpu", "fsl,imx6q-gpu";
   reg = <0x41800000 0x80000>, <0x41880000 0x80000>,
    <0x60000000 0x40000000>, <0x0 0x4000000>;
   reg-names = "iobase_3d", "iobase_2d",
    "phys_baseaddr", "contiguous_mem";
   interrupts = <0 44 4>,
    <0 52 4>;
   interrupt-names = "irq_3d", "irq_2d";
   clocks = <&pcc3 14>,
    <&scg1 0>,
    <&scg1 35>,
    <&pcc3 15>,
    <&scg1 36>;
   clock-names = "gpu3d_clk", "gpu3d_shader_clk",
    "gpu3d_axi_clk", "gpu2d_clk",
    "gpu2d_axi_clk";
   assigned-clocks = <&scg1 22>, <&pcc3 14>, <&pcc3 15>;
   assigned-clock-parents = <0>, <&scg1 22>, <&scg1 22>;
   assigned-clock-rates = <400000000>, <400000000>, <400000000>;
  };
 };

 m4aips1: bus@41080000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0x41080000 0x80000>;
  ranges;

  pmc0: pmc0@410a1000 {
   compatible = "fsl,imx7ulp-pmc0";
   reg = <0x410a1000 0x1000>;
  };

  sim: sim@410a3000 {
   compatible = "fsl,imx7ulp-sim", "syscon";
   reg = <0x410a3000 0x1000>;
  };

  ocotp: efuse@410a6000 {
   compatible = "fsl,imx7ulp-ocotp", "syscon";
   reg = <0x410a6000 0x4000>;
   clocks = <&scg1 0>;
  };
 };

        heartbeat-rpmsg {
  compatible = "fsl,heartbeat-rpmsg";
 };

 rtc-rpmsg {
  compatible = "fsl,imx-rpmsg-rtc";
 };

};
# 8 "arch/arm/boot/dts/imx7ulp-com.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 9 "arch/arm/boot/dts/imx7ulp-com.dts" 2

/ {
 model = "Embedded Artists i.MX7ULP COM";
 compatible = "ea,imx7ulp-com", "fsl,imx7ulp";

 chosen {
  stdout-path = &lpuart4;
 };

 memory@60000000 {
  device_type = "memory";
  reg = <0x60000000 0x4000000>;
 };
};

&lpuart4 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart4>;
 status = "okay";
};

&usbotg1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usbotg1_id>;
 srp-disable;
 hnp-disable;
 adp-disable;
 status = "okay";
};

&usdhc0 {
 assigned-clocks = <&pcc2 21>;
 assigned-clock-parents = <&scg1 21>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc0>;
 non-removable;
 bus-width = <8>;
 no-1-8-v;
 status = "okay";
};

&iomuxc1 {
 pinctrl_lpuart4: lpuart4grp {
  fsl,pins = <
   0x000c 0x0248 0x4 0x1 0x3
   0x0008 0x024c 0x4 0x1 0x3
  >;
 };

 pinctrl_usbotg1_id: otg1idgrp {
  fsl,pins = <
   0x0034 0x0338 0xb 0x1 0x10003
  >;
 };

 pinctrl_usdhc0: usdhc0grp {
  fsl,pins = <
   0x0084 0x0000 0x8 0x0 0x43
   0x0088 0x0000 0x8 0x0 0x10042
   0x008c 0x0000 0x8 0x0 0x43
   0x0090 0x0000 0x8 0x0 0x43
   0x0094 0x0000 0x8 0x0 0x43
   0x0098 0x0000 0x8 0x0 0x43
   0x009c 0x0000 0x8 0x0 0x43
   0x00a0 0x0000 0x8 0x0 0x43
   0x00a4 0x0000 0x8 0x0 0x43
   0x00a8 0x0000 0x8 0x0 0x43
   0x00ac 0x0000 0x8 0x0 0x42
  >;
 };
};
