{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 20 20:26:03 2014 " "Info: Processing started: Sun Apr 20 20:26:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off small -c small " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off small -c small" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Info: Found design unit 1: decoder7seg-BHV" {  } { { "decoder7seg.vhd" "" { Text "E:/git/small8/decoder7seg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Info: Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "E:/git/small8/decoder7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-BHV " "Info: Found design unit 1: alu-BHV" {  } { { "alu.vhd" "" { Text "E:/git/small8/alu.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "E:/git/small8/alu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buss.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file buss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buss-BHV " "Info: Found design unit 1: buss-BHV" {  } { { "buss.vhd" "" { Text "E:/git/small8/buss.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 buss " "Info: Found entity 1: buss" {  } { { "buss.vhd" "" { Text "E:/git/small8/buss.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-BHV " "Info: Found design unit 1: controller-BHV" {  } { { "controller.vhd" "" { Text "E:/git/small8/controller.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "E:/git/small8/controller.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-STR " "Info: Found design unit 1: cpu-STR" {  } { { "cpu.vhd" "" { Text "E:/git/small8/cpu.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "E:/git/small8/cpu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "external_architecture.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file external_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 external_architecture-STR " "Info: Found design unit 1: external_architecture-STR" {  } { { "external_architecture.vhd" "" { Text "E:/git/small8/external_architecture.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 external_architecture " "Info: Found entity 1: external_architecture" {  } { { "external_architecture.vhd" "" { Text "E:/git/small8/external_architecture.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_architecture.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file internal_architecture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internal_architecture-STR " "Info: Found design unit 1: internal_architecture-STR" {  } { { "internal_architecture.vhd" "" { Text "E:/git/small8/internal_architecture.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 internal_architecture " "Info: Found entity 1: internal_architecture" {  } { { "internal_architecture.vhd" "" { Text "E:/git/small8/internal_architecture.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file io_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_port-STR " "Info: Found design unit 1: IO_port-STR" {  } { { "IO_port.vhd" "" { Text "E:/git/small8/IO_port.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IO_port " "Info: Found entity 1: IO_port" {  } { { "IO_port.vhd" "" { Text "E:/git/small8/IO_port.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lib " "Info: Found design unit 1: lib" {  } { { "lib.vhd" "" { Text "E:/git/small8/lib.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-BHV " "Info: Found design unit 1: reg-BHV" {  } { { "reg.vhd" "" { Text "E:/git/small8/reg.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "E:/git/small8/reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file status_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_reg-STR " "Info: Found design unit 1: status_reg-STR" {  } { { "status_reg.vhd" "" { Text "E:/git/small8/status_reg.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 status_reg " "Info: Found entity 1: status_reg" {  } { { "status_reg.vhd" "" { Text "E:/git/small8/status_reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file small.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 small-STR " "Info: Found design unit 1: small-STR" {  } { { "small.vhd" "" { Text "E:/git/small8/small.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 small " "Info: Found entity 1: small" {  } { { "small.vhd" "" { Text "E:/git/small8/small.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-BHV " "Info: Found design unit 1: adder-BHV" {  } { { "adder.vhd" "" { Text "E:/git/small8/adder.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.vhd" "" { Text "E:/git/small8/adder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "E:/git/small8/RAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "E:/git/small8/RAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-BHV " "Info: Found design unit 1: decoder-BHV" {  } { { "decoder.vhd" "" { Text "E:/git/small8/decoder.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "E:/git/small8/decoder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_sel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addr_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_sel-BHV " "Info: Found design unit 1: addr_sel-BHV" {  } { { "addr_sel.vhd" "" { Text "E:/git/small8/addr_sel.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addr_sel " "Info: Found entity 1: addr_sel" {  } { { "addr_sel.vhd" "" { Text "E:/git/small8/addr_sel.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Info: Found design unit 1: top_level-STR" {  } { { "top_level.vhd" "" { Text "E:/git/small8/top_level.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Info: Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "E:/git/small8/top_level.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Info: Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED1_HI " "Info: Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED1_HI\"" {  } { { "top_level.vhd" "U_LED1_HI" { Text "E:/git/small8/top_level.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "small small:U_small " "Info: Elaborating entity \"small\" for hierarchy \"small:U_small\"" {  } { { "top_level.vhd" "U_small" { Text "E:/git/small8/top_level.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu small:U_small\|cpu:U_CPU " "Info: Elaborating entity \"cpu\" for hierarchy \"small:U_small\|cpu:U_CPU\"" {  } { { "small.vhd" "U_CPU" { Text "E:/git/small8/small.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_architecture small:U_small\|cpu:U_CPU\|internal_architecture:U_data_path " "Info: Elaborating entity \"internal_architecture\" for hierarchy \"small:U_small\|cpu:U_CPU\|internal_architecture:U_data_path\"" {  } { { "cpu.vhd" "U_data_path" { Text "E:/git/small8/cpu.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_reg small:U_small\|cpu:U_CPU\|internal_architecture:U_data_path\|status_reg:U_STATUS_REG " "Info: Elaborating entity \"status_reg\" for hierarchy \"small:U_small\|cpu:U_CPU\|internal_architecture:U_data_path\|status_reg:U_STATUS_REG\"" {  } { { "internal_architecture.vhd" "U_STATUS_REG" { Text "E:/git/small8/internal_architecture.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg small:U_small\|cpu:U_CPU\|internal_architecture:U_data_path\|status_reg:U_STATUS_REG\|reg:U_Carry " "Info: Elaborating entity \"reg\" for hierarchy \"small:U_small\|cpu:U_CPU\|internal_architecture:U_data_path\|status_reg:U_STATUS_REG\|reg:U_Carry\"" {  } { { "status_reg.vhd" "U_Carry" { Text "E:/git/small8/status_reg.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu small:U_small\|cpu:U_CPU\|internal_architecture:U_data_path\|alu:U_ALU " "Info: Elaborating entity \"alu\" for hierarchy \"small:U_small\|cpu:U_CPU\|internal_architecture:U_data_path\|alu:U_ALU\"" {  } { { "internal_architecture.vhd" "U_ALU" { Text "E:/git/small8/internal_architecture.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg small:U_small\|cpu:U_CPU\|internal_architecture:U_data_path\|reg:U_ACCU " "Info: Elaborating entity \"reg\" for hierarchy \"small:U_small\|cpu:U_CPU\|internal_architecture:U_data_path\|reg:U_ACCU\"" {  } { { "internal_architecture.vhd" "U_ACCU" { Text "E:/git/small8/internal_architecture.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder small:U_small\|cpu:U_CPU\|internal_architecture:U_data_path\|adder:U_PCAdder " "Info: Elaborating entity \"adder\" for hierarchy \"small:U_small\|cpu:U_CPU\|internal_architecture:U_data_path\|adder:U_PCAdder\"" {  } { { "internal_architecture.vhd" "U_PCAdder" { Text "E:/git/small8/internal_architecture.vhd" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buss small:U_small\|cpu:U_CPU\|internal_architecture:U_data_path\|buss:U_INTERNAL_BUS " "Info: Elaborating entity \"buss\" for hierarchy \"small:U_small\|cpu:U_CPU\|internal_architecture:U_data_path\|buss:U_INTERNAL_BUS\"" {  } { { "internal_architecture.vhd" "U_INTERNAL_BUS" { Text "E:/git/small8/internal_architecture.vhd" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller small:U_small\|cpu:U_CPU\|controller:U_controller " "Info: Elaborating entity \"controller\" for hierarchy \"small:U_small\|cpu:U_CPU\|controller:U_controller\"" {  } { { "cpu.vhd" "U_controller" { Text "E:/git/small8/cpu.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "external_architecture small:U_small\|external_architecture:U_EXTERN " "Info: Elaborating entity \"external_architecture\" for hierarchy \"small:U_small\|external_architecture:U_EXTERN\"" {  } { { "small.vhd" "U_EXTERN" { Text "E:/git/small8/small.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_port small:U_small\|external_architecture:U_EXTERN\|IO_port:U_IOPORT " "Info: Elaborating entity \"IO_port\" for hierarchy \"small:U_small\|external_architecture:U_EXTERN\|IO_port:U_IOPORT\"" {  } { { "external_architecture.vhd" "U_IOPORT" { Text "E:/git/small8/external_architecture.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM small:U_small\|external_architecture:U_EXTERN\|RAM:U_RAM " "Info: Elaborating entity \"RAM\" for hierarchy \"small:U_small\|external_architecture:U_EXTERN\|RAM:U_RAM\"" {  } { { "external_architecture.vhd" "U_RAM" { Text "E:/git/small8/external_architecture.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram small:U_small\|external_architecture:U_EXTERN\|RAM:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"small:U_small\|external_architecture:U_EXTERN\|RAM:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "E:/git/small8/RAM.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "small:U_small\|external_architecture:U_EXTERN\|RAM:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"small:U_small\|external_architecture:U_EXTERN\|RAM:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "E:/git/small8/RAM.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "small:U_small\|external_architecture:U_EXTERN\|RAM:U_RAM\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"small:U_small\|external_architecture:U_EXTERN\|RAM:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:\\git\\small8\\mult.mif " "Info: Parameter \"init_file\" = \"E:\\git\\small8\\mult.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM.vhd" "" { Text "E:/git/small8/RAM.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ojj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ojj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ojj1 " "Info: Found entity 1: altsyncram_ojj1" {  } { { "db/altsyncram_ojj1.tdf" "" { Text "E:/git/small8/db/altsyncram_ojj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ojj1 small:U_small\|external_architecture:U_EXTERN\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ojj1:auto_generated " "Info: Elaborating entity \"altsyncram_ojj1\" for hierarchy \"small:U_small\|external_architecture:U_EXTERN\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ojj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_sel small:U_small\|external_architecture:U_EXTERN\|addr_sel:U_SEL " "Info: Elaborating entity \"addr_sel\" for hierarchy \"small:U_small\|external_architecture:U_EXTERN\|addr_sel:U_SEL\"" {  } { { "external_architecture.vhd" "U_SEL" { Text "E:/git/small8/external_architecture.vhd" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder small:U_small\|external_architecture:U_EXTERN\|decoder:U_Decoder " "Info: Elaborating entity \"decoder\" for hierarchy \"small:U_small\|external_architecture:U_EXTERN\|decoder:U_Decoder\"" {  } { { "external_architecture.vhd" "U_Decoder" { Text "E:/git/small8/external_architecture.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "controller.vhd" "" { Text "E:/git/small8/controller.vhd" 34 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "871 " "Info: Implemented 871 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "817 " "Info: Implemented 817 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 20 20:26:12 2014 " "Info: Processing ended: Sun Apr 20 20:26:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
