# Reading D:/Intel/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do spdif_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Intel/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Programme/Verilog/SPDIF {D:/Programme/Verilog/SPDIF/spdif_core.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:27 on Jun 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Programme/Verilog/SPDIF" D:/Programme/Verilog/SPDIF/spdif_core.v 
# -- Compiling module spdif_core
# 
# Top level modules:
# 	spdif_core
# End time: 12:49:27 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Programme/Verilog/SPDIF {D:/Programme/Verilog/SPDIF/spdif.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:28 on Jun 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Programme/Verilog/SPDIF" D:/Programme/Verilog/SPDIF/spdif.v 
# -- Compiling module spdif
# 
# Top level modules:
# 	spdif
# End time: 12:49:28 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Programme/Verilog/SPDIF {D:/Programme/Verilog/SPDIF/audio_spdif.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:28 on Jun 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Programme/Verilog/SPDIF" D:/Programme/Verilog/SPDIF/audio_spdif.v 
# -- Compiling module audio_spdif
# 
# Top level modules:
# 	audio_spdif
# End time: 12:49:28 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Programme/Verilog/SPDIF/simulation/modelsim {D:/Programme/Verilog/SPDIF/simulation/modelsim/audio_spdif.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:28 on Jun 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Programme/Verilog/SPDIF/simulation/modelsim" D:/Programme/Verilog/SPDIF/simulation/modelsim/audio_spdif.vt 
# -- Compiling module audio_spdif_vlg_tst
# 
# Top level modules:
# 	audio_spdif_vlg_tst
# End time: 12:49:28 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs="+acc"  audio_spdif_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs=""+acc"" audio_spdif_vlg_tst 
# Start time: 12:49:28 on Jun 02,2021
# Loading work.audio_spdif_vlg_tst
# Loading work.audio_spdif
# Loading work.spdif_core
# Loading work.spdif
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 us
# Running testbench
run
run
# End time: 12:57:56 on Jun 02,2021, Elapsed time: 0:08:28
# Errors: 0, Warnings: 0
