# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Dec 15 2021 11:25:58

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_1mhz
		4.3::Critical Path Report for clk_app
		4.4::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led
			6.2.2::Path details for port: usb_n:out
			6.2.3::Path details for port: usb_p:out
			6.2.4::Path details for port: usb_pu
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led
			6.5.2::Path details for port: usb_n:out
			6.5.3::Path details for port: usb_p:out
			6.5.4::Path details for port: usb_pu
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 5
Clock: clk               | Frequency: 443.76 MHz  | Target: 16.00 MHz  | 
Clock: clk_1mhz          | Frequency: 113.01 MHz  | Target: 1.00 MHz   | 
Clock: clk_app           | Frequency: 104.58 MHz  | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 61.50 MHz   | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60247       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_1mhz       1e+06            991152      N/A              N/A         N/A              N/A         N/A              N/A         
clk_1mhz      clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           490438      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            4570        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  5349         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  4419         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
led        clk                 19330         clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  12453         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  13455         clk_usb:R              
usb_pu     clk                 17583         clk_1mhz:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -4285       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -3355       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
led        clk                 18784                 clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  8437                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  9460                  clk_usb:R              
usb_pu     clk                 16934                 clk_1mhz:R             


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 443.76 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_16_15_3/lcout
Path End         : u_prescaler.prescaler_cnt_3_LC_15_14_0/in1
Capture Clock    : u_prescaler.prescaler_cnt_3_LC_15_14_0/clk
Setup Constraint : 62500p
Path slack       : 60246p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         69036

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1301/I                                   Odrv12                         0              1420  RISE       1
I__1301/O                                   Odrv12                       724              2143  RISE       1
I__1302/I                                   Span12Mux_v                    0              2143  RISE       1
I__1302/O                                   Span12Mux_v                  724              2867  RISE       1
I__1303/I                                   Span12Mux_v                    0              2867  RISE       1
I__1303/O                                   Span12Mux_v                  724              3590  RISE       1
I__1304/I                                   Span12Mux_h                    0              3590  RISE       1
I__1304/O                                   Span12Mux_h                  724              4314  RISE       1
I__1305/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1305/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1306/I                                   LocalMux                       0              4665  RISE       1
I__1306/O                                   LocalMux                     486              5151  RISE       1
I__1307/I                                   IoInMux                        0              5151  RISE       1
I__1307/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      31
I__2065/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__2065/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__2066/I                                   GlobalMux                      0              6443  RISE       1
I__2066/O                                   GlobalMux                    227              6671  RISE       1
I__2068/I                                   ClkMux                         0              6671  RISE       1
I__2068/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_16_15_3/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_16_15_3/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60247  RISE       5
I__1718/I                                     LocalMux                       0              7922  60247  RISE       1
I__1718/O                                     LocalMux                     486              8407  60247  RISE       1
I__1722/I                                     InMux                          0              8407  60247  RISE       1
I__1722/O                                     InMux                        382              8790  60247  RISE       1
u_prescaler.prescaler_cnt_3_LC_15_14_0/in1    LogicCell40_SEQ_MODE_1010      0              8790  60247  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1301/I                                   Odrv12                         0              1420  RISE       1
I__1301/O                                   Odrv12                       724              2143  RISE       1
I__1302/I                                   Span12Mux_v                    0              2143  RISE       1
I__1302/O                                   Span12Mux_v                  724              2867  RISE       1
I__1303/I                                   Span12Mux_v                    0              2867  RISE       1
I__1303/O                                   Span12Mux_v                  724              3590  RISE       1
I__1304/I                                   Span12Mux_h                    0              3590  RISE       1
I__1304/O                                   Span12Mux_h                  724              4314  RISE       1
I__1305/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1305/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1306/I                                   LocalMux                       0              4665  RISE       1
I__1306/O                                   LocalMux                     486              5151  RISE       1
I__1307/I                                   IoInMux                        0              5151  RISE       1
I__1307/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      31
I__2065/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__2065/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__2066/I                                   GlobalMux                      0              6443  RISE       1
I__2066/O                                   GlobalMux                    227              6671  RISE       1
I__2069/I                                   ClkMux                         0              6671  RISE       1
I__2069/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_3_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_1mhz
**************************************
Clock: clk_1mhz
Frequency: 113.01 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_1_20_LC_15_19_4/lcout
Path End         : up_cnt_1_20_LC_15_19_4/in3
Capture Clock    : up_cnt_1_20_LC_15_19_4/clk
Setup Constraint : 1000000p
Path slack       : 991151p

Capture Clock Arrival Time (clk_1mhz:R#2)   1000000
+ Master Clock Source Latency                     0
+ Capture Clock Path Delay                     7126
- Setup Time                                   -403
-----------------------------------------   ------- 
End-of-path required time (ps)              1006722

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                   7126
+ Clock To Q                                 796
+ Data Path Delay                           7649
----------------------------------------   ----- 
End-of-path arrival time (ps)              15571
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1301/I                                   Odrv12                         0              1420  RISE       1
I__1301/O                                   Odrv12                       724              2143  RISE       1
I__1302/I                                   Span12Mux_v                    0              2143  RISE       1
I__1302/O                                   Span12Mux_v                  724              2867  RISE       1
I__1303/I                                   Span12Mux_v                    0              2867  RISE       1
I__1303/O                                   Span12Mux_v                  724              3590  RISE       1
I__1304/I                                   Span12Mux_h                    0              3590  RISE       1
I__1304/O                                   Span12Mux_h                  724              4314  RISE       1
I__1305/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1305/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1306/I                                   LocalMux                       0              4665  RISE       1
I__1306/O                                   LocalMux                     486              5151  RISE       1
I__1307/I                                   IoInMux                        0              5151  RISE       1
I__1307/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      31
I__2065/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__2065/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__2066/I                                   GlobalMux                      0              6443  RISE       1
I__2066/O                                   GlobalMux                    227              6671  RISE       1
I__2076/I                                   ClkMux                         0              6671  RISE       1
I__2076/O                                   ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_15_19_4/clk                  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_1_20_LC_15_19_4/lcout         LogicCell40_SEQ_MODE_1010    796              7922  991152  RISE       4
I__1768/I                            Odrv4                          0              7922  991152  RISE       1
I__1768/O                            Odrv4                        517              8438  991152  RISE       1
I__1772/I                            LocalMux                       0              8438  991152  RISE       1
I__1772/O                            LocalMux                     486              8924  991152  RISE       1
I__1776/I                            InMux                          0              8924  991152  RISE       1
I__1776/O                            InMux                        382              9307  991152  RISE       1
I__1778/I                            CascadeMux                     0              9307  991152  RISE       1
I__1778/O                            CascadeMux                     0              9307  991152  RISE       1
sleep_sq_RNINCSC_0_LC_16_18_5/in2    LogicCell40_SEQ_MODE_0000      0              9307  991152  RISE       1
sleep_sq_RNINCSC_0_LC_16_18_5/lcout  LogicCell40_SEQ_MODE_0000    558              9865  991152  RISE       2
I__1646/I                            LocalMux                       0              9865  991152  RISE       1
I__1646/O                            LocalMux                     486             10351  991152  RISE       1
I__1648/I                            InMux                          0             10351  991152  RISE       1
I__1648/O                            InMux                        382             10733  991152  RISE       1
I__1650/I                            CascadeMux                     0             10733  991152  RISE       1
I__1650/O                            CascadeMux                     0             10733  991152  RISE       1
up_cnt_0_LC_15_17_0/in2              LogicCell40_SEQ_MODE_1010      0             10733  991152  RISE       1
up_cnt_0_LC_15_17_0/carryout         LogicCell40_SEQ_MODE_1010    341             11074  991152  RISE       2
up_cnt_1_LC_15_17_1/carryin          LogicCell40_SEQ_MODE_1010      0             11074  991152  RISE       1
up_cnt_1_LC_15_17_1/carryout         LogicCell40_SEQ_MODE_1010    186             11260  991152  RISE       2
up_cnt_2_LC_15_17_2/carryin          LogicCell40_SEQ_MODE_1010      0             11260  991152  RISE       1
up_cnt_2_LC_15_17_2/carryout         LogicCell40_SEQ_MODE_1010    186             11446  991152  RISE       2
up_cnt_3_LC_15_17_3/carryin          LogicCell40_SEQ_MODE_1010      0             11446  991152  RISE       1
up_cnt_3_LC_15_17_3/carryout         LogicCell40_SEQ_MODE_1010    186             11633  991152  RISE       2
up_cnt_4_LC_15_17_4/carryin          LogicCell40_SEQ_MODE_1010      0             11633  991152  RISE       1
up_cnt_4_LC_15_17_4/carryout         LogicCell40_SEQ_MODE_1010    186             11819  991152  RISE       2
up_cnt_5_LC_15_17_5/carryin          LogicCell40_SEQ_MODE_1010      0             11819  991152  RISE       1
up_cnt_5_LC_15_17_5/carryout         LogicCell40_SEQ_MODE_1010    186             12005  991152  RISE       2
up_cnt_6_LC_15_17_6/carryin          LogicCell40_SEQ_MODE_1010      0             12005  991152  RISE       1
up_cnt_6_LC_15_17_6/carryout         LogicCell40_SEQ_MODE_1010    186             12191  991152  RISE       2
up_cnt_7_LC_15_17_7/carryin          LogicCell40_SEQ_MODE_1010      0             12191  991152  RISE       1
up_cnt_7_LC_15_17_7/carryout         LogicCell40_SEQ_MODE_1010    186             12377  991152  RISE       1
IN_MUX_bfv_15_18_0_/carryinitin      ICE_CARRY_IN_MUX               0             12377  991152  RISE       1
IN_MUX_bfv_15_18_0_/carryinitout     ICE_CARRY_IN_MUX             289             12666  991152  RISE       2
up_cnt_8_LC_15_18_0/carryin          LogicCell40_SEQ_MODE_1010      0             12666  991152  RISE       1
up_cnt_8_LC_15_18_0/carryout         LogicCell40_SEQ_MODE_1010    186             12852  991152  RISE       2
up_cnt_9_LC_15_18_1/carryin          LogicCell40_SEQ_MODE_1010      0             12852  991152  RISE       1
up_cnt_9_LC_15_18_1/carryout         LogicCell40_SEQ_MODE_1010    186             13038  991152  RISE       2
up_cnt_10_LC_15_18_2/carryin         LogicCell40_SEQ_MODE_1010      0             13038  991152  RISE       1
up_cnt_10_LC_15_18_2/carryout        LogicCell40_SEQ_MODE_1010    186             13224  991152  RISE       2
up_cnt_11_LC_15_18_3/carryin         LogicCell40_SEQ_MODE_1010      0             13224  991152  RISE       1
up_cnt_11_LC_15_18_3/carryout        LogicCell40_SEQ_MODE_1010    186             13410  991152  RISE       2
up_cnt_12_LC_15_18_4/carryin         LogicCell40_SEQ_MODE_1010      0             13410  991152  RISE       1
up_cnt_12_LC_15_18_4/carryout        LogicCell40_SEQ_MODE_1010    186             13597  991152  RISE       2
up_cnt_13_LC_15_18_5/carryin         LogicCell40_SEQ_MODE_1010      0             13597  991152  RISE       1
up_cnt_13_LC_15_18_5/carryout        LogicCell40_SEQ_MODE_1010    186             13783  991152  RISE       2
up_cnt_14_LC_15_18_6/carryin         LogicCell40_SEQ_MODE_1010      0             13783  991152  RISE       1
up_cnt_14_LC_15_18_6/carryout        LogicCell40_SEQ_MODE_1010    186             13969  991152  RISE       2
up_cnt_15_LC_15_18_7/carryin         LogicCell40_SEQ_MODE_1010      0             13969  991152  RISE       1
up_cnt_15_LC_15_18_7/carryout        LogicCell40_SEQ_MODE_1010    186             14155  991152  RISE       1
IN_MUX_bfv_15_19_0_/carryinitin      ICE_CARRY_IN_MUX               0             14155  991152  RISE       1
IN_MUX_bfv_15_19_0_/carryinitout     ICE_CARRY_IN_MUX             289             14444  991152  RISE       2
up_cnt_16_LC_15_19_0/carryin         LogicCell40_SEQ_MODE_1010      0             14444  991152  RISE       1
up_cnt_16_LC_15_19_0/carryout        LogicCell40_SEQ_MODE_1010    186             14630  991152  RISE       2
up_cnt_17_LC_15_19_1/carryin         LogicCell40_SEQ_MODE_1010      0             14630  991152  RISE       1
up_cnt_17_LC_15_19_1/carryout        LogicCell40_SEQ_MODE_1010    186             14816  991152  RISE       2
up_cnt_18_LC_15_19_2/carryin         LogicCell40_SEQ_MODE_1010      0             14816  991152  RISE       1
up_cnt_18_LC_15_19_2/carryout        LogicCell40_SEQ_MODE_1010    186             15002  991152  RISE       2
up_cnt_19_LC_15_19_3/carryin         LogicCell40_SEQ_MODE_1010      0             15002  991152  RISE       1
up_cnt_19_LC_15_19_3/carryout        LogicCell40_SEQ_MODE_1010    186             15188  991152  RISE       1
I__1491/I                            InMux                          0             15188  991152  RISE       1
I__1491/O                            InMux                        382             15571  991152  RISE       1
up_cnt_1_20_LC_15_19_4/in3           LogicCell40_SEQ_MODE_1010      0             15571  991152  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1301/I                                   Odrv12                         0              1420  RISE       1
I__1301/O                                   Odrv12                       724              2143  RISE       1
I__1302/I                                   Span12Mux_v                    0              2143  RISE       1
I__1302/O                                   Span12Mux_v                  724              2867  RISE       1
I__1303/I                                   Span12Mux_v                    0              2867  RISE       1
I__1303/O                                   Span12Mux_v                  724              3590  RISE       1
I__1304/I                                   Span12Mux_h                    0              3590  RISE       1
I__1304/O                                   Span12Mux_h                  724              4314  RISE       1
I__1305/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1305/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1306/I                                   LocalMux                       0              4665  RISE       1
I__1306/O                                   LocalMux                     486              5151  RISE       1
I__1307/I                                   IoInMux                        0              5151  RISE       1
I__1307/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      31
I__2065/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__2065/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__2066/I                                   GlobalMux                      0              6443  RISE       1
I__2066/O                                   GlobalMux                    227              6671  RISE       1
I__2076/I                                   ClkMux                         0              6671  RISE       1
I__2076/O                                   ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_15_19_4/clk                  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 104.58 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_1_LC_27_18_3/lcout
Path End         : u_app.data_q_3_LC_27_17_7/ce
Capture Clock    : u_app.data_q_3_LC_27_17_7/clk
Setup Constraint : 500000p
Path slack       : 490438p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Master Clock Source Latency                   0
+ Capture Clock Path Delay                  12397
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             512397

Launch Clock Arrival Time (clk_app:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                 12397
+ Clock To Q                                796
+ Data Path Delay                          8766
---------------------------------------   ----- 
End-of-path arrival time (ps)             21959
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1301/I                                       Odrv12                         0              1420  RISE       1
I__1301/O                                       Odrv12                       724              2143  RISE       1
I__1302/I                                       Span12Mux_v                    0              2143  RISE       1
I__1302/O                                       Span12Mux_v                  724              2867  RISE       1
I__1303/I                                       Span12Mux_v                    0              2867  RISE       1
I__1303/O                                       Span12Mux_v                  724              3590  RISE       1
I__1304/I                                       Span12Mux_h                    0              3590  RISE       1
I__1304/O                                       Span12Mux_h                  724              4314  RISE       1
I__1305/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1305/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1306/I                                       LocalMux                       0              4665  RISE       1
I__1306/O                                       LocalMux                     486              5151  RISE       1
I__1307/I                                       IoInMux                        0              5151  RISE       1
I__1307/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      31
I__2065/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__2065/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__2066/I                                       GlobalMux                      0              6443  RISE       1
I__2066/O                                       GlobalMux                    227              6671  RISE       1
I__2068/I                                       ClkMux                         0              6671  RISE       1
I__2068/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_16_15_1/clk      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_16_15_1/lcout    LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__7696/I                                       Odrv4                          0              7922  RISE       1
I__7696/O                                       Odrv4                        517              8438  RISE       1
I__7701/I                                       Span4Mux_v                     0              8438  RISE       1
I__7701/O                                       Span4Mux_v                   517              8955  RISE       1
I__7703/I                                       Span4Mux_v                     0              8955  RISE       1
I__7703/O                                       Span4Mux_v                   517              9472  RISE       1
I__7705/I                                       Span4Mux_s3_v                  0              9472  RISE       1
I__7705/O                                       Span4Mux_s3_v                465              9937  RISE       1
I__7707/I                                       LocalMux                       0              9937  RISE       1
I__7707/O                                       LocalMux                     486             10423  RISE       1
I__7709/I                                       IoInMux                        0             10423  RISE       1
I__7709/O                                       IoInMux                      382             10806  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             10806  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             11715  RISE      57
I__10240/I                                      gio2CtrlBuf                    0             11715  RISE       1
I__10240/O                                      gio2CtrlBuf                    0             11715  RISE       1
I__10241/I                                      GlobalMux                      0             11715  RISE       1
I__10241/O                                      GlobalMux                    227             11943  RISE       1
I__10253/I                                      ClkMux                         0             11943  RISE       1
I__10253/O                                      ClkMux                       455             12397  RISE       1
u_app.data_q_1_LC_27_18_3/clk                   LogicCell40_SEQ_MODE_1010      0             12397  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_1_LC_27_18_3/lcout             LogicCell40_SEQ_MODE_1010    796             13193  490438  RISE       7
I__8719/I                                   LocalMux                       0             13193  490438  RISE       1
I__8719/O                                   LocalMux                     486             13679  490438  RISE       1
I__8724/I                                   InMux                          0             13679  490438  RISE       1
I__8724/O                                   InMux                        382             14062  490438  RISE       1
u_app.data_q_RNIBIPU_0_LC_28_18_5/in1       LogicCell40_SEQ_MODE_0000      0             14062  490438  RISE       1
u_app.data_q_RNIBIPU_0_LC_28_18_5/ltout     LogicCell40_SEQ_MODE_0000    558             14620  490438  FALL       1
I__8925/I                                   CascadeMux                     0             14620  490438  FALL       1
I__8925/O                                   CascadeMux                     0             14620  490438  FALL       1
u_app.data_q_RNIJ50D2_2_LC_28_18_6/in2      LogicCell40_SEQ_MODE_0000      0             14620  490438  FALL       1
u_app.data_q_RNIJ50D2_2_LC_28_18_6/lcout    LogicCell40_SEQ_MODE_0000    558             15178  490438  RISE       1
I__8909/I                                   LocalMux                       0             15178  490438  RISE       1
I__8909/O                                   LocalMux                     486             15664  490438  RISE       1
I__8910/I                                   InMux                          0             15664  490438  RISE       1
I__8910/O                                   InMux                        382             16046  490438  RISE       1
u_app.data_q_RNIT9QO5_7_LC_28_17_3/in3      LogicCell40_SEQ_MODE_0000      0             16046  490438  RISE       1
u_app.data_q_RNIT9QO5_7_LC_28_17_3/lcout    LogicCell40_SEQ_MODE_0000    465             16512  490438  RISE       4
I__8732/I                                   LocalMux                       0             16512  490438  RISE       1
I__8732/O                                   LocalMux                     486             16997  490438  RISE       1
I__8735/I                                   InMux                          0             16997  490438  RISE       1
I__8735/O                                   InMux                        382             17380  490438  RISE       1
u_app.status_q_RNIHVUG9_6_LC_28_18_4/in3    LogicCell40_SEQ_MODE_0000      0             17380  490438  RISE       1
u_app.status_q_RNIHVUG9_6_LC_28_18_4/lcout  LogicCell40_SEQ_MODE_0000    465             17845  490438  RISE       1
I__8881/I                                   LocalMux                       0             17845  490438  RISE       1
I__8881/O                                   LocalMux                     486             18331  490438  RISE       1
I__8882/I                                   InMux                          0             18331  490438  RISE       1
I__8882/O                                   InMux                        382             18713  490438  RISE       1
u_app.status_q_RNIBB77C_8_LC_28_18_7/in3    LogicCell40_SEQ_MODE_0000      0             18713  490438  RISE       1
u_app.status_q_RNIBB77C_8_LC_28_18_7/lcout  LogicCell40_SEQ_MODE_0000    465             19178  490438  RISE       8
I__8867/I                                   Odrv4                          0             19178  490438  RISE       1
I__8867/O                                   Odrv4                        517             19695  490438  RISE       1
I__8871/I                                   Span4Mux_h                     0             19695  490438  RISE       1
I__8871/O                                   Span4Mux_h                   444             20140  490438  RISE       1
I__8875/I                                   Span4Mux_h                     0             20140  490438  RISE       1
I__8875/O                                   Span4Mux_h                   444             20584  490438  RISE       1
I__8879/I                                   LocalMux                       0             20584  490438  RISE       1
I__8879/O                                   LocalMux                     486             21070  490438  RISE       1
I__8880/I                                   CEMux                          0             21070  490438  RISE       1
I__8880/O                                   CEMux                        889             21959  490438  RISE       1
u_app.data_q_3_LC_27_17_7/ce                LogicCell40_SEQ_MODE_1010      0             21959  490438  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1301/I                                       Odrv12                         0              1420  RISE       1
I__1301/O                                       Odrv12                       724              2143  RISE       1
I__1302/I                                       Span12Mux_v                    0              2143  RISE       1
I__1302/O                                       Span12Mux_v                  724              2867  RISE       1
I__1303/I                                       Span12Mux_v                    0              2867  RISE       1
I__1303/O                                       Span12Mux_v                  724              3590  RISE       1
I__1304/I                                       Span12Mux_h                    0              3590  RISE       1
I__1304/O                                       Span12Mux_h                  724              4314  RISE       1
I__1305/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1305/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1306/I                                       LocalMux                       0              4665  RISE       1
I__1306/O                                       LocalMux                     486              5151  RISE       1
I__1307/I                                       IoInMux                        0              5151  RISE       1
I__1307/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      31
I__2065/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__2065/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__2066/I                                       GlobalMux                      0              6443  RISE       1
I__2066/O                                       GlobalMux                    227              6671  RISE       1
I__2068/I                                       ClkMux                         0              6671  RISE       1
I__2068/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_16_15_1/clk      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_16_15_1/lcout    LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__7696/I                                       Odrv4                          0              7922  RISE       1
I__7696/O                                       Odrv4                        517              8438  RISE       1
I__7701/I                                       Span4Mux_v                     0              8438  RISE       1
I__7701/O                                       Span4Mux_v                   517              8955  RISE       1
I__7703/I                                       Span4Mux_v                     0              8955  RISE       1
I__7703/O                                       Span4Mux_v                   517              9472  RISE       1
I__7705/I                                       Span4Mux_s3_v                  0              9472  RISE       1
I__7705/O                                       Span4Mux_s3_v                465              9937  RISE       1
I__7707/I                                       LocalMux                       0              9937  RISE       1
I__7707/O                                       LocalMux                     486             10423  RISE       1
I__7709/I                                       IoInMux                        0             10423  RISE       1
I__7709/O                                       IoInMux                      382             10806  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             10806  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             11715  RISE      57
I__10240/I                                      gio2CtrlBuf                    0             11715  RISE       1
I__10240/O                                      gio2CtrlBuf                    0             11715  RISE       1
I__10241/I                                      GlobalMux                      0             11715  RISE       1
I__10241/O                                      GlobalMux                    227             11943  RISE       1
I__10250/I                                      ClkMux                         0             11943  RISE       1
I__10250/O                                      ClkMux                       455             12397  RISE       1
u_app.data_q_3_LC_27_17_7/clk                   LogicCell40_SEQ_MODE_1010      0             12397  RISE       1


===================================================================== 
4.4::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 61.50 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.nrzi_q_3_LC_21_19_5/lcout
Path End         : u_usb_cdc.u_bulk_endp.in_first_q_1_LC_22_23_6/ce
Capture Clock    : u_usb_cdc.u_bulk_endp.in_first_q_1_LC_22_23_6/clk
Setup Constraint : 20830p
Path slack       : 4570p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         15464
---------------------------------------   ----- 
End-of-path arrival time (ps)             16942
 
Launch Clock Path
pin name                                          model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11157/I                                        GlobalMux                               0                 0  RISE       1
I__11157/O                                        GlobalMux                             227               227  RISE       1
I__11191/I                                        ClkMux                                  0               227  RISE       1
I__11191/O                                        ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_rx.nrzi_q_3_LC_21_19_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.nrzi_q_3_LC_21_19_5/lcout                  LogicCell40_SEQ_MODE_1010    796              1478   4570  RISE      10
I__4301/I                                                           LocalMux                       0              1478   4570  RISE       1
I__4301/O                                                           LocalMux                     486              1964   4570  RISE       1
I__4307/I                                                           InMux                          0              1964   4570  RISE       1
I__4307/O                                                           InMux                        382              2346   4570  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_d_2__m12_e_0_o2_LC_21_19_3/in1    LogicCell40_SEQ_MODE_0000      0              2346   4570  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_d_2__m12_e_0_o2_LC_21_19_3/lcout  LogicCell40_SEQ_MODE_0000    589              2936   4570  RISE       7
I__4036/I                                                           LocalMux                       0              2936   4570  RISE       1
I__4036/O                                                           LocalMux                     486              3422   4570  RISE       1
I__4040/I                                                           InMux                          0              3422   4570  RISE       1
I__4040/O                                                           InMux                        382              3804   4570  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI1OOC1_3_LC_21_19_2/in3       LogicCell40_SEQ_MODE_0000      0              3804   4570  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI1OOC1_3_LC_21_19_2/lcout     LogicCell40_SEQ_MODE_0000    465              4269   4570  RISE       2
I__4415/I                                                           LocalMux                       0              4269   4570  RISE       1
I__4415/O                                                           LocalMux                     486              4755   4570  RISE       1
I__4417/I                                                           InMux                          0              4755   4570  RISE       1
I__4417/O                                                           InMux                        382              5137   4570  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNI8AL23_1_LC_21_20_6/in3        LogicCell40_SEQ_MODE_0000      0              5137   4570  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNI8AL23_1_LC_21_20_6/ltout      LogicCell40_SEQ_MODE_0000    403              5541   4570  FALL       1
I__4407/I                                                           CascadeMux                     0              5541   4570  FALL       1
I__4407/O                                                           CascadeMux                     0              5541   4570  FALL       1
u_usb_cdc.u_sie.out_eop_q_RNICMGL4_LC_21_20_7/in2                   LogicCell40_SEQ_MODE_0000      0              5541   4570  FALL       1
u_usb_cdc.u_sie.out_eop_q_RNICMGL4_LC_21_20_7/lcout                 LogicCell40_SEQ_MODE_0000    558              6099   4570  RISE       2
I__5339/I                                                           LocalMux                       0              6099   4570  RISE       1
I__5339/O                                                           LocalMux                     486              6585   4570  RISE       1
I__5341/I                                                           InMux                          0              6585   4570  RISE       1
I__5341/O                                                           InMux                        382              6967   4570  RISE       1
u_usb_cdc.u_sie.u_phy_rx.bulk_out_ready_LC_22_20_4/in3              LogicCell40_SEQ_MODE_0000      0              6967   4570  RISE       1
u_usb_cdc.u_sie.u_phy_rx.bulk_out_ready_LC_22_20_4/lcout            LogicCell40_SEQ_MODE_0000    465              7432   4570  RISE       1
I__5333/I                                                           Odrv4                          0              7432   4570  RISE       1
I__5333/O                                                           Odrv4                        517              7949   4570  RISE       1
I__5334/I                                                           Span4Mux_h                     0              7949   4570  RISE       1
I__5334/O                                                           Span4Mux_h                   444              8394   4570  RISE       1
I__5335/I                                                           Span4Mux_h                     0              8394   4570  RISE       1
I__5335/O                                                           Span4Mux_h                   444              8838   4570  RISE       1
I__5336/I                                                           Span4Mux_s1_h                  0              8838   4570  RISE       1
I__5336/O                                                           Span4Mux_s1_h                258              9096   4570  RISE       1
I__5337/I                                                           LocalMux                       0              9096   4570  RISE       1
I__5337/O                                                           LocalMux                     486              9582   4570  RISE       1
I__5338/I                                                           IoInMux                        0              9582   4570  RISE       1
I__5338/O                                                           IoInMux                      382              9965   4570  RISE       1
u_usb_cdc.bulk_out_ready_g_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              9965   4570  RISE       1
u_usb_cdc.bulk_out_ready_g_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910             10874   4570  RISE      84
I__10294/I                                                          gio2CtrlBuf                    0             10874   4570  RISE       1
I__10294/O                                                          gio2CtrlBuf                    0             10874   4570  RISE       1
I__10295/I                                                          GlobalMux                      0             10874   4570  RISE       1
I__10295/O                                                          GlobalMux                    227             11102   4570  RISE       1
I__10296/I                                                          Glb2LocalMux                   0             11102   4570  RISE       1
I__10296/O                                                          Glb2LocalMux                 662             11763   4570  RISE       1
I__10322/I                                                          LocalMux                       0             11763   4570  RISE       1
I__10322/O                                                          LocalMux                     486             12249   4570  RISE       1
I__10324/I                                                          InMux                          0             12249   4570  RISE       1
I__10324/O                                                          InMux                        382             12632   4570  RISE       1
u_usb_cdc.u_bulk_endp.in_req_q_RNI7J5BR_LC_21_23_0/in1              LogicCell40_SEQ_MODE_0000      0             12632   4570  RISE       1
u_usb_cdc.u_bulk_endp.in_req_q_RNI7J5BR_LC_21_23_0/lcout            LogicCell40_SEQ_MODE_0000    589             13221   4570  RISE       1
I__4618/I                                                           LocalMux                       0             13221   4570  RISE       1
I__4618/O                                                           LocalMux                     486             13707   4570  RISE       1
I__4619/I                                                           InMux                          0             13707   4570  RISE       1
I__4619/O                                                           InMux                        382             14089   4570  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNIJ5KKC1_LC_21_23_4/in3           LogicCell40_SEQ_MODE_0000      0             14089   4570  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNIJ5KKC1_LC_21_23_4/ltout         LogicCell40_SEQ_MODE_0000    403             14492   4570  FALL       1
I__4617/I                                                           CascadeMux                     0             14492   4570  FALL       1
I__4617/O                                                           CascadeMux                     0             14492   4570  FALL       1
u_usb_cdc.u_bulk_endp.in_state_q_RNIKQEIE1_LC_21_23_5/in2           LogicCell40_SEQ_MODE_0000      0             14492   4570  FALL       1
u_usb_cdc.u_bulk_endp.in_state_q_RNIKQEIE1_LC_21_23_5/lcout         LogicCell40_SEQ_MODE_0000    558             15051   4570  RISE       3
I__5619/I                                                           Odrv4                          0             15051   4570  RISE       1
I__5619/O                                                           Odrv4                        517             15567   4570  RISE       1
I__5620/I                                                           LocalMux                       0             15567   4570  RISE       1
I__5620/O                                                           LocalMux                     486             16053   4570  RISE       1
I__5621/I                                                           CEMux                          0             16053   4570  RISE       1
I__5621/O                                                           CEMux                        889             16942   4570  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_1_LC_22_23_6/ce                    LogicCell40_SEQ_MODE_1010      0             16942   4570  RISE       1

Capture Clock Path
pin name                                           model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                 SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11157/I                                         GlobalMux                               0                 0  RISE       1
I__11157/O                                         GlobalMux                             227               227  RISE       1
I__11231/I                                         ClkMux                                  0               227  RISE       1
I__11231/O                                         ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_1_LC_22_23_6/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_16_15_3/lcout
Path End         : u_prescaler.prescaler_cnt_3_LC_15_14_0/in1
Capture Clock    : u_prescaler.prescaler_cnt_3_LC_15_14_0/clk
Setup Constraint : 62500p
Path slack       : 60246p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         69036

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1301/I                                   Odrv12                         0              1420  RISE       1
I__1301/O                                   Odrv12                       724              2143  RISE       1
I__1302/I                                   Span12Mux_v                    0              2143  RISE       1
I__1302/O                                   Span12Mux_v                  724              2867  RISE       1
I__1303/I                                   Span12Mux_v                    0              2867  RISE       1
I__1303/O                                   Span12Mux_v                  724              3590  RISE       1
I__1304/I                                   Span12Mux_h                    0              3590  RISE       1
I__1304/O                                   Span12Mux_h                  724              4314  RISE       1
I__1305/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1305/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1306/I                                   LocalMux                       0              4665  RISE       1
I__1306/O                                   LocalMux                     486              5151  RISE       1
I__1307/I                                   IoInMux                        0              5151  RISE       1
I__1307/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      31
I__2065/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__2065/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__2066/I                                   GlobalMux                      0              6443  RISE       1
I__2066/O                                   GlobalMux                    227              6671  RISE       1
I__2068/I                                   ClkMux                         0              6671  RISE       1
I__2068/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_16_15_3/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_16_15_3/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60247  RISE       5
I__1718/I                                     LocalMux                       0              7922  60247  RISE       1
I__1718/O                                     LocalMux                     486              8407  60247  RISE       1
I__1722/I                                     InMux                          0              8407  60247  RISE       1
I__1722/O                                     InMux                        382              8790  60247  RISE       1
u_prescaler.prescaler_cnt_3_LC_15_14_0/in1    LogicCell40_SEQ_MODE_1010      0              8790  60247  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1301/I                                   Odrv12                         0              1420  RISE       1
I__1301/O                                   Odrv12                       724              2143  RISE       1
I__1302/I                                   Span12Mux_v                    0              2143  RISE       1
I__1302/O                                   Span12Mux_v                  724              2867  RISE       1
I__1303/I                                   Span12Mux_v                    0              2867  RISE       1
I__1303/O                                   Span12Mux_v                  724              3590  RISE       1
I__1304/I                                   Span12Mux_h                    0              3590  RISE       1
I__1304/O                                   Span12Mux_h                  724              4314  RISE       1
I__1305/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1305/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1306/I                                   LocalMux                       0              4665  RISE       1
I__1306/O                                   LocalMux                     486              5151  RISE       1
I__1307/I                                   IoInMux                        0              5151  RISE       1
I__1307/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      31
I__2065/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__2065/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__2066/I                                   GlobalMux                      0              6443  RISE       1
I__2066/O                                   GlobalMux                    227              6671  RISE       1
I__2069/I                                   ClkMux                         0              6671  RISE       1
I__2069/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_3_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.nrzi_q_3_LC_21_19_5/lcout
Path End         : u_usb_cdc.u_bulk_endp.in_first_q_1_LC_22_23_6/ce
Capture Clock    : u_usb_cdc.u_bulk_endp.in_first_q_1_LC_22_23_6/clk
Setup Constraint : 20830p
Path slack       : 4570p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         15464
---------------------------------------   ----- 
End-of-path arrival time (ps)             16942
 
Launch Clock Path
pin name                                          model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11157/I                                        GlobalMux                               0                 0  RISE       1
I__11157/O                                        GlobalMux                             227               227  RISE       1
I__11191/I                                        ClkMux                                  0               227  RISE       1
I__11191/O                                        ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_rx.nrzi_q_3_LC_21_19_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.nrzi_q_3_LC_21_19_5/lcout                  LogicCell40_SEQ_MODE_1010    796              1478   4570  RISE      10
I__4301/I                                                           LocalMux                       0              1478   4570  RISE       1
I__4301/O                                                           LocalMux                     486              1964   4570  RISE       1
I__4307/I                                                           InMux                          0              1964   4570  RISE       1
I__4307/O                                                           InMux                        382              2346   4570  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_d_2__m12_e_0_o2_LC_21_19_3/in1    LogicCell40_SEQ_MODE_0000      0              2346   4570  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_d_2__m12_e_0_o2_LC_21_19_3/lcout  LogicCell40_SEQ_MODE_0000    589              2936   4570  RISE       7
I__4036/I                                                           LocalMux                       0              2936   4570  RISE       1
I__4036/O                                                           LocalMux                     486              3422   4570  RISE       1
I__4040/I                                                           InMux                          0              3422   4570  RISE       1
I__4040/O                                                           InMux                        382              3804   4570  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI1OOC1_3_LC_21_19_2/in3       LogicCell40_SEQ_MODE_0000      0              3804   4570  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI1OOC1_3_LC_21_19_2/lcout     LogicCell40_SEQ_MODE_0000    465              4269   4570  RISE       2
I__4415/I                                                           LocalMux                       0              4269   4570  RISE       1
I__4415/O                                                           LocalMux                     486              4755   4570  RISE       1
I__4417/I                                                           InMux                          0              4755   4570  RISE       1
I__4417/O                                                           InMux                        382              5137   4570  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNI8AL23_1_LC_21_20_6/in3        LogicCell40_SEQ_MODE_0000      0              5137   4570  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNI8AL23_1_LC_21_20_6/ltout      LogicCell40_SEQ_MODE_0000    403              5541   4570  FALL       1
I__4407/I                                                           CascadeMux                     0              5541   4570  FALL       1
I__4407/O                                                           CascadeMux                     0              5541   4570  FALL       1
u_usb_cdc.u_sie.out_eop_q_RNICMGL4_LC_21_20_7/in2                   LogicCell40_SEQ_MODE_0000      0              5541   4570  FALL       1
u_usb_cdc.u_sie.out_eop_q_RNICMGL4_LC_21_20_7/lcout                 LogicCell40_SEQ_MODE_0000    558              6099   4570  RISE       2
I__5339/I                                                           LocalMux                       0              6099   4570  RISE       1
I__5339/O                                                           LocalMux                     486              6585   4570  RISE       1
I__5341/I                                                           InMux                          0              6585   4570  RISE       1
I__5341/O                                                           InMux                        382              6967   4570  RISE       1
u_usb_cdc.u_sie.u_phy_rx.bulk_out_ready_LC_22_20_4/in3              LogicCell40_SEQ_MODE_0000      0              6967   4570  RISE       1
u_usb_cdc.u_sie.u_phy_rx.bulk_out_ready_LC_22_20_4/lcout            LogicCell40_SEQ_MODE_0000    465              7432   4570  RISE       1
I__5333/I                                                           Odrv4                          0              7432   4570  RISE       1
I__5333/O                                                           Odrv4                        517              7949   4570  RISE       1
I__5334/I                                                           Span4Mux_h                     0              7949   4570  RISE       1
I__5334/O                                                           Span4Mux_h                   444              8394   4570  RISE       1
I__5335/I                                                           Span4Mux_h                     0              8394   4570  RISE       1
I__5335/O                                                           Span4Mux_h                   444              8838   4570  RISE       1
I__5336/I                                                           Span4Mux_s1_h                  0              8838   4570  RISE       1
I__5336/O                                                           Span4Mux_s1_h                258              9096   4570  RISE       1
I__5337/I                                                           LocalMux                       0              9096   4570  RISE       1
I__5337/O                                                           LocalMux                     486              9582   4570  RISE       1
I__5338/I                                                           IoInMux                        0              9582   4570  RISE       1
I__5338/O                                                           IoInMux                      382              9965   4570  RISE       1
u_usb_cdc.bulk_out_ready_g_gb/USERSIGNALTOGLOBALBUFFER              ICE_GB                         0              9965   4570  RISE       1
u_usb_cdc.bulk_out_ready_g_gb/GLOBALBUFFEROUTPUT                    ICE_GB                       910             10874   4570  RISE      84
I__10294/I                                                          gio2CtrlBuf                    0             10874   4570  RISE       1
I__10294/O                                                          gio2CtrlBuf                    0             10874   4570  RISE       1
I__10295/I                                                          GlobalMux                      0             10874   4570  RISE       1
I__10295/O                                                          GlobalMux                    227             11102   4570  RISE       1
I__10296/I                                                          Glb2LocalMux                   0             11102   4570  RISE       1
I__10296/O                                                          Glb2LocalMux                 662             11763   4570  RISE       1
I__10322/I                                                          LocalMux                       0             11763   4570  RISE       1
I__10322/O                                                          LocalMux                     486             12249   4570  RISE       1
I__10324/I                                                          InMux                          0             12249   4570  RISE       1
I__10324/O                                                          InMux                        382             12632   4570  RISE       1
u_usb_cdc.u_bulk_endp.in_req_q_RNI7J5BR_LC_21_23_0/in1              LogicCell40_SEQ_MODE_0000      0             12632   4570  RISE       1
u_usb_cdc.u_bulk_endp.in_req_q_RNI7J5BR_LC_21_23_0/lcout            LogicCell40_SEQ_MODE_0000    589             13221   4570  RISE       1
I__4618/I                                                           LocalMux                       0             13221   4570  RISE       1
I__4618/O                                                           LocalMux                     486             13707   4570  RISE       1
I__4619/I                                                           InMux                          0             13707   4570  RISE       1
I__4619/O                                                           InMux                        382             14089   4570  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNIJ5KKC1_LC_21_23_4/in3           LogicCell40_SEQ_MODE_0000      0             14089   4570  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNIJ5KKC1_LC_21_23_4/ltout         LogicCell40_SEQ_MODE_0000    403             14492   4570  FALL       1
I__4617/I                                                           CascadeMux                     0             14492   4570  FALL       1
I__4617/O                                                           CascadeMux                     0             14492   4570  FALL       1
u_usb_cdc.u_bulk_endp.in_state_q_RNIKQEIE1_LC_21_23_5/in2           LogicCell40_SEQ_MODE_0000      0             14492   4570  FALL       1
u_usb_cdc.u_bulk_endp.in_state_q_RNIKQEIE1_LC_21_23_5/lcout         LogicCell40_SEQ_MODE_0000    558             15051   4570  RISE       3
I__5619/I                                                           Odrv4                          0             15051   4570  RISE       1
I__5619/O                                                           Odrv4                        517             15567   4570  RISE       1
I__5620/I                                                           LocalMux                       0             15567   4570  RISE       1
I__5620/O                                                           LocalMux                     486             16053   4570  RISE       1
I__5621/I                                                           CEMux                          0             16053   4570  RISE       1
I__5621/O                                                           CEMux                        889             16942   4570  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_1_LC_22_23_6/ce                    LogicCell40_SEQ_MODE_1010      0             16942   4570  RISE       1

Capture Clock Path
pin name                                           model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                 SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11157/I                                         GlobalMux                               0                 0  RISE       1
I__11157/O                                         GlobalMux                             227               227  RISE       1
I__11231/I                                         ClkMux                                  0               227  RISE       1
I__11231/O                                         ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_1_LC_22_23_6/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_1_20_LC_15_19_4/lcout
Path End         : up_cnt_1_20_LC_15_19_4/in3
Capture Clock    : up_cnt_1_20_LC_15_19_4/clk
Setup Constraint : 1000000p
Path slack       : 991151p

Capture Clock Arrival Time (clk_1mhz:R#2)   1000000
+ Master Clock Source Latency                     0
+ Capture Clock Path Delay                     7126
- Setup Time                                   -403
-----------------------------------------   ------- 
End-of-path required time (ps)              1006722

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                   7126
+ Clock To Q                                 796
+ Data Path Delay                           7649
----------------------------------------   ----- 
End-of-path arrival time (ps)              15571
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1301/I                                   Odrv12                         0              1420  RISE       1
I__1301/O                                   Odrv12                       724              2143  RISE       1
I__1302/I                                   Span12Mux_v                    0              2143  RISE       1
I__1302/O                                   Span12Mux_v                  724              2867  RISE       1
I__1303/I                                   Span12Mux_v                    0              2867  RISE       1
I__1303/O                                   Span12Mux_v                  724              3590  RISE       1
I__1304/I                                   Span12Mux_h                    0              3590  RISE       1
I__1304/O                                   Span12Mux_h                  724              4314  RISE       1
I__1305/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1305/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1306/I                                   LocalMux                       0              4665  RISE       1
I__1306/O                                   LocalMux                     486              5151  RISE       1
I__1307/I                                   IoInMux                        0              5151  RISE       1
I__1307/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      31
I__2065/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__2065/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__2066/I                                   GlobalMux                      0              6443  RISE       1
I__2066/O                                   GlobalMux                    227              6671  RISE       1
I__2076/I                                   ClkMux                         0              6671  RISE       1
I__2076/O                                   ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_15_19_4/clk                  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_1_20_LC_15_19_4/lcout         LogicCell40_SEQ_MODE_1010    796              7922  991152  RISE       4
I__1768/I                            Odrv4                          0              7922  991152  RISE       1
I__1768/O                            Odrv4                        517              8438  991152  RISE       1
I__1772/I                            LocalMux                       0              8438  991152  RISE       1
I__1772/O                            LocalMux                     486              8924  991152  RISE       1
I__1776/I                            InMux                          0              8924  991152  RISE       1
I__1776/O                            InMux                        382              9307  991152  RISE       1
I__1778/I                            CascadeMux                     0              9307  991152  RISE       1
I__1778/O                            CascadeMux                     0              9307  991152  RISE       1
sleep_sq_RNINCSC_0_LC_16_18_5/in2    LogicCell40_SEQ_MODE_0000      0              9307  991152  RISE       1
sleep_sq_RNINCSC_0_LC_16_18_5/lcout  LogicCell40_SEQ_MODE_0000    558              9865  991152  RISE       2
I__1646/I                            LocalMux                       0              9865  991152  RISE       1
I__1646/O                            LocalMux                     486             10351  991152  RISE       1
I__1648/I                            InMux                          0             10351  991152  RISE       1
I__1648/O                            InMux                        382             10733  991152  RISE       1
I__1650/I                            CascadeMux                     0             10733  991152  RISE       1
I__1650/O                            CascadeMux                     0             10733  991152  RISE       1
up_cnt_0_LC_15_17_0/in2              LogicCell40_SEQ_MODE_1010      0             10733  991152  RISE       1
up_cnt_0_LC_15_17_0/carryout         LogicCell40_SEQ_MODE_1010    341             11074  991152  RISE       2
up_cnt_1_LC_15_17_1/carryin          LogicCell40_SEQ_MODE_1010      0             11074  991152  RISE       1
up_cnt_1_LC_15_17_1/carryout         LogicCell40_SEQ_MODE_1010    186             11260  991152  RISE       2
up_cnt_2_LC_15_17_2/carryin          LogicCell40_SEQ_MODE_1010      0             11260  991152  RISE       1
up_cnt_2_LC_15_17_2/carryout         LogicCell40_SEQ_MODE_1010    186             11446  991152  RISE       2
up_cnt_3_LC_15_17_3/carryin          LogicCell40_SEQ_MODE_1010      0             11446  991152  RISE       1
up_cnt_3_LC_15_17_3/carryout         LogicCell40_SEQ_MODE_1010    186             11633  991152  RISE       2
up_cnt_4_LC_15_17_4/carryin          LogicCell40_SEQ_MODE_1010      0             11633  991152  RISE       1
up_cnt_4_LC_15_17_4/carryout         LogicCell40_SEQ_MODE_1010    186             11819  991152  RISE       2
up_cnt_5_LC_15_17_5/carryin          LogicCell40_SEQ_MODE_1010      0             11819  991152  RISE       1
up_cnt_5_LC_15_17_5/carryout         LogicCell40_SEQ_MODE_1010    186             12005  991152  RISE       2
up_cnt_6_LC_15_17_6/carryin          LogicCell40_SEQ_MODE_1010      0             12005  991152  RISE       1
up_cnt_6_LC_15_17_6/carryout         LogicCell40_SEQ_MODE_1010    186             12191  991152  RISE       2
up_cnt_7_LC_15_17_7/carryin          LogicCell40_SEQ_MODE_1010      0             12191  991152  RISE       1
up_cnt_7_LC_15_17_7/carryout         LogicCell40_SEQ_MODE_1010    186             12377  991152  RISE       1
IN_MUX_bfv_15_18_0_/carryinitin      ICE_CARRY_IN_MUX               0             12377  991152  RISE       1
IN_MUX_bfv_15_18_0_/carryinitout     ICE_CARRY_IN_MUX             289             12666  991152  RISE       2
up_cnt_8_LC_15_18_0/carryin          LogicCell40_SEQ_MODE_1010      0             12666  991152  RISE       1
up_cnt_8_LC_15_18_0/carryout         LogicCell40_SEQ_MODE_1010    186             12852  991152  RISE       2
up_cnt_9_LC_15_18_1/carryin          LogicCell40_SEQ_MODE_1010      0             12852  991152  RISE       1
up_cnt_9_LC_15_18_1/carryout         LogicCell40_SEQ_MODE_1010    186             13038  991152  RISE       2
up_cnt_10_LC_15_18_2/carryin         LogicCell40_SEQ_MODE_1010      0             13038  991152  RISE       1
up_cnt_10_LC_15_18_2/carryout        LogicCell40_SEQ_MODE_1010    186             13224  991152  RISE       2
up_cnt_11_LC_15_18_3/carryin         LogicCell40_SEQ_MODE_1010      0             13224  991152  RISE       1
up_cnt_11_LC_15_18_3/carryout        LogicCell40_SEQ_MODE_1010    186             13410  991152  RISE       2
up_cnt_12_LC_15_18_4/carryin         LogicCell40_SEQ_MODE_1010      0             13410  991152  RISE       1
up_cnt_12_LC_15_18_4/carryout        LogicCell40_SEQ_MODE_1010    186             13597  991152  RISE       2
up_cnt_13_LC_15_18_5/carryin         LogicCell40_SEQ_MODE_1010      0             13597  991152  RISE       1
up_cnt_13_LC_15_18_5/carryout        LogicCell40_SEQ_MODE_1010    186             13783  991152  RISE       2
up_cnt_14_LC_15_18_6/carryin         LogicCell40_SEQ_MODE_1010      0             13783  991152  RISE       1
up_cnt_14_LC_15_18_6/carryout        LogicCell40_SEQ_MODE_1010    186             13969  991152  RISE       2
up_cnt_15_LC_15_18_7/carryin         LogicCell40_SEQ_MODE_1010      0             13969  991152  RISE       1
up_cnt_15_LC_15_18_7/carryout        LogicCell40_SEQ_MODE_1010    186             14155  991152  RISE       1
IN_MUX_bfv_15_19_0_/carryinitin      ICE_CARRY_IN_MUX               0             14155  991152  RISE       1
IN_MUX_bfv_15_19_0_/carryinitout     ICE_CARRY_IN_MUX             289             14444  991152  RISE       2
up_cnt_16_LC_15_19_0/carryin         LogicCell40_SEQ_MODE_1010      0             14444  991152  RISE       1
up_cnt_16_LC_15_19_0/carryout        LogicCell40_SEQ_MODE_1010    186             14630  991152  RISE       2
up_cnt_17_LC_15_19_1/carryin         LogicCell40_SEQ_MODE_1010      0             14630  991152  RISE       1
up_cnt_17_LC_15_19_1/carryout        LogicCell40_SEQ_MODE_1010    186             14816  991152  RISE       2
up_cnt_18_LC_15_19_2/carryin         LogicCell40_SEQ_MODE_1010      0             14816  991152  RISE       1
up_cnt_18_LC_15_19_2/carryout        LogicCell40_SEQ_MODE_1010    186             15002  991152  RISE       2
up_cnt_19_LC_15_19_3/carryin         LogicCell40_SEQ_MODE_1010      0             15002  991152  RISE       1
up_cnt_19_LC_15_19_3/carryout        LogicCell40_SEQ_MODE_1010    186             15188  991152  RISE       1
I__1491/I                            InMux                          0             15188  991152  RISE       1
I__1491/O                            InMux                        382             15571  991152  RISE       1
up_cnt_1_20_LC_15_19_4/in3           LogicCell40_SEQ_MODE_1010      0             15571  991152  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1301/I                                   Odrv12                         0              1420  RISE       1
I__1301/O                                   Odrv12                       724              2143  RISE       1
I__1302/I                                   Span12Mux_v                    0              2143  RISE       1
I__1302/O                                   Span12Mux_v                  724              2867  RISE       1
I__1303/I                                   Span12Mux_v                    0              2867  RISE       1
I__1303/O                                   Span12Mux_v                  724              3590  RISE       1
I__1304/I                                   Span12Mux_h                    0              3590  RISE       1
I__1304/O                                   Span12Mux_h                  724              4314  RISE       1
I__1305/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1305/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1306/I                                   LocalMux                       0              4665  RISE       1
I__1306/O                                   LocalMux                     486              5151  RISE       1
I__1307/I                                   IoInMux                        0              5151  RISE       1
I__1307/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      31
I__2065/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__2065/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__2066/I                                   GlobalMux                      0              6443  RISE       1
I__2066/O                                   GlobalMux                    227              6671  RISE       1
I__2076/I                                   ClkMux                         0              6671  RISE       1
I__2076/O                                   ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_15_19_4/clk                  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_1_LC_27_18_3/lcout
Path End         : u_app.data_q_3_LC_27_17_7/ce
Capture Clock    : u_app.data_q_3_LC_27_17_7/clk
Setup Constraint : 500000p
Path slack       : 490438p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Master Clock Source Latency                   0
+ Capture Clock Path Delay                  12397
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             512397

Launch Clock Arrival Time (clk_app:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                 12397
+ Clock To Q                                796
+ Data Path Delay                          8766
---------------------------------------   ----- 
End-of-path arrival time (ps)             21959
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1301/I                                       Odrv12                         0              1420  RISE       1
I__1301/O                                       Odrv12                       724              2143  RISE       1
I__1302/I                                       Span12Mux_v                    0              2143  RISE       1
I__1302/O                                       Span12Mux_v                  724              2867  RISE       1
I__1303/I                                       Span12Mux_v                    0              2867  RISE       1
I__1303/O                                       Span12Mux_v                  724              3590  RISE       1
I__1304/I                                       Span12Mux_h                    0              3590  RISE       1
I__1304/O                                       Span12Mux_h                  724              4314  RISE       1
I__1305/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1305/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1306/I                                       LocalMux                       0              4665  RISE       1
I__1306/O                                       LocalMux                     486              5151  RISE       1
I__1307/I                                       IoInMux                        0              5151  RISE       1
I__1307/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      31
I__2065/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__2065/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__2066/I                                       GlobalMux                      0              6443  RISE       1
I__2066/O                                       GlobalMux                    227              6671  RISE       1
I__2068/I                                       ClkMux                         0              6671  RISE       1
I__2068/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_16_15_1/clk      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_16_15_1/lcout    LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__7696/I                                       Odrv4                          0              7922  RISE       1
I__7696/O                                       Odrv4                        517              8438  RISE       1
I__7701/I                                       Span4Mux_v                     0              8438  RISE       1
I__7701/O                                       Span4Mux_v                   517              8955  RISE       1
I__7703/I                                       Span4Mux_v                     0              8955  RISE       1
I__7703/O                                       Span4Mux_v                   517              9472  RISE       1
I__7705/I                                       Span4Mux_s3_v                  0              9472  RISE       1
I__7705/O                                       Span4Mux_s3_v                465              9937  RISE       1
I__7707/I                                       LocalMux                       0              9937  RISE       1
I__7707/O                                       LocalMux                     486             10423  RISE       1
I__7709/I                                       IoInMux                        0             10423  RISE       1
I__7709/O                                       IoInMux                      382             10806  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             10806  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             11715  RISE      57
I__10240/I                                      gio2CtrlBuf                    0             11715  RISE       1
I__10240/O                                      gio2CtrlBuf                    0             11715  RISE       1
I__10241/I                                      GlobalMux                      0             11715  RISE       1
I__10241/O                                      GlobalMux                    227             11943  RISE       1
I__10253/I                                      ClkMux                         0             11943  RISE       1
I__10253/O                                      ClkMux                       455             12397  RISE       1
u_app.data_q_1_LC_27_18_3/clk                   LogicCell40_SEQ_MODE_1010      0             12397  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_1_LC_27_18_3/lcout             LogicCell40_SEQ_MODE_1010    796             13193  490438  RISE       7
I__8719/I                                   LocalMux                       0             13193  490438  RISE       1
I__8719/O                                   LocalMux                     486             13679  490438  RISE       1
I__8724/I                                   InMux                          0             13679  490438  RISE       1
I__8724/O                                   InMux                        382             14062  490438  RISE       1
u_app.data_q_RNIBIPU_0_LC_28_18_5/in1       LogicCell40_SEQ_MODE_0000      0             14062  490438  RISE       1
u_app.data_q_RNIBIPU_0_LC_28_18_5/ltout     LogicCell40_SEQ_MODE_0000    558             14620  490438  FALL       1
I__8925/I                                   CascadeMux                     0             14620  490438  FALL       1
I__8925/O                                   CascadeMux                     0             14620  490438  FALL       1
u_app.data_q_RNIJ50D2_2_LC_28_18_6/in2      LogicCell40_SEQ_MODE_0000      0             14620  490438  FALL       1
u_app.data_q_RNIJ50D2_2_LC_28_18_6/lcout    LogicCell40_SEQ_MODE_0000    558             15178  490438  RISE       1
I__8909/I                                   LocalMux                       0             15178  490438  RISE       1
I__8909/O                                   LocalMux                     486             15664  490438  RISE       1
I__8910/I                                   InMux                          0             15664  490438  RISE       1
I__8910/O                                   InMux                        382             16046  490438  RISE       1
u_app.data_q_RNIT9QO5_7_LC_28_17_3/in3      LogicCell40_SEQ_MODE_0000      0             16046  490438  RISE       1
u_app.data_q_RNIT9QO5_7_LC_28_17_3/lcout    LogicCell40_SEQ_MODE_0000    465             16512  490438  RISE       4
I__8732/I                                   LocalMux                       0             16512  490438  RISE       1
I__8732/O                                   LocalMux                     486             16997  490438  RISE       1
I__8735/I                                   InMux                          0             16997  490438  RISE       1
I__8735/O                                   InMux                        382             17380  490438  RISE       1
u_app.status_q_RNIHVUG9_6_LC_28_18_4/in3    LogicCell40_SEQ_MODE_0000      0             17380  490438  RISE       1
u_app.status_q_RNIHVUG9_6_LC_28_18_4/lcout  LogicCell40_SEQ_MODE_0000    465             17845  490438  RISE       1
I__8881/I                                   LocalMux                       0             17845  490438  RISE       1
I__8881/O                                   LocalMux                     486             18331  490438  RISE       1
I__8882/I                                   InMux                          0             18331  490438  RISE       1
I__8882/O                                   InMux                        382             18713  490438  RISE       1
u_app.status_q_RNIBB77C_8_LC_28_18_7/in3    LogicCell40_SEQ_MODE_0000      0             18713  490438  RISE       1
u_app.status_q_RNIBB77C_8_LC_28_18_7/lcout  LogicCell40_SEQ_MODE_0000    465             19178  490438  RISE       8
I__8867/I                                   Odrv4                          0             19178  490438  RISE       1
I__8867/O                                   Odrv4                        517             19695  490438  RISE       1
I__8871/I                                   Span4Mux_h                     0             19695  490438  RISE       1
I__8871/O                                   Span4Mux_h                   444             20140  490438  RISE       1
I__8875/I                                   Span4Mux_h                     0             20140  490438  RISE       1
I__8875/O                                   Span4Mux_h                   444             20584  490438  RISE       1
I__8879/I                                   LocalMux                       0             20584  490438  RISE       1
I__8879/O                                   LocalMux                     486             21070  490438  RISE       1
I__8880/I                                   CEMux                          0             21070  490438  RISE       1
I__8880/O                                   CEMux                        889             21959  490438  RISE       1
u_app.data_q_3_LC_27_17_7/ce                LogicCell40_SEQ_MODE_1010      0             21959  490438  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1301/I                                       Odrv12                         0              1420  RISE       1
I__1301/O                                       Odrv12                       724              2143  RISE       1
I__1302/I                                       Span12Mux_v                    0              2143  RISE       1
I__1302/O                                       Span12Mux_v                  724              2867  RISE       1
I__1303/I                                       Span12Mux_v                    0              2867  RISE       1
I__1303/O                                       Span12Mux_v                  724              3590  RISE       1
I__1304/I                                       Span12Mux_h                    0              3590  RISE       1
I__1304/O                                       Span12Mux_h                  724              4314  RISE       1
I__1305/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1305/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1306/I                                       LocalMux                       0              4665  RISE       1
I__1306/O                                       LocalMux                     486              5151  RISE       1
I__1307/I                                       IoInMux                        0              5151  RISE       1
I__1307/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      31
I__2065/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__2065/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__2066/I                                       GlobalMux                      0              6443  RISE       1
I__2066/O                                       GlobalMux                    227              6671  RISE       1
I__2068/I                                       ClkMux                         0              6671  RISE       1
I__2068/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_16_15_1/clk      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_16_15_1/lcout    LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__7696/I                                       Odrv4                          0              7922  RISE       1
I__7696/O                                       Odrv4                        517              8438  RISE       1
I__7701/I                                       Span4Mux_v                     0              8438  RISE       1
I__7701/O                                       Span4Mux_v                   517              8955  RISE       1
I__7703/I                                       Span4Mux_v                     0              8955  RISE       1
I__7703/O                                       Span4Mux_v                   517              9472  RISE       1
I__7705/I                                       Span4Mux_s3_v                  0              9472  RISE       1
I__7705/O                                       Span4Mux_s3_v                465              9937  RISE       1
I__7707/I                                       LocalMux                       0              9937  RISE       1
I__7707/O                                       LocalMux                     486             10423  RISE       1
I__7709/I                                       IoInMux                        0             10423  RISE       1
I__7709/O                                       IoInMux                      382             10806  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             10806  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             11715  RISE      57
I__10240/I                                      gio2CtrlBuf                    0             11715  RISE       1
I__10240/O                                      gio2CtrlBuf                    0             11715  RISE       1
I__10241/I                                      GlobalMux                      0             11715  RISE       1
I__10241/O                                      GlobalMux                    227             11943  RISE       1
I__10250/I                                      ClkMux                         0             11943  RISE       1
I__10250/O                                      ClkMux                       455             12397  RISE       1
u_app.data_q_3_LC_27_17_7/clk                   LogicCell40_SEQ_MODE_1010      0             12397  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 5349


Data Path Delay                5339
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 5349

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        soc                        0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__4562/I                                       Odrv12                     0      1670               RISE  1       
I__4562/O                                       Odrv12                     724    2393               RISE  1       
I__4563/I                                       Span12Mux_h                0      2393               RISE  1       
I__4563/O                                       Span12Mux_h                724    3117               RISE  1       
I__4564/I                                       Span12Mux_v                0      3117               RISE  1       
I__4564/O                                       Span12Mux_v                724    3840               RISE  1       
I__4565/I                                       Sp12to4                    0      3840               RISE  1       
I__4565/O                                       Sp12to4                    631    4471               RISE  1       
I__4566/I                                       LocalMux                   0      4471               RISE  1       
I__4566/O                                       LocalMux                   486    4957               RISE  1       
I__4567/I                                       InMux                      0      4957               RISE  1       
I__4567/O                                       InMux                      382    5339               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_21_21_7/in0  LogicCell40_SEQ_MODE_1010  0      5339               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11157/I                                      GlobalMux                           0      0                  RISE  1       
I__11157/O                                      GlobalMux                           227    227                RISE  1       
I__11210/I                                      ClkMux                              0      227                RISE  1       
I__11210/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_21_21_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4419


Data Path Delay                4512
+ Setup Time                    589
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4419

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        soc                        0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__1315/I                                       Odrv4                      0      1670               RISE  1       
I__1315/O                                       Odrv4                      517    2186               RISE  1       
I__1316/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__1316/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__1317/I                                       Span4Mux_v                 0      2610               RISE  1       
I__1317/O                                       Span4Mux_v                 517    3127               RISE  1       
I__1318/I                                       Span4Mux_v                 0      3127               RISE  1       
I__1318/O                                       Span4Mux_v                 517    3644               RISE  1       
I__1319/I                                       LocalMux                   0      3644               RISE  1       
I__1319/O                                       LocalMux                   486    4130               RISE  1       
I__1320/I                                       InMux                      0      4130               RISE  1       
I__1320/O                                       InMux                      382    4512               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_22_0/in1  LogicCell40_SEQ_MODE_1010  0      4512               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11157/I                                      GlobalMux                           0      0                  RISE  1       
I__11157/O                                      GlobalMux                           227    227                RISE  1       
I__11214/I                                      ClkMux                              0      227                RISE  1       
I__11214/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_22_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 19330


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             11408
---------------------------- ------
Clock To Out Delay            19330

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         soc                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1301/I                                   Odrv12                     0      1420               RISE  1       
I__1301/O                                   Odrv12                     724    2143               RISE  1       
I__1302/I                                   Span12Mux_v                0      2143               RISE  1       
I__1302/O                                   Span12Mux_v                724    2867               RISE  1       
I__1303/I                                   Span12Mux_v                0      2867               RISE  1       
I__1303/O                                   Span12Mux_v                724    3590               RISE  1       
I__1304/I                                   Span12Mux_h                0      3590               RISE  1       
I__1304/O                                   Span12Mux_h                724    4314               RISE  1       
I__1305/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1305/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1306/I                                   LocalMux                   0      4665               RISE  1       
I__1306/O                                   LocalMux                   486    5151               RISE  1       
I__1307/I                                   IoInMux                    0      5151               RISE  1       
I__1307/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  31      
I__2065/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__2065/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__2066/I                                   GlobalMux                  0      6443               RISE  1       
I__2066/O                                   GlobalMux                  227    6671               RISE  1       
I__2076/I                                   ClkMux                     0      6671               RISE  1       
I__2076/O                                   ClkMux                     455    7126               RISE  1       
up_cnt_1_20_LC_15_19_4/clk                  LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_1_20_LC_15_19_4/lcout   LogicCell40_SEQ_MODE_1010  796    7922               RISE  4       
I__1771/I                      Odrv4                      0      7922               RISE  1       
I__1771/O                      Odrv4                      517    8438               RISE  1       
I__1775/I                      Span4Mux_h                 0      8438               RISE  1       
I__1775/O                      Span4Mux_h                 444    8883               RISE  1       
I__1777/I                      Span4Mux_v                 0      8883               RISE  1       
I__1777/O                      Span4Mux_v                 517    9400               RISE  1       
I__1779/I                      LocalMux                   0      9400               RISE  1       
I__1779/O                      LocalMux                   486    9886               RISE  1       
I__1780/I                      InMux                      0      9886               RISE  1       
I__1780/O                      InMux                      382    10268              RISE  1       
led_obuf_RNO_LC_10_25_2/in3    LogicCell40_SEQ_MODE_0000  0      10268              RISE  1       
led_obuf_RNO_LC_10_25_2/lcout  LogicCell40_SEQ_MODE_0000  465    10733              RISE  1       
I__1321/I                      Odrv4                      0      10733              RISE  1       
I__1321/O                      Odrv4                      517    11250              RISE  1       
I__1322/I                      Span4Mux_v                 0      11250              RISE  1       
I__1322/O                      Span4Mux_v                 517    11767              RISE  1       
I__1323/I                      Span4Mux_h                 0      11767              RISE  1       
I__1323/O                      Span4Mux_h                 444    12211              RISE  1       
I__1324/I                      Span4Mux_s3_v              0      12211              RISE  1       
I__1324/O                      Span4Mux_s3_v              465    12677              RISE  1       
I__1325/I                      LocalMux                   0      12677              RISE  1       
I__1325/O                      LocalMux                   486    13162              RISE  1       
I__1326/I                      IoInMux                    0      13162              RISE  1       
I__1326/O                      IoInMux                    382    13545              RISE  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13545              RISE  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   16842              FALL  1       
led_obuf_iopad/DIN             IO_PAD                     0      16842              FALL  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   19330              FALL  1       
led                            soc                        0      19330              FALL  1       

6.2.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12453


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10975
---------------------------- ------
Clock To Out Delay            12453

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11157/I                                           GlobalMux                           0      0                  RISE  1       
I__11157/O                                           GlobalMux                           227    227                RISE  1       
I__11170/I                                           ClkMux                              0      227                RISE  1       
I__11170/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_17_21_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_17_21_6/lcout       LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__2194/I                                                   Odrv4                      0      1478               RISE  1       
I__2194/O                                                   Odrv4                      517    1995               RISE  1       
I__2197/I                                                   Span4Mux_v                 0      1995               RISE  1       
I__2197/O                                                   Span4Mux_v                 517    2512               RISE  1       
I__2199/I                                                   LocalMux                   0      2512               RISE  1       
I__2199/O                                                   LocalMux                   486    2998               RISE  1       
I__2202/I                                                   InMux                      0      2998               RISE  1       
I__2202/O                                                   InMux                      382    3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_14_23_2/in1    LogicCell40_SEQ_MODE_0000  0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_14_23_2/lcout  LogicCell40_SEQ_MODE_0000  589    3969               RISE  1       
I__1416/I                                                   Odrv4                      0      3969               RISE  1       
I__1416/O                                                   Odrv4                      517    4486               RISE  1       
I__1417/I                                                   Span4Mux_v                 0      4486               RISE  1       
I__1417/O                                                   Span4Mux_v                 517    5003               RISE  1       
I__1418/I                                                   Span4Mux_s2_v              0      5003               RISE  1       
I__1418/O                                                   Span4Mux_s2_v              372    5375               RISE  1       
I__1419/I                                                   IoSpan4Mux                 0      5375               RISE  1       
I__1419/O                                                   IoSpan4Mux                 424    5799               RISE  1       
I__1420/I                                                   LocalMux                   0      5799               RISE  1       
I__1420/O                                                   LocalMux                   486    6285               RISE  1       
I__1421/I                                                   IoInMux                    0      6285               RISE  1       
I__1421/O                                                   IoInMux                    382    6667               RISE  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      6667               RISE  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   9965               FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      9965               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   12453              FALL  1       
usb_n:out                                                   soc                        0      12453              FALL  1       

6.2.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 13455


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             11977
---------------------------- ------
Clock To Out Delay            13455

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11157/I                                           GlobalMux                           0      0                  RISE  1       
I__11157/O                                           GlobalMux                           227    227                RISE  1       
I__11170/I                                           ClkMux                              0      227                RISE  1       
I__11170/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_17_21_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_17_21_6/lcout     LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__2194/I                                                 Odrv4                      0      1478               RISE  1       
I__2194/O                                                 Odrv4                      517    1995               RISE  1       
I__2196/I                                                 Span4Mux_v                 0      1995               RISE  1       
I__2196/O                                                 Span4Mux_v                 517    2512               RISE  1       
I__2198/I                                                 LocalMux                   0      2512               RISE  1       
I__2198/O                                                 LocalMux                   486    2998               RISE  1       
I__2201/I                                                 InMux                      0      2998               RISE  1       
I__2201/O                                                 InMux                      382    3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_15_20_6/in3    LogicCell40_SEQ_MODE_0000  0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_15_20_6/lcout  LogicCell40_SEQ_MODE_0000  424    3804               FALL  1       
I__1514/I                                                 Odrv12                     0      3804               FALL  1       
I__1514/O                                                 Odrv12                     796    4600               FALL  1       
I__1515/I                                                 Span12Mux_v                0      4600               FALL  1       
I__1515/O                                                 Span12Mux_v                796    5396               FALL  1       
I__1516/I                                                 Sp12to4                    0      5396               FALL  1       
I__1516/O                                                 Sp12to4                    662    6057               FALL  1       
I__1517/I                                                 Span4Mux_h                 0      6057               FALL  1       
I__1517/O                                                 Span4Mux_h                 465    6523               FALL  1       
I__1518/I                                                 Span4Mux_s2_v              0      6523               FALL  1       
I__1518/O                                                 Span4Mux_s2_v              372    6895               FALL  1       
I__1519/I                                                 LocalMux                   0      6895               FALL  1       
I__1519/O                                                 LocalMux                   455    7350               FALL  1       
I__1520/I                                                 IoInMux                    0      7350               FALL  1       
I__1520/O                                                 IoInMux                    320    7670               FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      7670               FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   10967              FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      10967              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   13455              FALL  1       
usb_p:out                                                 soc                        0      13455              FALL  1       

6.2.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 17583


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              9661
---------------------------- ------
Clock To Out Delay            17583

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         soc                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1301/I                                   Odrv12                     0      1420               RISE  1       
I__1301/O                                   Odrv12                     724    2143               RISE  1       
I__1302/I                                   Span12Mux_v                0      2143               RISE  1       
I__1302/O                                   Span12Mux_v                724    2867               RISE  1       
I__1303/I                                   Span12Mux_v                0      2867               RISE  1       
I__1303/O                                   Span12Mux_v                724    3590               RISE  1       
I__1304/I                                   Span12Mux_h                0      3590               RISE  1       
I__1304/O                                   Span12Mux_h                724    4314               RISE  1       
I__1305/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1305/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1306/I                                   LocalMux                   0      4665               RISE  1       
I__1306/O                                   LocalMux                   486    5151               RISE  1       
I__1307/I                                   IoInMux                    0      5151               RISE  1       
I__1307/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  31      
I__2065/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__2065/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__2066/I                                   GlobalMux                  0      6443               RISE  1       
I__2066/O                                   GlobalMux                  227    6671               RISE  1       
I__2075/I                                   ClkMux                     0      6671               RISE  1       
I__2075/O                                   ClkMux                     455    7126               RISE  1       
usb_pu_q_LC_14_18_0/clk                     LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_14_18_0/lcout         LogicCell40_SEQ_MODE_1010  796    7922               FALL  2       
I__1336/I                         Odrv12                     0      7922               FALL  1       
I__1336/O                         Odrv12                     796    8718               FALL  1       
I__1338/I                         Span12Mux_v                0      8718               FALL  1       
I__1338/O                         Span12Mux_v                796    9513               FALL  1       
I__1339/I                         Sp12to4                    0      9513               FALL  1       
I__1339/O                         Sp12to4                    662    10175              FALL  1       
I__1340/I                         Span4Mux_s2_v              0      10175              FALL  1       
I__1340/O                         Span4Mux_s2_v              372    10547              FALL  1       
I__1341/I                         IoSpan4Mux                 0      10547              FALL  1       
I__1341/O                         IoSpan4Mux                 475    11023              FALL  1       
I__1342/I                         LocalMux                   0      11023              FALL  1       
I__1342/O                         LocalMux                   455    11477              FALL  1       
I__1343/I                         IoInMux                    0      11477              FALL  1       
I__1343/O                         IoInMux                    320    11798              FALL  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11798              FALL  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   15095              FALL  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      15095              FALL  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   17583              FALL  1       
usb_pu                            soc                        0      17583              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -4285


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -4967
---------------------------- ------
Hold Time                     -4285

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        soc                        0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__4562/I                                       Odrv12                     0      1142               FALL  1       
I__4562/O                                       Odrv12                     796    1938               FALL  1       
I__4563/I                                       Span12Mux_h                0      1938               FALL  1       
I__4563/O                                       Span12Mux_h                796    2734               FALL  1       
I__4564/I                                       Span12Mux_v                0      2734               FALL  1       
I__4564/O                                       Span12Mux_v                796    3530               FALL  1       
I__4565/I                                       Sp12to4                    0      3530               FALL  1       
I__4565/O                                       Sp12to4                    662    4192               FALL  1       
I__4566/I                                       LocalMux                   0      4192               FALL  1       
I__4566/O                                       LocalMux                   455    4646               FALL  1       
I__4567/I                                       InMux                      0      4646               FALL  1       
I__4567/O                                       InMux                      320    4967               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_21_21_7/in0  LogicCell40_SEQ_MODE_1010  0      4967               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11157/I                                      GlobalMux                           0      0                  RISE  1       
I__11157/O                                      GlobalMux                           227    227                RISE  1       
I__11210/I                                      ClkMux                              0      227                RISE  1       
I__11210/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_21_21_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -3355


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -4037
---------------------------- ------
Hold Time                     -3355

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        soc                        0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__1315/I                                       Odrv4                      0      1142               FALL  1       
I__1315/O                                       Odrv4                      548    1690               FALL  1       
I__1316/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__1316/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__1317/I                                       Span4Mux_v                 0      2166               FALL  1       
I__1317/O                                       Span4Mux_v                 548    2713               FALL  1       
I__1318/I                                       Span4Mux_v                 0      2713               FALL  1       
I__1318/O                                       Span4Mux_v                 548    3261               FALL  1       
I__1319/I                                       LocalMux                   0      3261               FALL  1       
I__1319/O                                       LocalMux                   455    3716               FALL  1       
I__1320/I                                       InMux                      0      3716               FALL  1       
I__1320/O                                       InMux                      320    4037               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_22_0/in1  LogicCell40_SEQ_MODE_1010  0      4037               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11157/I                                      GlobalMux                           0      0                  RISE  1       
I__11157/O                                      GlobalMux                           227    227                RISE  1       
I__11214/I                                      ClkMux                              0      227                RISE  1       
I__11214/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_22_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 18784


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             10862
---------------------------- ------
Clock To Out Delay            18784

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         soc                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1301/I                                   Odrv12                     0      1420               RISE  1       
I__1301/O                                   Odrv12                     724    2143               RISE  1       
I__1302/I                                   Span12Mux_v                0      2143               RISE  1       
I__1302/O                                   Span12Mux_v                724    2867               RISE  1       
I__1303/I                                   Span12Mux_v                0      2867               RISE  1       
I__1303/O                                   Span12Mux_v                724    3590               RISE  1       
I__1304/I                                   Span12Mux_h                0      3590               RISE  1       
I__1304/O                                   Span12Mux_h                724    4314               RISE  1       
I__1305/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1305/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1306/I                                   LocalMux                   0      4665               RISE  1       
I__1306/O                                   LocalMux                   486    5151               RISE  1       
I__1307/I                                   IoInMux                    0      5151               RISE  1       
I__1307/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  31      
I__2065/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__2065/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__2066/I                                   GlobalMux                  0      6443               RISE  1       
I__2066/O                                   GlobalMux                  227    6671               RISE  1       
I__2076/I                                   ClkMux                     0      6671               RISE  1       
I__2076/O                                   ClkMux                     455    7126               RISE  1       
up_cnt_1_20_LC_15_19_4/clk                  LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_1_20_LC_15_19_4/lcout   LogicCell40_SEQ_MODE_1010  796    7922               FALL  4       
I__1771/I                      Odrv4                      0      7922               FALL  1       
I__1771/O                      Odrv4                      548    8469               FALL  1       
I__1775/I                      Span4Mux_h                 0      8469               FALL  1       
I__1775/O                      Span4Mux_h                 465    8935               FALL  1       
I__1777/I                      Span4Mux_v                 0      8935               FALL  1       
I__1777/O                      Span4Mux_v                 548    9482               FALL  1       
I__1779/I                      LocalMux                   0      9482               FALL  1       
I__1779/O                      LocalMux                   455    9937               FALL  1       
I__1780/I                      InMux                      0      9937               FALL  1       
I__1780/O                      InMux                      320    10258              FALL  1       
led_obuf_RNO_LC_10_25_2/in3    LogicCell40_SEQ_MODE_0000  0      10258              FALL  1       
led_obuf_RNO_LC_10_25_2/lcout  LogicCell40_SEQ_MODE_0000  424    10682              FALL  1       
I__1321/I                      Odrv4                      0      10682              FALL  1       
I__1321/O                      Odrv4                      548    11229              FALL  1       
I__1322/I                      Span4Mux_v                 0      11229              FALL  1       
I__1322/O                      Span4Mux_v                 548    11777              FALL  1       
I__1323/I                      Span4Mux_h                 0      11777              FALL  1       
I__1323/O                      Span4Mux_h                 465    12242              FALL  1       
I__1324/I                      Span4Mux_s3_v              0      12242              FALL  1       
I__1324/O                      Span4Mux_s3_v              496    12739              FALL  1       
I__1325/I                      LocalMux                   0      12739              FALL  1       
I__1325/O                      LocalMux                   455    13193              FALL  1       
I__1326/I                      IoInMux                    0      13193              FALL  1       
I__1326/O                      IoInMux                    320    13514              FALL  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13514              FALL  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   16470              RISE  1       
led_obuf_iopad/DIN             IO_PAD                     0      16470              RISE  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   18784              RISE  1       
led                            soc                        0      18784              RISE  1       

6.5.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 8437


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              6959
---------------------------- ------
Clock To Out Delay             8437

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11157/I                                            GlobalMux                           0      0                  RISE  1       
I__11157/O                                            GlobalMux                           227    227                RISE  1       
I__11169/I                                            ClkMux                              0      227                RISE  1       
I__11169/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_21_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_21_7/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  9       
I__1922/I                                                         LocalMux                   0      1478               FALL  1       
I__1922/O                                                         LocalMux                   455    1933               FALL  1       
I__1927/I                                                         InMux                      0      1933               FALL  1       
I__1927/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_15_21_0/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_15_21_0/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  6       
I__4549/I                                                         Odrv12                     0      2677               FALL  1       
I__4549/O                                                         Odrv12                     796    3473               FALL  1       
I__4555/I                                                         Span12Mux_s11_v            0      3473               FALL  1       
I__4555/O                                                         Span12Mux_s11_v            672    4145               FALL  1       
I__4559/I                                                         LocalMux                   0      4145               FALL  1       
I__4559/O                                                         LocalMux                   455    4600               FALL  1       
I__4561/I                                                         InMux                      0      4600               FALL  1       
I__4561/O                                                         InMux                      320    4920               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_11_32_2/in0    LogicCell40_SEQ_MODE_0000  0      4920               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_11_32_2/lcout  LogicCell40_SEQ_MODE_0000  569    5489               FALL  2       
I__1309/I                                                         LocalMux                   0      5489               FALL  1       
I__1309/O                                                         LocalMux                   455    5944               FALL  1       
I__1311/I                                                         IoInMux                    0      5944               FALL  1       
I__1311/O                                                         IoInMux                    320    6264               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      6264               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    6523               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      6523               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   8437               RISE  1       
usb_n:out                                                         soc                        0      8437               RISE  1       

6.5.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9460


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              7982
---------------------------- ------
Clock To Out Delay             9460

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11157/I                                            GlobalMux                           0      0                  RISE  1       
I__11157/O                                            GlobalMux                           227    227                RISE  1       
I__11169/I                                            ClkMux                              0      227                RISE  1       
I__11169/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_21_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_21_7/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  9       
I__1922/I                                                         LocalMux                   0      1478               FALL  1       
I__1922/O                                                         LocalMux                   455    1933               FALL  1       
I__1927/I                                                         InMux                      0      1933               FALL  1       
I__1927/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_15_21_0/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_15_21_0/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  6       
I__4549/I                                                         Odrv12                     0      2677               FALL  1       
I__4549/O                                                         Odrv12                     796    3473               FALL  1       
I__4555/I                                                         Span12Mux_s11_v            0      3473               FALL  1       
I__4555/O                                                         Span12Mux_s11_v            672    4145               FALL  1       
I__4559/I                                                         LocalMux                   0      4145               FALL  1       
I__4559/O                                                         LocalMux                   455    4600               FALL  1       
I__4561/I                                                         InMux                      0      4600               FALL  1       
I__4561/O                                                         InMux                      320    4920               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_11_32_2/in0    LogicCell40_SEQ_MODE_0000  0      4920               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_11_32_2/lcout  LogicCell40_SEQ_MODE_0000  569    5489               FALL  2       
I__1310/I                                                         Odrv4                      0      5489               FALL  1       
I__1310/O                                                         Odrv4                      548    6037               FALL  1       
I__1312/I                                                         IoSpan4Mux                 0      6037               FALL  1       
I__1312/O                                                         IoSpan4Mux                 475    6512               FALL  1       
I__1313/I                                                         LocalMux                   0      6512               FALL  1       
I__1313/O                                                         LocalMux                   455    6967               FALL  1       
I__1314/I                                                         IoInMux                    0      6967               FALL  1       
I__1314/O                                                         IoInMux                    320    7288               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      7288               FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7546               RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      7546               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9460               RISE  1       
usb_p:out                                                         soc                        0      9460               RISE  1       

6.5.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 16934


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              9012
---------------------------- ------
Clock To Out Delay            16934

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         soc                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1301/I                                   Odrv12                     0      1420               RISE  1       
I__1301/O                                   Odrv12                     724    2143               RISE  1       
I__1302/I                                   Span12Mux_v                0      2143               RISE  1       
I__1302/O                                   Span12Mux_v                724    2867               RISE  1       
I__1303/I                                   Span12Mux_v                0      2867               RISE  1       
I__1303/O                                   Span12Mux_v                724    3590               RISE  1       
I__1304/I                                   Span12Mux_h                0      3590               RISE  1       
I__1304/O                                   Span12Mux_h                724    4314               RISE  1       
I__1305/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1305/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1306/I                                   LocalMux                   0      4665               RISE  1       
I__1306/O                                   LocalMux                   486    5151               RISE  1       
I__1307/I                                   IoInMux                    0      5151               RISE  1       
I__1307/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  31      
I__2065/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__2065/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__2066/I                                   GlobalMux                  0      6443               RISE  1       
I__2066/O                                   GlobalMux                  227    6671               RISE  1       
I__2075/I                                   ClkMux                     0      6671               RISE  1       
I__2075/O                                   ClkMux                     455    7126               RISE  1       
usb_pu_q_LC_14_18_0/clk                     LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_14_18_0/lcout         LogicCell40_SEQ_MODE_1010  796    7922               RISE  2       
I__1336/I                         Odrv12                     0      7922               RISE  1       
I__1336/O                         Odrv12                     724    8645               RISE  1       
I__1338/I                         Span12Mux_v                0      8645               RISE  1       
I__1338/O                         Span12Mux_v                724    9369               RISE  1       
I__1339/I                         Sp12to4                    0      9369               RISE  1       
I__1339/O                         Sp12to4                    631    9999               RISE  1       
I__1340/I                         Span4Mux_s2_v              0      9999               RISE  1       
I__1340/O                         Span4Mux_s2_v              372    10371              RISE  1       
I__1341/I                         IoSpan4Mux                 0      10371              RISE  1       
I__1341/O                         IoSpan4Mux                 424    10795              RISE  1       
I__1342/I                         LocalMux                   0      10795              RISE  1       
I__1342/O                         LocalMux                   486    11281              RISE  1       
I__1343/I                         IoInMux                    0      11281              RISE  1       
I__1343/O                         IoInMux                    382    11664              RISE  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11664              RISE  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   14620              RISE  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      14620              RISE  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   16934              RISE  1       
usb_pu                            soc                        0      16934              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

