<stg><name>frame_building_e_p_c</name>


<trans_list>

<trans id="120" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="178" op_0_bw="64">
<![CDATA[
entry:0 %data_tmp_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_tmp_1_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="77" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i77 %dynamic_information_strm, void @empty_38, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %static_information_strm, void @empty_13, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="184" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i184 %data_obs_strm, void @empty_13, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="178" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i178 %data_strm_1, void @empty_38, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="30" op_0_bw="64">
<![CDATA[
entry:5 %mes_l = alloca i64 1

]]></Node>
<StgValue><ssdm name="mes_l"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %mes_l_1 = getelementptr i30 %mes_l, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mes_l_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
entry:7 %dynamic_information_strm_read = read i77 @_ssdm_op_Read.ap_fifo.volatile.i77P0A, i77 %dynamic_information_strm

]]></Node>
<StgValue><ssdm name="dynamic_information_strm_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="28" op_0_bw="77">
<![CDATA[
entry:8 %dynamic_information_tmp_longitude = trunc i77 %dynamic_information_strm_read

]]></Node>
<StgValue><ssdm name="dynamic_information_tmp_longitude"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1">
<![CDATA[
entry:9 %guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l = load i1 %guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp

]]></Node>
<StgValue><ssdm name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:10 %br_ln269 = br i1 %guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l, void %init.check.i, void %_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
init.check.i:0 %static_information_strm_read = read i192 @_ssdm_op_Read.axis.volatile.i192P128A, i192 %static_information_strm

]]></Node>
<StgValue><ssdm name="static_information_strm_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="192">
<![CDATA[
init.check.i:1 %trunc_ln269 = trunc i192 %static_information_strm_read

]]></Node>
<StgValue><ssdm name="trunc_ln269"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
init.check.i:2 %store_ln269 = store i6 %trunc_ln269, i6 %static_information_tmp_message_id

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
init.check.i:3 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i192.i32.i32, i192 %static_information_strm_read, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
init.check.i:4 %store_ln269 = store i2 %tmp_s, i2 %static_information_tmp_repeat_indicator

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="30" op_0_bw="30" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
init.check.i:5 %tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i192.i32.i32, i192 %static_information_strm_read, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="30" op_1_bw="30">
<![CDATA[
init.check.i:6 %store_ln269 = store i30 %tmp_1, i30 %static_information_tmp_user_id

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
init.check.i:7 %tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i192.i32.i32, i192 %static_information_strm_read, i32 64, i32 67

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
init.check.i:8 %store_ln269 = store i4 %tmp_2, i4 %static_information_tmp_navigational_status

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
init.check.i:9 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i192.i32.i32, i192 %static_information_strm_read, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
init.check.i:10 %store_ln269 = store i8 %tmp_3, i8 %static_information_tmp_rot

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
init.check.i:11 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %static_information_strm_read, i192 80

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
init.check.i:12 %store_ln269 = store i1 %tmp, i1 %static_information_tmp_position_accuracy

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
init.check.i:13 %tmp_4 = partselect i9 @_ssdm_op_PartSelect.i9.i192.i32.i32, i192 %static_information_strm_read, i32 96, i32 104

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
init.check.i:14 %store_ln269 = store i9 %tmp_4, i9 %static_information_tmp_true_heading

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
init.check.i:15 %tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %static_information_strm_read, i32 112, i32 117

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
init.check.i:16 %store_ln269 = store i6 %tmp_5, i6 %static_information_tmp_time_stamp

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
init.check.i:17 %tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i192.i32.i32, i192 %static_information_strm_read, i32 120, i32 121

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
init.check.i:18 %store_ln269 = store i2 %tmp_6, i2 %static_information_tmp_special_manoeuvre_indicator

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
init.check.i:19 %tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i192.i32.i32, i192 %static_information_strm_read, i32 128, i32 130

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
init.check.i:20 %store_ln269 = store i3 %tmp_7, i3 %static_information_tmp_spare

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
init.check.i:21 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %static_information_strm_read, i192 136

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
init.check.i:22 %store_ln269 = store i1 %tmp_8, i1 %static_information_tmp_raim_flag

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="19" op_0_bw="19" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
init.check.i:23 %tmp_9 = partselect i19 @_ssdm_op_PartSelect.i19.i192.i32.i32, i192 %static_information_strm_read, i32 160, i32 178

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
init.check.i:24 %store_ln269 = store i19 %tmp_9, i19 %static_information_tmp_communication_state

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
init.check.i:25 %store_ln0 = store i1 1, i1 %guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_read_data_e_p_c_stream_stream_int_static_information_tmp_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
init.check.i:26 %br_ln269 = br void %_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:0 %message_id_tmp = load i6 %static_information_tmp_message_id

]]></Node>
<StgValue><ssdm name="message_id_tmp"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="30" op_0_bw="6">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:1 %zext_ln270 = zext i6 %message_id_tmp

]]></Node>
<StgValue><ssdm name="zext_ln270"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="30" op_1_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:2 %store_ln271 = store i30 %zext_ln270, i4 %mes_l_1

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:3 %repeat_indicator_tmp = load i2 %static_information_tmp_repeat_indicator

]]></Node>
<StgValue><ssdm name="repeat_indicator_tmp"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="30" op_0_bw="2">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:4 %zext_ln273 = zext i2 %repeat_indicator_tmp

]]></Node>
<StgValue><ssdm name="zext_ln273"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:5 %mes_l_addr = getelementptr i30 %mes_l, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="mes_l_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="30" op_1_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:6 %store_ln274 = store i30 %zext_ln273, i4 %mes_l_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="77" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:18 %tmp_10 = partselect i10 @_ssdm_op_PartSelect.i10.i77.i32.i32, i77 %dynamic_information_strm_read, i32 67, i32 76

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="27" op_0_bw="27" op_1_bw="77" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:29 %tmp_11 = partselect i27 @_ssdm_op_PartSelect.i27.i77.i32.i32, i77 %dynamic_information_strm_read, i32 28, i32 54

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="77" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:33 %tmp_12 = partselect i12 @_ssdm_op_PartSelect.i12.i77.i32.i32, i77 %dynamic_information_strm_read, i32 55, i32 66

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="30" op_0_bw="30" op_1_bw="0">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:7 %user_id_tmp = load i30 %static_information_tmp_user_id

]]></Node>
<StgValue><ssdm name="user_id_tmp"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:8 %mes_l_addr_1 = getelementptr i30 %mes_l, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="mes_l_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="30" op_1_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:9 %store_ln277 = store i30 %user_id_tmp, i4 %mes_l_addr_1

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:10 %navigational_status_tmp = load i4 %static_information_tmp_navigational_status

]]></Node>
<StgValue><ssdm name="navigational_status_tmp"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:11 %zext_ln279 = zext i4 %navigational_status_tmp

]]></Node>
<StgValue><ssdm name="zext_ln279"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:12 %mes_l_addr_2 = getelementptr i30 %mes_l, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="mes_l_addr_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="30" op_1_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:13 %store_ln280 = store i30 %zext_ln279, i4 %mes_l_addr_2

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:14 %rot_tmp = load i8 %static_information_tmp_rot

]]></Node>
<StgValue><ssdm name="rot_tmp"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="30" op_0_bw="8">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:15 %zext_ln282 = zext i8 %rot_tmp

]]></Node>
<StgValue><ssdm name="zext_ln282"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:16 %mes_l_addr_3 = getelementptr i30 %mes_l, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="mes_l_addr_3"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="30" op_1_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:17 %store_ln283 = store i30 %zext_ln282, i4 %mes_l_addr_3

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="30" op_0_bw="10">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:19 %zext_ln286 = zext i10 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln286"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:20 %mes_l_addr_4 = getelementptr i30 %mes_l, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="mes_l_addr_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="30" op_1_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:21 %store_ln286 = store i30 %zext_ln286, i4 %mes_l_addr_4

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:22 %position_accuracy_tmp = load i1 %static_information_tmp_position_accuracy

]]></Node>
<StgValue><ssdm name="position_accuracy_tmp"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="30" op_0_bw="1">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:23 %zext_ln288 = zext i1 %position_accuracy_tmp

]]></Node>
<StgValue><ssdm name="zext_ln288"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:24 %mes_l_addr_5 = getelementptr i30 %mes_l, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="mes_l_addr_5"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="30" op_1_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:25 %store_ln289 = store i30 %zext_ln288, i4 %mes_l_addr_5

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="30" op_0_bw="28">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:26 %zext_ln292 = zext i28 %dynamic_information_tmp_longitude

]]></Node>
<StgValue><ssdm name="zext_ln292"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:27 %mes_l_addr_6 = getelementptr i30 %mes_l, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="mes_l_addr_6"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="30" op_1_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:28 %store_ln292 = store i30 %zext_ln292, i4 %mes_l_addr_6

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="30" op_0_bw="27">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:30 %zext_ln295 = zext i27 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln295"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:31 %mes_l_addr_7 = getelementptr i30 %mes_l, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="mes_l_addr_7"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="30" op_1_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:32 %store_ln295 = store i30 %zext_ln295, i4 %mes_l_addr_7

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="30" op_0_bw="12">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:34 %zext_ln298 = zext i12 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln298"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:35 %mes_l_addr_8 = getelementptr i30 %mes_l, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="mes_l_addr_8"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="30" op_1_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:36 %store_ln298 = store i30 %zext_ln298, i4 %mes_l_addr_8

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:37 %true_heading_tmp = load i9 %static_information_tmp_true_heading

]]></Node>
<StgValue><ssdm name="true_heading_tmp"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="30" op_0_bw="9">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:38 %zext_ln300 = zext i9 %true_heading_tmp

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:39 %mes_l_addr_9 = getelementptr i30 %mes_l, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="mes_l_addr_9"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="30" op_1_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:40 %store_ln301 = store i30 %zext_ln300, i4 %mes_l_addr_9

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:41 %time_stamp_tmp = load i6 %static_information_tmp_time_stamp

]]></Node>
<StgValue><ssdm name="time_stamp_tmp"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="30" op_0_bw="6">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:42 %zext_ln303 = zext i6 %time_stamp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln303"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:43 %mes_l_addr_10 = getelementptr i30 %mes_l, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="mes_l_addr_10"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="30" op_1_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:44 %store_ln304 = store i30 %zext_ln303, i4 %mes_l_addr_10

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:45 %special_manoeuvre_indicator_tmp = load i2 %static_information_tmp_special_manoeuvre_indicator

]]></Node>
<StgValue><ssdm name="special_manoeuvre_indicator_tmp"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="2">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:46 %zext_ln306 = zext i2 %special_manoeuvre_indicator_tmp

]]></Node>
<StgValue><ssdm name="zext_ln306"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:47 %mes_l_addr_11 = getelementptr i30 %mes_l, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="mes_l_addr_11"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="30" op_1_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:48 %store_ln307 = store i30 %zext_ln306, i4 %mes_l_addr_11

]]></Node>
<StgValue><ssdm name="store_ln307"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:49 %spare_tmp = load i3 %static_information_tmp_spare

]]></Node>
<StgValue><ssdm name="spare_tmp"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="30" op_0_bw="3">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:50 %zext_ln309 = zext i3 %spare_tmp

]]></Node>
<StgValue><ssdm name="zext_ln309"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:51 %mes_l_addr_12 = getelementptr i30 %mes_l, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="mes_l_addr_12"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="30" op_1_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:52 %store_ln310 = store i30 %zext_ln309, i4 %mes_l_addr_12

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:53 %raim_flag_tmp = load i1 %static_information_tmp_raim_flag

]]></Node>
<StgValue><ssdm name="raim_flag_tmp"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="1">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:54 %zext_ln312 = zext i1 %raim_flag_tmp

]]></Node>
<StgValue><ssdm name="zext_ln312"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:55 %mes_l_addr_13 = getelementptr i30 %mes_l, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="mes_l_addr_13"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="30" op_1_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:56 %store_ln313 = store i30 %zext_ln312, i4 %mes_l_addr_13

]]></Node>
<StgValue><ssdm name="store_ln313"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:57 %communication_state_tmp = load i19 %static_information_tmp_communication_state

]]></Node>
<StgValue><ssdm name="communication_state_tmp"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="30" op_0_bw="19">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:58 %zext_ln315 = zext i19 %communication_state_tmp

]]></Node>
<StgValue><ssdm name="zext_ln315"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:59 %mes_l_addr_14 = getelementptr i30 %mes_l, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="mes_l_addr_14"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="30" op_1_bw="4">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:60 %store_ln316 = store i30 %zext_ln315, i4 %mes_l_addr_14

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="112" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="30" op_3_bw="178" op_4_bw="5" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:61 %call_ln270 = call void @frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1, i6 %message_id_tmp, i30 %mes_l, i178 %data_tmp_1_loc, i5 %list_nb_bits

]]></Node>
<StgValue><ssdm name="call_ln270"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="113" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="30" op_3_bw="178" op_4_bw="5" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:61 %call_ln270 = call void @frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1, i6 %message_id_tmp, i30 %mes_l, i178 %data_tmp_1_loc, i5 %list_nb_bits

]]></Node>
<StgValue><ssdm name="call_ln270"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="178" op_0_bw="178" op_1_bw="0">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:62 %data_tmp_1_loc_load = load i178 %data_tmp_1_loc

]]></Node>
<StgValue><ssdm name="data_tmp_1_loc_load"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="178" op_2_bw="178">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:63 %write_ln337 = write void @_ssdm_op_Write.ap_fifo.volatile.i178P0A, i178 %data_strm_1, i178 %data_tmp_1_loc_load

]]></Node>
<StgValue><ssdm name="write_ln337"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="184" op_0_bw="178">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:64 %zext_ln338 = zext i178 %data_tmp_1_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln338"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="184" op_2_bw="184">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:65 %write_ln338 = write void @_ssdm_op_Write.axis.volatile.i184P128A, i184 %data_obs_strm, i184 %zext_ln338

]]></Node>
<StgValue><ssdm name="write_ln338"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="118" st_id="12" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="184" op_2_bw="184">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:65 %write_ln338 = write void @_ssdm_op_Write.axis.volatile.i184P128A, i184 %data_obs_strm, i184 %zext_ln338

]]></Node>
<StgValue><ssdm name="write_ln338"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0">
<![CDATA[
_Z15read_data_e_p_cRN3hls6streamI18static_informationLi0EEERNS0_I19dynamic_informationLi0EEEPi.exit:66 %ret_ln347 = ret

]]></Node>
<StgValue><ssdm name="ret_ln347"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
