PASS 0
PASS 1 - name gt_ini gt_fni: input list
 IX0					link count = 0
 IX0.0					link count = 0
 IX0.1					link count = 2
 IX0.2					link count = 4
 IX0.3					link count = 6
 QX0					link count = 8
 QX0.0					link count = 8
 QX0.0_0     OR   OUTX:	 a,		link count = 9
 QX0.1					link count = 9
 QX0.1_0     OR   OUTX:	 b,		link count = 10
 QX0.2					link count = 10
 QX0.2_0     OR   OUTX:	 c,		link count = 11
 QX0.3					link count = 11
 QX0.3_0     OR   OUTX:	 d,		link count = 12
 a          AND   GATE:	 IX0.1,	 IX0.0,		link count = 14
 b          AND   GATE:	 IX0.3,	 IX0.2,		link count = 18
 c           OR   GATE:	 b,	 a,		link count = 22
 d          XOR   GATE:	 b,	 a,		link count = 26
 iClock					link count = 28
 iConst					link count = 28
 link count = 29
PASS 2 - symbol table: name inputs outputs delay-references
 IX0        0  15
 IX0.0      0   1
 IX0.1      0   1
 IX0.2      0   1
 IX0.3      0   1
 QX0        0  15
 QX0.0@	 a
 QX0.0_0    1   1
 QX0.1@	 b
 QX0.1_0    1   2
 QX0.2@	 c
 QX0.2_0    1   4
 QX0.3@	 d
 QX0.3_0    1   8
 a          2   3
 b          2   3
 c          2   1
 d          2   1
 iClock    -1   0
 iConst     1   0 - DELETED
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	a,
 IX0.1     INPX   GATE:	a,
 IX0.2     INPX   GATE:	b,
 IX0.3     INPX   GATE:	b,
 QX0       INPB   OUTW:	0x0f
 QX0.0    ALIAS   GATE:	a
 QX0.0_0     OR   OUTX:	QX0	0x01
 QX0.1    ALIAS   GATE:	b
 QX0.1_0     OR   OUTX:	QX0	0x02
 QX0.2    ALIAS   GATE:	c
 QX0.2_0     OR   OUTX:	QX0	0x04
 QX0.3    ALIAS   GATE:	d
 QX0.3_0     OR   OUTX:	QX0	0x08
 a          AND  GATEX:	QX0.0_0,	c,	d,
 b          AND  GATEX:	QX0.1_0,	c,	d,
 c           OR   GATE:	QX0.2_0,
 d          XOR   GATE:	QX0.3_0,
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    [	IX0:	0000 inputs
	    <	IX0.0:	0000 inputs
	    <	IX0.1:	0000 inputs
	    <	IX0.2:	0000 inputs
	    <	IX0.3:	0000 inputs
	    ]	QX0:	0000 inputs
	    |	QX0.0_0:	1 inputs
	    |	QX0.1_0:	1 inputs
	    |	QX0.2_0:	1 inputs
	    |	QX0.3_0:	1 inputs
	    &	a:	2 inputs
	    &	b:	2 inputs
	    |	c:	2 inputs
	    ^	d:	2 inputs
== Pass 4:
IX0.0:	+1
IX0.1:	+1
IX0.2:	+1
IX0.3:	+1
a:	+2
b:	+2
c:	+1
d:	+1
== Init complete =======
