

================================================================
== Vitis HLS Report for 'filt'
================================================================
* Date:           Thu Apr 11 04:51:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 221
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 112 221 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 221 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%state = alloca i32 1" [filt.cpp:20]   --->   Operation 222 'alloca' 'state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [filt.cpp:9]   --->   Operation 223 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 224 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_last_loc = alloca i64 1"   --->   Operation 225 'alloca' 'tmp_last_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [filt.cpp:3]   --->   Operation 226 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [filt.cpp:3]   --->   Operation 227 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 229 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 231 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 232 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 233 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 234 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 236 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 237 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 241 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 242 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 243 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 244 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 245 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 246 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 247 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln22 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_10" [filt.cpp:22]   --->   Operation 248 'specaxissidechannel' 'specaxissidechannel_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln22 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_11" [filt.cpp:22]   --->   Operation 249 'specaxissidechannel' 'specaxissidechannel_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63" [filt.cpp:61]   --->   Operation 250 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i62 %trunc_ln" [filt.cpp:61]   --->   Operation 251 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln61" [filt.cpp:61]   --->   Operation 252 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (1.70ns)   --->   "%store_ln9 = store i32 0, i32 %i" [filt.cpp:9]   --->   Operation 253 'store' 'store_ln9' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 254 [1/1] (1.70ns)   --->   "%store_ln20 = store i32 0, i32 %state" [filt.cpp:20]   --->   Operation 254 'store' 'store_ln20' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 255 [1/1] (1.58ns)   --->   "%br_ln22 = br void %while.cond" [filt.cpp:22]   --->   Operation 255 'br' 'br_ln22' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.95>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%running = phi i1 1, void %entry, i1 %running_1, void %sw.epilog"   --->   Operation 256 'phi' 'running' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %running, void %while.end44, void %while.body" [filt.cpp:22]   --->   Operation 257 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%state_load = load i32 %state" [filt.cpp:25]   --->   Operation 258 'load' 'state_load' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [filt.cpp:22]   --->   Operation 259 'specloopname' 'specloopname_ln22' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (1.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V" [filt.cpp:23]   --->   Operation 260 'read' 'empty' <Predicate = (running)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 261 'extractvalue' 'tmp_data' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_keep = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 262 'extractvalue' 'tmp_keep' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_strb = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 263 'extractvalue' 'tmp_strb' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_user = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 264 'extractvalue' 'tmp_user' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_last = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 265 'extractvalue' 'tmp_last' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_id = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 266 'extractvalue' 'tmp_id' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_dest = extractvalue i44 %empty" [filt.cpp:23]   --->   Operation 267 'extractvalue' 'tmp_dest' <Predicate = (running)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (2.23ns)   --->   "%switch_ln25 = switch i32 %state_load, void %sw.bb, i32 2, void %for.inc, i32 1, void %VITIS_LOOP_38_2" [filt.cpp:25]   --->   Operation 268 'switch' 'switch_ln25' <Predicate = (running)> <Delay = 2.23>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 269 'wait' 'empty_21' <Predicate = (running & state_load == 1)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [filt.cpp:30]   --->   Operation 270 'load' 'i_load' <Predicate = (running & state_load != 2 & state_load != 1)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (2.55ns)   --->   "%state_1 = icmp_eq  i32 %tmp_data, i32 48879" [filt.cpp:28]   --->   Operation 271 'icmp' 'state_1' <Predicate = (running & state_load != 2 & state_load != 1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (2.55ns)   --->   "%add_ln30 = add i32 %i_load, i32 4294967295" [filt.cpp:30]   --->   Operation 272 'add' 'add_ln30' <Predicate = (running & state_load != 2 & state_load != 1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.69ns)   --->   "%i_1 = select i1 %state_1, i32 %add_ln30, i32 %i_load" [filt.cpp:28]   --->   Operation 273 'select' 'i_1' <Predicate = (running & state_load != 2 & state_load != 1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i1 %state_1" [filt.cpp:28]   --->   Operation 274 'zext' 'zext_ln28' <Predicate = (running & state_load != 2 & state_load != 1)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (1.70ns)   --->   "%store_ln9 = store i32 %i_1, i32 %i" [filt.cpp:9]   --->   Operation 275 'store' 'store_ln9' <Predicate = (running & state_load != 2 & state_load != 1)> <Delay = 1.70>
ST_2 : Operation 276 [1/1] (1.70ns)   --->   "%store_ln20 = store i32 %zext_ln28, i32 %state" [filt.cpp:20]   --->   Operation 276 'store' 'store_ln20' <Predicate = (running & state_load != 2 & state_load != 1)> <Delay = 1.70>
ST_2 : Operation 277 [1/1] (1.58ns)   --->   "%br_ln32 = br void %sw.epilog" [filt.cpp:32]   --->   Operation 277 'br' 'br_ln32' <Predicate = (running & state_load != 2 & state_load != 1)> <Delay = 1.58>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%ret_ln86 = ret" [filt.cpp:86]   --->   Operation 278 'ret' 'ret_ln86' <Predicate = (!running)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.58>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%i_load_1 = load i32 %i"   --->   Operation 279 'load' 'i_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [2/2] (2.58ns)   --->   "%call_ln23 = call void @filt_Pipeline_VITIS_LOOP_38_2, i32 %i_load_1, i1 %tmp_last, i32 %tmp_data, i32 %gmem, i64 %coefs_read, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i1 %tmp_last_loc" [filt.cpp:23]   --->   Operation 280 'call' 'call_ln23' <Predicate = true> <Delay = 2.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 281 [1/1] (1.70ns)   --->   "%store_ln9 = store i32 0, i32 %i" [filt.cpp:9]   --->   Operation 281 'store' 'store_ln9' <Predicate = true> <Delay = 1.70>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 282 [1/2] (0.00ns)   --->   "%call_ln23 = call void @filt_Pipeline_VITIS_LOOP_38_2, i32 %i_load_1, i1 %tmp_last, i32 %tmp_data, i32 %gmem, i64 %coefs_read, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i1 %tmp_last_loc" [filt.cpp:23]   --->   Operation 282 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.00>

State 18 <SV = 17> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.00>

State 20 <SV = 19> <Delay = 0.00>

State 21 <SV = 20> <Delay = 0.00>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>

State 26 <SV = 25> <Delay = 0.00>

State 27 <SV = 26> <Delay = 0.00>

State 28 <SV = 27> <Delay = 0.00>

State 29 <SV = 28> <Delay = 0.00>

State 30 <SV = 29> <Delay = 0.00>

State 31 <SV = 30> <Delay = 0.00>

State 32 <SV = 31> <Delay = 0.00>

State 33 <SV = 32> <Delay = 0.00>

State 34 <SV = 33> <Delay = 0.00>

State 35 <SV = 34> <Delay = 0.00>

State 36 <SV = 35> <Delay = 0.00>

State 37 <SV = 36> <Delay = 0.00>

State 38 <SV = 37> <Delay = 0.00>

State 39 <SV = 38> <Delay = 0.00>

State 40 <SV = 39> <Delay = 0.00>

State 41 <SV = 40> <Delay = 0.00>

State 42 <SV = 41> <Delay = 0.00>

State 43 <SV = 42> <Delay = 0.00>

State 44 <SV = 43> <Delay = 0.00>

State 45 <SV = 44> <Delay = 0.00>

State 46 <SV = 45> <Delay = 0.00>

State 47 <SV = 46> <Delay = 0.00>

State 48 <SV = 47> <Delay = 0.00>

State 49 <SV = 48> <Delay = 0.00>

State 50 <SV = 49> <Delay = 0.00>

State 51 <SV = 50> <Delay = 0.00>

State 52 <SV = 51> <Delay = 0.00>

State 53 <SV = 52> <Delay = 0.00>

State 54 <SV = 53> <Delay = 0.00>

State 55 <SV = 54> <Delay = 0.00>

State 56 <SV = 55> <Delay = 0.00>

State 57 <SV = 56> <Delay = 0.00>

State 58 <SV = 57> <Delay = 0.00>

State 59 <SV = 58> <Delay = 0.00>

State 60 <SV = 59> <Delay = 0.00>

State 61 <SV = 60> <Delay = 0.00>

State 62 <SV = 61> <Delay = 0.00>

State 63 <SV = 62> <Delay = 0.00>

State 64 <SV = 63> <Delay = 0.00>

State 65 <SV = 64> <Delay = 0.00>

State 66 <SV = 65> <Delay = 0.00>

State 67 <SV = 66> <Delay = 0.00>

State 68 <SV = 67> <Delay = 0.00>

State 69 <SV = 68> <Delay = 0.00>

State 70 <SV = 69> <Delay = 0.00>

State 71 <SV = 70> <Delay = 0.00>

State 72 <SV = 71> <Delay = 0.00>

State 73 <SV = 72> <Delay = 0.00>

State 74 <SV = 73> <Delay = 0.00>

State 75 <SV = 74> <Delay = 0.00>

State 76 <SV = 75> <Delay = 0.00>

State 77 <SV = 76> <Delay = 0.00>

State 78 <SV = 77> <Delay = 0.00>

State 79 <SV = 78> <Delay = 0.00>

State 80 <SV = 79> <Delay = 0.00>

State 81 <SV = 80> <Delay = 0.00>

State 82 <SV = 81> <Delay = 0.00>

State 83 <SV = 82> <Delay = 0.00>

State 84 <SV = 83> <Delay = 0.00>

State 85 <SV = 84> <Delay = 0.00>

State 86 <SV = 85> <Delay = 0.00>

State 87 <SV = 86> <Delay = 0.00>

State 88 <SV = 87> <Delay = 0.00>

State 89 <SV = 88> <Delay = 0.00>

State 90 <SV = 89> <Delay = 0.00>

State 91 <SV = 90> <Delay = 0.00>

State 92 <SV = 91> <Delay = 0.00>

State 93 <SV = 92> <Delay = 0.00>

State 94 <SV = 93> <Delay = 0.00>

State 95 <SV = 94> <Delay = 0.00>

State 96 <SV = 95> <Delay = 0.00>

State 97 <SV = 96> <Delay = 0.00>

State 98 <SV = 97> <Delay = 0.00>

State 99 <SV = 98> <Delay = 0.00>

State 100 <SV = 99> <Delay = 0.00>

State 101 <SV = 100> <Delay = 0.00>

State 102 <SV = 101> <Delay = 0.00>

State 103 <SV = 102> <Delay = 0.00>

State 104 <SV = 103> <Delay = 0.00>

State 105 <SV = 104> <Delay = 0.00>

State 106 <SV = 105> <Delay = 0.00>

State 107 <SV = 106> <Delay = 0.00>

State 108 <SV = 107> <Delay = 0.00>

State 109 <SV = 108> <Delay = 0.00>

State 110 <SV = 109> <Delay = 0.00>

State 111 <SV = 110> <Delay = 1.70>
ST_111 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_last_loc_load = load i1 %tmp_last_loc"   --->   Operation 283 'load' 'tmp_last_loc_load' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 284 [1/1] (1.70ns)   --->   "%store_ln20 = store i32 2, i32 %state" [filt.cpp:20]   --->   Operation 284 'store' 'store_ln20' <Predicate = true> <Delay = 1.70>
ST_111 : Operation 285 [1/1] (1.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 285 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 112 <SV = 2> <Delay = 14.6>
ST_112 : Operation 286 [8/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:61]   --->   Operation 286 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 287 [1/1] (1.70ns)   --->   "%store_ln9 = store i32 0, i32 %i" [filt.cpp:9]   --->   Operation 287 'store' 'store_ln9' <Predicate = true> <Delay = 1.70>

State 113 <SV = 3> <Delay = 14.6>
ST_113 : Operation 288 [7/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:61]   --->   Operation 288 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 4> <Delay = 14.6>
ST_114 : Operation 289 [6/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:61]   --->   Operation 289 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 5> <Delay = 14.6>
ST_115 : Operation 290 [5/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:61]   --->   Operation 290 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 6> <Delay = 14.6>
ST_116 : Operation 291 [4/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:61]   --->   Operation 291 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 7> <Delay = 14.6>
ST_117 : Operation 292 [3/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:61]   --->   Operation 292 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 8> <Delay = 14.6>
ST_118 : Operation 293 [2/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:61]   --->   Operation 293 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 9> <Delay = 14.6>
ST_119 : Operation 294 [1/8] (14.6ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99" [filt.cpp:61]   --->   Operation 294 'readreq' 'empty_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 10> <Delay = 14.6>
ST_120 : Operation 295 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 295 'read' 'gmem_addr_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 11> <Delay = 14.6>
ST_121 : Operation 296 [2/2] (3.25ns)   --->   "%signal_shift_reg_load = load i32 97" [filt.cpp:60]   --->   Operation 296 'load' 'signal_shift_reg_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_121 : Operation 297 [1/1] (14.6ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 297 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 298 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_1 = load i32 96" [filt.cpp:60]   --->   Operation 298 'load' 'signal_shift_reg_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_121 : Operation 299 [1/1] (8.51ns)   --->   "%mul_ln64 = mul i32 %tmp_data, i32 %gmem_addr_read" [filt.cpp:64]   --->   Operation 299 'mul' 'mul_ln64' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 12> <Delay = 14.6>
ST_122 : Operation 300 [1/2] (3.25ns)   --->   "%signal_shift_reg_load = load i32 97" [filt.cpp:60]   --->   Operation 300 'load' 'signal_shift_reg_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_122 : Operation 301 [1/1] (14.6ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 301 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 302 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_1 = load i32 96" [filt.cpp:60]   --->   Operation 302 'load' 'signal_shift_reg_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_122 : Operation 303 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_2 = load i32 95" [filt.cpp:60]   --->   Operation 303 'load' 'signal_shift_reg_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_122 : Operation 304 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_3 = load i32 94" [filt.cpp:60]   --->   Operation 304 'load' 'signal_shift_reg_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 123 <SV = 13> <Delay = 14.6>
ST_123 : Operation 305 [1/1] (14.6ns)   --->   "%gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 305 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 306 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_2 = load i32 95" [filt.cpp:60]   --->   Operation 306 'load' 'signal_shift_reg_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_123 : Operation 307 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_3 = load i32 94" [filt.cpp:60]   --->   Operation 307 'load' 'signal_shift_reg_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_123 : Operation 308 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_4 = load i32 93" [filt.cpp:60]   --->   Operation 308 'load' 'signal_shift_reg_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_123 : Operation 309 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_5 = load i32 92" [filt.cpp:60]   --->   Operation 309 'load' 'signal_shift_reg_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 124 <SV = 14> <Delay = 14.6>
ST_124 : Operation 310 [1/1] (14.6ns)   --->   "%gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 310 'read' 'gmem_addr_read_4' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 311 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_4 = load i32 93" [filt.cpp:60]   --->   Operation 311 'load' 'signal_shift_reg_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_124 : Operation 312 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_5 = load i32 92" [filt.cpp:60]   --->   Operation 312 'load' 'signal_shift_reg_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_124 : Operation 313 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_6 = load i32 91" [filt.cpp:60]   --->   Operation 313 'load' 'signal_shift_reg_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_124 : Operation 314 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_7 = load i32 90" [filt.cpp:60]   --->   Operation 314 'load' 'signal_shift_reg_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 125 <SV = 15> <Delay = 14.6>
ST_125 : Operation 315 [1/1] (14.6ns)   --->   "%gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 315 'read' 'gmem_addr_read_5' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 316 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_6 = load i32 91" [filt.cpp:60]   --->   Operation 316 'load' 'signal_shift_reg_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_125 : Operation 317 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_7 = load i32 90" [filt.cpp:60]   --->   Operation 317 'load' 'signal_shift_reg_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_125 : Operation 318 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_8 = load i32 89" [filt.cpp:60]   --->   Operation 318 'load' 'signal_shift_reg_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_125 : Operation 319 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_9 = load i32 88" [filt.cpp:60]   --->   Operation 319 'load' 'signal_shift_reg_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 126 <SV = 16> <Delay = 14.6>
ST_126 : Operation 320 [1/1] (14.6ns)   --->   "%gmem_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 320 'read' 'gmem_addr_read_6' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 321 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_8 = load i32 89" [filt.cpp:60]   --->   Operation 321 'load' 'signal_shift_reg_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_126 : Operation 322 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_9 = load i32 88" [filt.cpp:60]   --->   Operation 322 'load' 'signal_shift_reg_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_126 : Operation 323 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_10 = load i32 87" [filt.cpp:60]   --->   Operation 323 'load' 'signal_shift_reg_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_126 : Operation 324 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_11 = load i32 86" [filt.cpp:60]   --->   Operation 324 'load' 'signal_shift_reg_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 127 <SV = 17> <Delay = 14.6>
ST_127 : Operation 325 [1/1] (14.6ns)   --->   "%gmem_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 325 'read' 'gmem_addr_read_7' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 326 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_10 = load i32 87" [filt.cpp:60]   --->   Operation 326 'load' 'signal_shift_reg_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_127 : Operation 327 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_11 = load i32 86" [filt.cpp:60]   --->   Operation 327 'load' 'signal_shift_reg_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_127 : Operation 328 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_12 = load i32 85" [filt.cpp:60]   --->   Operation 328 'load' 'signal_shift_reg_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_127 : Operation 329 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_13 = load i32 84" [filt.cpp:60]   --->   Operation 329 'load' 'signal_shift_reg_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 128 <SV = 18> <Delay = 14.6>
ST_128 : Operation 330 [1/1] (14.6ns)   --->   "%gmem_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 330 'read' 'gmem_addr_read_8' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 331 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_12 = load i32 85" [filt.cpp:60]   --->   Operation 331 'load' 'signal_shift_reg_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_128 : Operation 332 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_13 = load i32 84" [filt.cpp:60]   --->   Operation 332 'load' 'signal_shift_reg_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_128 : Operation 333 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_14 = load i32 83" [filt.cpp:60]   --->   Operation 333 'load' 'signal_shift_reg_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_128 : Operation 334 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_15 = load i32 82" [filt.cpp:60]   --->   Operation 334 'load' 'signal_shift_reg_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 129 <SV = 19> <Delay = 14.6>
ST_129 : Operation 335 [1/1] (14.6ns)   --->   "%gmem_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 335 'read' 'gmem_addr_read_9' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 336 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_14 = load i32 83" [filt.cpp:60]   --->   Operation 336 'load' 'signal_shift_reg_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_129 : Operation 337 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_15 = load i32 82" [filt.cpp:60]   --->   Operation 337 'load' 'signal_shift_reg_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_129 : Operation 338 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_16 = load i32 81" [filt.cpp:60]   --->   Operation 338 'load' 'signal_shift_reg_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_129 : Operation 339 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_17 = load i32 80" [filt.cpp:60]   --->   Operation 339 'load' 'signal_shift_reg_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 130 <SV = 20> <Delay = 14.6>
ST_130 : Operation 340 [1/1] (14.6ns)   --->   "%gmem_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 340 'read' 'gmem_addr_read_10' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 341 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_16 = load i32 81" [filt.cpp:60]   --->   Operation 341 'load' 'signal_shift_reg_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_130 : Operation 342 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_17 = load i32 80" [filt.cpp:60]   --->   Operation 342 'load' 'signal_shift_reg_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_130 : Operation 343 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_18 = load i32 79" [filt.cpp:60]   --->   Operation 343 'load' 'signal_shift_reg_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_130 : Operation 344 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_19 = load i32 78" [filt.cpp:60]   --->   Operation 344 'load' 'signal_shift_reg_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 131 <SV = 21> <Delay = 14.6>
ST_131 : Operation 345 [1/1] (14.6ns)   --->   "%gmem_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 345 'read' 'gmem_addr_read_11' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 346 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_18 = load i32 79" [filt.cpp:60]   --->   Operation 346 'load' 'signal_shift_reg_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_131 : Operation 347 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_19 = load i32 78" [filt.cpp:60]   --->   Operation 347 'load' 'signal_shift_reg_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_131 : Operation 348 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_20 = load i32 77" [filt.cpp:60]   --->   Operation 348 'load' 'signal_shift_reg_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_131 : Operation 349 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_21 = load i32 76" [filt.cpp:60]   --->   Operation 349 'load' 'signal_shift_reg_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 132 <SV = 22> <Delay = 14.6>
ST_132 : Operation 350 [1/1] (14.6ns)   --->   "%gmem_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 350 'read' 'gmem_addr_read_12' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 351 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_20 = load i32 77" [filt.cpp:60]   --->   Operation 351 'load' 'signal_shift_reg_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_132 : Operation 352 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_21 = load i32 76" [filt.cpp:60]   --->   Operation 352 'load' 'signal_shift_reg_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_132 : Operation 353 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_22 = load i32 75" [filt.cpp:60]   --->   Operation 353 'load' 'signal_shift_reg_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_132 : Operation 354 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_23 = load i32 74" [filt.cpp:60]   --->   Operation 354 'load' 'signal_shift_reg_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 133 <SV = 23> <Delay = 14.6>
ST_133 : Operation 355 [1/1] (14.6ns)   --->   "%gmem_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 355 'read' 'gmem_addr_read_13' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 356 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_22 = load i32 75" [filt.cpp:60]   --->   Operation 356 'load' 'signal_shift_reg_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_133 : Operation 357 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_23 = load i32 74" [filt.cpp:60]   --->   Operation 357 'load' 'signal_shift_reg_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_133 : Operation 358 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_24 = load i32 73" [filt.cpp:60]   --->   Operation 358 'load' 'signal_shift_reg_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_133 : Operation 359 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_25 = load i32 72" [filt.cpp:60]   --->   Operation 359 'load' 'signal_shift_reg_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 134 <SV = 24> <Delay = 14.6>
ST_134 : Operation 360 [1/1] (14.6ns)   --->   "%gmem_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 360 'read' 'gmem_addr_read_14' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 361 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_24 = load i32 73" [filt.cpp:60]   --->   Operation 361 'load' 'signal_shift_reg_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_134 : Operation 362 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_25 = load i32 72" [filt.cpp:60]   --->   Operation 362 'load' 'signal_shift_reg_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_134 : Operation 363 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_26 = load i32 71" [filt.cpp:60]   --->   Operation 363 'load' 'signal_shift_reg_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_134 : Operation 364 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_27 = load i32 70" [filt.cpp:60]   --->   Operation 364 'load' 'signal_shift_reg_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 135 <SV = 25> <Delay = 14.6>
ST_135 : Operation 365 [1/1] (14.6ns)   --->   "%gmem_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 365 'read' 'gmem_addr_read_15' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 366 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_26 = load i32 71" [filt.cpp:60]   --->   Operation 366 'load' 'signal_shift_reg_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_135 : Operation 367 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_27 = load i32 70" [filt.cpp:60]   --->   Operation 367 'load' 'signal_shift_reg_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_135 : Operation 368 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_28 = load i32 69" [filt.cpp:60]   --->   Operation 368 'load' 'signal_shift_reg_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_135 : Operation 369 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_29 = load i32 68" [filt.cpp:60]   --->   Operation 369 'load' 'signal_shift_reg_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 136 <SV = 26> <Delay = 14.6>
ST_136 : Operation 370 [1/1] (14.6ns)   --->   "%gmem_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 370 'read' 'gmem_addr_read_16' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 371 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_28 = load i32 69" [filt.cpp:60]   --->   Operation 371 'load' 'signal_shift_reg_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_136 : Operation 372 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_29 = load i32 68" [filt.cpp:60]   --->   Operation 372 'load' 'signal_shift_reg_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_136 : Operation 373 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_30 = load i32 67" [filt.cpp:60]   --->   Operation 373 'load' 'signal_shift_reg_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_136 : Operation 374 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_31 = load i32 66" [filt.cpp:60]   --->   Operation 374 'load' 'signal_shift_reg_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 137 <SV = 27> <Delay = 14.6>
ST_137 : Operation 375 [1/1] (14.6ns)   --->   "%gmem_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 375 'read' 'gmem_addr_read_17' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 376 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_30 = load i32 67" [filt.cpp:60]   --->   Operation 376 'load' 'signal_shift_reg_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_137 : Operation 377 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_31 = load i32 66" [filt.cpp:60]   --->   Operation 377 'load' 'signal_shift_reg_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_137 : Operation 378 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_32 = load i32 65" [filt.cpp:60]   --->   Operation 378 'load' 'signal_shift_reg_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_137 : Operation 379 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_33 = load i32 64" [filt.cpp:60]   --->   Operation 379 'load' 'signal_shift_reg_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 138 <SV = 28> <Delay = 14.6>
ST_138 : Operation 380 [1/1] (14.6ns)   --->   "%gmem_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 380 'read' 'gmem_addr_read_18' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 381 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_32 = load i32 65" [filt.cpp:60]   --->   Operation 381 'load' 'signal_shift_reg_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_138 : Operation 382 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_33 = load i32 64" [filt.cpp:60]   --->   Operation 382 'load' 'signal_shift_reg_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_138 : Operation 383 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_34 = load i32 63" [filt.cpp:60]   --->   Operation 383 'load' 'signal_shift_reg_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_138 : Operation 384 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_35 = load i32 62" [filt.cpp:60]   --->   Operation 384 'load' 'signal_shift_reg_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 139 <SV = 29> <Delay = 14.6>
ST_139 : Operation 385 [1/1] (14.6ns)   --->   "%gmem_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 385 'read' 'gmem_addr_read_19' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 386 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_34 = load i32 63" [filt.cpp:60]   --->   Operation 386 'load' 'signal_shift_reg_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_139 : Operation 387 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_35 = load i32 62" [filt.cpp:60]   --->   Operation 387 'load' 'signal_shift_reg_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_139 : Operation 388 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_36 = load i32 61" [filt.cpp:60]   --->   Operation 388 'load' 'signal_shift_reg_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_139 : Operation 389 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_37 = load i32 60" [filt.cpp:60]   --->   Operation 389 'load' 'signal_shift_reg_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 140 <SV = 30> <Delay = 14.6>
ST_140 : Operation 390 [1/1] (14.6ns)   --->   "%gmem_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 390 'read' 'gmem_addr_read_20' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 391 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_36 = load i32 61" [filt.cpp:60]   --->   Operation 391 'load' 'signal_shift_reg_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_140 : Operation 392 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_37 = load i32 60" [filt.cpp:60]   --->   Operation 392 'load' 'signal_shift_reg_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_140 : Operation 393 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_38 = load i32 59" [filt.cpp:60]   --->   Operation 393 'load' 'signal_shift_reg_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_140 : Operation 394 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_39 = load i32 58" [filt.cpp:60]   --->   Operation 394 'load' 'signal_shift_reg_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 141 <SV = 31> <Delay = 14.6>
ST_141 : Operation 395 [1/1] (14.6ns)   --->   "%gmem_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 395 'read' 'gmem_addr_read_21' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 396 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_38 = load i32 59" [filt.cpp:60]   --->   Operation 396 'load' 'signal_shift_reg_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_141 : Operation 397 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_39 = load i32 58" [filt.cpp:60]   --->   Operation 397 'load' 'signal_shift_reg_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_141 : Operation 398 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_40 = load i32 57" [filt.cpp:60]   --->   Operation 398 'load' 'signal_shift_reg_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_141 : Operation 399 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_41 = load i32 56" [filt.cpp:60]   --->   Operation 399 'load' 'signal_shift_reg_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 142 <SV = 32> <Delay = 14.6>
ST_142 : Operation 400 [1/1] (14.6ns)   --->   "%gmem_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 400 'read' 'gmem_addr_read_22' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 401 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_40 = load i32 57" [filt.cpp:60]   --->   Operation 401 'load' 'signal_shift_reg_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_142 : Operation 402 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_41 = load i32 56" [filt.cpp:60]   --->   Operation 402 'load' 'signal_shift_reg_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_142 : Operation 403 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_42 = load i32 55" [filt.cpp:60]   --->   Operation 403 'load' 'signal_shift_reg_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_142 : Operation 404 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_43 = load i32 54" [filt.cpp:60]   --->   Operation 404 'load' 'signal_shift_reg_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 143 <SV = 33> <Delay = 14.6>
ST_143 : Operation 405 [1/1] (14.6ns)   --->   "%gmem_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 405 'read' 'gmem_addr_read_23' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 406 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_42 = load i32 55" [filt.cpp:60]   --->   Operation 406 'load' 'signal_shift_reg_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_143 : Operation 407 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_43 = load i32 54" [filt.cpp:60]   --->   Operation 407 'load' 'signal_shift_reg_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_143 : Operation 408 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_44 = load i32 53" [filt.cpp:60]   --->   Operation 408 'load' 'signal_shift_reg_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_143 : Operation 409 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_45 = load i32 52" [filt.cpp:60]   --->   Operation 409 'load' 'signal_shift_reg_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 144 <SV = 34> <Delay = 14.6>
ST_144 : Operation 410 [1/1] (14.6ns)   --->   "%gmem_addr_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 410 'read' 'gmem_addr_read_24' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 411 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_44 = load i32 53" [filt.cpp:60]   --->   Operation 411 'load' 'signal_shift_reg_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_144 : Operation 412 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_45 = load i32 52" [filt.cpp:60]   --->   Operation 412 'load' 'signal_shift_reg_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_144 : Operation 413 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_46 = load i32 51" [filt.cpp:60]   --->   Operation 413 'load' 'signal_shift_reg_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_144 : Operation 414 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_47 = load i32 50" [filt.cpp:60]   --->   Operation 414 'load' 'signal_shift_reg_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 145 <SV = 35> <Delay = 14.6>
ST_145 : Operation 415 [1/1] (14.6ns)   --->   "%gmem_addr_read_25 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 415 'read' 'gmem_addr_read_25' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 416 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_46 = load i32 51" [filt.cpp:60]   --->   Operation 416 'load' 'signal_shift_reg_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_145 : Operation 417 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_47 = load i32 50" [filt.cpp:60]   --->   Operation 417 'load' 'signal_shift_reg_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_145 : Operation 418 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_48 = load i32 49" [filt.cpp:60]   --->   Operation 418 'load' 'signal_shift_reg_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_145 : Operation 419 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_49 = load i32 48" [filt.cpp:60]   --->   Operation 419 'load' 'signal_shift_reg_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 146 <SV = 36> <Delay = 14.6>
ST_146 : Operation 420 [1/1] (14.6ns)   --->   "%gmem_addr_read_26 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 420 'read' 'gmem_addr_read_26' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 421 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_48 = load i32 49" [filt.cpp:60]   --->   Operation 421 'load' 'signal_shift_reg_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_146 : Operation 422 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_49 = load i32 48" [filt.cpp:60]   --->   Operation 422 'load' 'signal_shift_reg_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_146 : Operation 423 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_50 = load i32 47" [filt.cpp:60]   --->   Operation 423 'load' 'signal_shift_reg_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_146 : Operation 424 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_51 = load i32 46" [filt.cpp:60]   --->   Operation 424 'load' 'signal_shift_reg_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 147 <SV = 37> <Delay = 14.6>
ST_147 : Operation 425 [1/1] (14.6ns)   --->   "%gmem_addr_read_27 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 425 'read' 'gmem_addr_read_27' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 426 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_50 = load i32 47" [filt.cpp:60]   --->   Operation 426 'load' 'signal_shift_reg_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_147 : Operation 427 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_51 = load i32 46" [filt.cpp:60]   --->   Operation 427 'load' 'signal_shift_reg_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_147 : Operation 428 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_52 = load i32 45" [filt.cpp:60]   --->   Operation 428 'load' 'signal_shift_reg_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_147 : Operation 429 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_53 = load i32 44" [filt.cpp:60]   --->   Operation 429 'load' 'signal_shift_reg_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 148 <SV = 38> <Delay = 14.6>
ST_148 : Operation 430 [1/1] (14.6ns)   --->   "%gmem_addr_read_28 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 430 'read' 'gmem_addr_read_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 431 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_52 = load i32 45" [filt.cpp:60]   --->   Operation 431 'load' 'signal_shift_reg_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_148 : Operation 432 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_53 = load i32 44" [filt.cpp:60]   --->   Operation 432 'load' 'signal_shift_reg_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_148 : Operation 433 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_54 = load i32 43" [filt.cpp:60]   --->   Operation 433 'load' 'signal_shift_reg_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_148 : Operation 434 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_55 = load i32 42" [filt.cpp:60]   --->   Operation 434 'load' 'signal_shift_reg_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 149 <SV = 39> <Delay = 14.6>
ST_149 : Operation 435 [1/1] (14.6ns)   --->   "%gmem_addr_read_29 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 435 'read' 'gmem_addr_read_29' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 436 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_54 = load i32 43" [filt.cpp:60]   --->   Operation 436 'load' 'signal_shift_reg_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_149 : Operation 437 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_55 = load i32 42" [filt.cpp:60]   --->   Operation 437 'load' 'signal_shift_reg_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_149 : Operation 438 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_56 = load i32 41" [filt.cpp:60]   --->   Operation 438 'load' 'signal_shift_reg_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_149 : Operation 439 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_57 = load i32 40" [filt.cpp:60]   --->   Operation 439 'load' 'signal_shift_reg_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 150 <SV = 40> <Delay = 14.6>
ST_150 : Operation 440 [1/1] (14.6ns)   --->   "%gmem_addr_read_30 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 440 'read' 'gmem_addr_read_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 441 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_56 = load i32 41" [filt.cpp:60]   --->   Operation 441 'load' 'signal_shift_reg_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_150 : Operation 442 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_57 = load i32 40" [filt.cpp:60]   --->   Operation 442 'load' 'signal_shift_reg_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_150 : Operation 443 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_58 = load i32 39" [filt.cpp:60]   --->   Operation 443 'load' 'signal_shift_reg_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_150 : Operation 444 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_59 = load i32 38" [filt.cpp:60]   --->   Operation 444 'load' 'signal_shift_reg_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 151 <SV = 41> <Delay = 14.6>
ST_151 : Operation 445 [1/1] (14.6ns)   --->   "%gmem_addr_read_31 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 445 'read' 'gmem_addr_read_31' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 446 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_58 = load i32 39" [filt.cpp:60]   --->   Operation 446 'load' 'signal_shift_reg_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_151 : Operation 447 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_59 = load i32 38" [filt.cpp:60]   --->   Operation 447 'load' 'signal_shift_reg_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_151 : Operation 448 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_60 = load i32 37" [filt.cpp:60]   --->   Operation 448 'load' 'signal_shift_reg_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_151 : Operation 449 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_61 = load i32 36" [filt.cpp:60]   --->   Operation 449 'load' 'signal_shift_reg_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 152 <SV = 42> <Delay = 14.6>
ST_152 : Operation 450 [1/1] (14.6ns)   --->   "%gmem_addr_read_32 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 450 'read' 'gmem_addr_read_32' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 451 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_60 = load i32 37" [filt.cpp:60]   --->   Operation 451 'load' 'signal_shift_reg_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_152 : Operation 452 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_61 = load i32 36" [filt.cpp:60]   --->   Operation 452 'load' 'signal_shift_reg_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_152 : Operation 453 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_62 = load i32 35" [filt.cpp:60]   --->   Operation 453 'load' 'signal_shift_reg_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_152 : Operation 454 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_63 = load i32 34" [filt.cpp:60]   --->   Operation 454 'load' 'signal_shift_reg_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 153 <SV = 43> <Delay = 14.6>
ST_153 : Operation 455 [1/1] (14.6ns)   --->   "%gmem_addr_read_33 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 455 'read' 'gmem_addr_read_33' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 456 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_62 = load i32 35" [filt.cpp:60]   --->   Operation 456 'load' 'signal_shift_reg_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_153 : Operation 457 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_63 = load i32 34" [filt.cpp:60]   --->   Operation 457 'load' 'signal_shift_reg_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_153 : Operation 458 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_64 = load i32 33" [filt.cpp:60]   --->   Operation 458 'load' 'signal_shift_reg_load_64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_153 : Operation 459 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_65 = load i32 32" [filt.cpp:60]   --->   Operation 459 'load' 'signal_shift_reg_load_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 154 <SV = 44> <Delay = 14.6>
ST_154 : Operation 460 [1/1] (14.6ns)   --->   "%gmem_addr_read_34 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 460 'read' 'gmem_addr_read_34' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 461 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_64 = load i32 33" [filt.cpp:60]   --->   Operation 461 'load' 'signal_shift_reg_load_64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_154 : Operation 462 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_65 = load i32 32" [filt.cpp:60]   --->   Operation 462 'load' 'signal_shift_reg_load_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_154 : Operation 463 [1/1] (8.51ns)   --->   "%mul_ln61_64 = mul i32 %signal_shift_reg_load_65, i32 %gmem_addr_read_33" [filt.cpp:61]   --->   Operation 463 'mul' 'mul_ln61_64' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 464 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_66 = load i32 31" [filt.cpp:60]   --->   Operation 464 'load' 'signal_shift_reg_load_66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_154 : Operation 465 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_67 = load i32 30" [filt.cpp:60]   --->   Operation 465 'load' 'signal_shift_reg_load_67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 155 <SV = 45> <Delay = 14.6>
ST_155 : Operation 466 [1/1] (14.6ns)   --->   "%gmem_addr_read_35 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 466 'read' 'gmem_addr_read_35' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 467 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_66 = load i32 31" [filt.cpp:60]   --->   Operation 467 'load' 'signal_shift_reg_load_66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_155 : Operation 468 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_67 = load i32 30" [filt.cpp:60]   --->   Operation 468 'load' 'signal_shift_reg_load_67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_155 : Operation 469 [1/1] (8.51ns)   --->   "%mul_ln61_66 = mul i32 %signal_shift_reg_load_67, i32 %gmem_addr_read_31" [filt.cpp:61]   --->   Operation 469 'mul' 'mul_ln61_66' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 470 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_68 = load i32 29" [filt.cpp:60]   --->   Operation 470 'load' 'signal_shift_reg_load_68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_155 : Operation 471 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_69 = load i32 28" [filt.cpp:60]   --->   Operation 471 'load' 'signal_shift_reg_load_69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 156 <SV = 46> <Delay = 14.6>
ST_156 : Operation 472 [1/1] (14.6ns)   --->   "%gmem_addr_read_36 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 472 'read' 'gmem_addr_read_36' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 473 [1/1] (8.51ns)   --->   "%mul_ln61_62 = mul i32 %signal_shift_reg_load_63, i32 %gmem_addr_read_35" [filt.cpp:61]   --->   Operation 473 'mul' 'mul_ln61_62' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 474 [1/1] (8.51ns)   --->   "%mul_ln61_63 = mul i32 %signal_shift_reg_load_64, i32 %gmem_addr_read_34" [filt.cpp:61]   --->   Operation 474 'mul' 'mul_ln61_63' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 475 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_68 = load i32 29" [filt.cpp:60]   --->   Operation 475 'load' 'signal_shift_reg_load_68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_156 : Operation 476 [1/1] (8.51ns)   --->   "%mul_ln61_67 = mul i32 %signal_shift_reg_load_68, i32 %gmem_addr_read_30" [filt.cpp:61]   --->   Operation 476 'mul' 'mul_ln61_67' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 477 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_69 = load i32 28" [filt.cpp:60]   --->   Operation 477 'load' 'signal_shift_reg_load_69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_156 : Operation 478 [1/1] (8.51ns)   --->   "%mul_ln61_68 = mul i32 %signal_shift_reg_load_69, i32 %gmem_addr_read_29" [filt.cpp:61]   --->   Operation 478 'mul' 'mul_ln61_68' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 479 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_70 = load i32 27" [filt.cpp:60]   --->   Operation 479 'load' 'signal_shift_reg_load_70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_156 : Operation 480 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_71 = load i32 26" [filt.cpp:60]   --->   Operation 480 'load' 'signal_shift_reg_load_71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_156 : Operation 481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_61 = add i32 %mul_ln61_63, i32 %mul_ln61_64" [filt.cpp:64]   --->   Operation 481 'add' 'add_ln64_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 482 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_62 = add i32 %add_ln64_61, i32 %mul_ln61_62" [filt.cpp:64]   --->   Operation 482 'add' 'add_ln64_62' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 483 [1/1] (2.55ns)   --->   "%add_ln64_64 = add i32 %mul_ln61_66, i32 %mul_ln61_67" [filt.cpp:64]   --->   Operation 483 'add' 'add_ln64_64' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 47> <Delay = 14.6>
ST_157 : Operation 484 [1/1] (14.6ns)   --->   "%gmem_addr_read_37 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 484 'read' 'gmem_addr_read_37' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 485 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_70 = load i32 27" [filt.cpp:60]   --->   Operation 485 'load' 'signal_shift_reg_load_70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_157 : Operation 486 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_71 = load i32 26" [filt.cpp:60]   --->   Operation 486 'load' 'signal_shift_reg_load_71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_157 : Operation 487 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_72 = load i32 25" [filt.cpp:60]   --->   Operation 487 'load' 'signal_shift_reg_load_72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_157 : Operation 488 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_73 = load i32 24" [filt.cpp:60]   --->   Operation 488 'load' 'signal_shift_reg_load_73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 158 <SV = 48> <Delay = 14.6>
ST_158 : Operation 489 [1/1] (14.6ns)   --->   "%gmem_addr_read_38 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 489 'read' 'gmem_addr_read_38' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 490 [1/1] (8.51ns)   --->   "%mul_ln61_60 = mul i32 %signal_shift_reg_load_61, i32 %gmem_addr_read_37" [filt.cpp:61]   --->   Operation 490 'mul' 'mul_ln61_60' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 491 [1/1] (8.51ns)   --->   "%mul_ln61_69 = mul i32 %signal_shift_reg_load_70, i32 %gmem_addr_read_28" [filt.cpp:61]   --->   Operation 491 'mul' 'mul_ln61_69' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 492 [1/1] (8.51ns)   --->   "%mul_ln61_70 = mul i32 %signal_shift_reg_load_71, i32 %gmem_addr_read_27" [filt.cpp:61]   --->   Operation 492 'mul' 'mul_ln61_70' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 493 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_72 = load i32 25" [filt.cpp:60]   --->   Operation 493 'load' 'signal_shift_reg_load_72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_158 : Operation 494 [1/1] (8.51ns)   --->   "%mul_ln61_71 = mul i32 %signal_shift_reg_load_72, i32 %gmem_addr_read_26" [filt.cpp:61]   --->   Operation 494 'mul' 'mul_ln61_71' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 495 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_73 = load i32 24" [filt.cpp:60]   --->   Operation 495 'load' 'signal_shift_reg_load_73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_158 : Operation 496 [1/1] (8.51ns)   --->   "%mul_ln61_72 = mul i32 %signal_shift_reg_load_73, i32 %gmem_addr_read_25" [filt.cpp:61]   --->   Operation 496 'mul' 'mul_ln61_72' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 497 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_74 = load i32 23" [filt.cpp:60]   --->   Operation 497 'load' 'signal_shift_reg_load_74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_158 : Operation 498 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_75 = load i32 22" [filt.cpp:60]   --->   Operation 498 'load' 'signal_shift_reg_load_75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_158 : Operation 499 [1/1] (2.55ns)   --->   "%add_ln64_67 = add i32 %mul_ln61_70, i32 %mul_ln61_71" [filt.cpp:64]   --->   Operation 499 'add' 'add_ln64_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 49> <Delay = 14.6>
ST_159 : Operation 500 [1/1] (14.6ns)   --->   "%gmem_addr_read_39 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 500 'read' 'gmem_addr_read_39' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 501 [1/1] (8.51ns)   --->   "%mul_ln61_59 = mul i32 %signal_shift_reg_load_60, i32 %gmem_addr_read_38" [filt.cpp:61]   --->   Operation 501 'mul' 'mul_ln61_59' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 502 [1/1] (8.51ns)   --->   "%mul_ln61_61 = mul i32 %signal_shift_reg_load_62, i32 %gmem_addr_read_36" [filt.cpp:61]   --->   Operation 502 'mul' 'mul_ln61_61' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 503 [1/1] (8.51ns)   --->   "%mul_ln61_65 = mul i32 %signal_shift_reg_load_66, i32 %gmem_addr_read_32" [filt.cpp:61]   --->   Operation 503 'mul' 'mul_ln61_65' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 504 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_74 = load i32 23" [filt.cpp:60]   --->   Operation 504 'load' 'signal_shift_reg_load_74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_159 : Operation 505 [1/1] (8.51ns)   --->   "%mul_ln61_73 = mul i32 %signal_shift_reg_load_74, i32 %gmem_addr_read_24" [filt.cpp:61]   --->   Operation 505 'mul' 'mul_ln61_73' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 506 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_75 = load i32 22" [filt.cpp:60]   --->   Operation 506 'load' 'signal_shift_reg_load_75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_159 : Operation 507 [1/1] (8.51ns)   --->   "%mul_ln61_74 = mul i32 %signal_shift_reg_load_75, i32 %gmem_addr_read_23" [filt.cpp:61]   --->   Operation 507 'mul' 'mul_ln61_74' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 508 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_76 = load i32 21" [filt.cpp:60]   --->   Operation 508 'load' 'signal_shift_reg_load_76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_159 : Operation 509 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_77 = load i32 20" [filt.cpp:60]   --->   Operation 509 'load' 'signal_shift_reg_load_77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_159 : Operation 510 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_59 = add i32 %mul_ln61_60, i32 %mul_ln61_61" [filt.cpp:64]   --->   Operation 510 'add' 'add_ln64_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 511 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_60 = add i32 %add_ln64_59, i32 %mul_ln61_59" [filt.cpp:64]   --->   Operation 511 'add' 'add_ln64_60' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_65 = add i32 %add_ln64_64, i32 %mul_ln61_65" [filt.cpp:64]   --->   Operation 512 'add' 'add_ln64_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_66 = add i32 %mul_ln61_68, i32 %mul_ln61_69" [filt.cpp:64]   --->   Operation 513 'add' 'add_ln64_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 514 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_68 = add i32 %add_ln64_67, i32 %add_ln64_66" [filt.cpp:64]   --->   Operation 514 'add' 'add_ln64_68' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 515 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_69 = add i32 %add_ln64_68, i32 %add_ln64_65" [filt.cpp:64]   --->   Operation 515 'add' 'add_ln64_69' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 516 [1/1] (2.55ns)   --->   "%add_ln64_72 = add i32 %mul_ln61_73, i32 %mul_ln61_74" [filt.cpp:64]   --->   Operation 516 'add' 'add_ln64_72' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 50> <Delay = 14.6>
ST_160 : Operation 517 [1/1] (14.6ns)   --->   "%gmem_addr_read_40 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 517 'read' 'gmem_addr_read_40' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 518 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_76 = load i32 21" [filt.cpp:60]   --->   Operation 518 'load' 'signal_shift_reg_load_76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_160 : Operation 519 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_77 = load i32 20" [filt.cpp:60]   --->   Operation 519 'load' 'signal_shift_reg_load_77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_160 : Operation 520 [1/1] (8.51ns)   --->   "%mul_ln61_76 = mul i32 %signal_shift_reg_load_77, i32 %gmem_addr_read_21" [filt.cpp:61]   --->   Operation 520 'mul' 'mul_ln61_76' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 521 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_78 = load i32 19" [filt.cpp:60]   --->   Operation 521 'load' 'signal_shift_reg_load_78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_160 : Operation 522 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_79 = load i32 18" [filt.cpp:60]   --->   Operation 522 'load' 'signal_shift_reg_load_79' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_160 : Operation 523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_63 = add i32 %add_ln64_62, i32 %add_ln64_60" [filt.cpp:64]   --->   Operation 523 'add' 'add_ln64_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 524 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_70 = add i32 %add_ln64_69, i32 %add_ln64_63" [filt.cpp:64]   --->   Operation 524 'add' 'add_ln64_70' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 161 <SV = 51> <Delay = 14.6>
ST_161 : Operation 525 [1/1] (14.6ns)   --->   "%gmem_addr_read_41 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 525 'read' 'gmem_addr_read_41' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 526 [1/1] (8.51ns)   --->   "%mul_ln61_75 = mul i32 %signal_shift_reg_load_76, i32 %gmem_addr_read_22" [filt.cpp:61]   --->   Operation 526 'mul' 'mul_ln61_75' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 527 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_78 = load i32 19" [filt.cpp:60]   --->   Operation 527 'load' 'signal_shift_reg_load_78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_161 : Operation 528 [1/1] (8.51ns)   --->   "%mul_ln61_77 = mul i32 %signal_shift_reg_load_78, i32 %gmem_addr_read_20" [filt.cpp:61]   --->   Operation 528 'mul' 'mul_ln61_77' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 529 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_79 = load i32 18" [filt.cpp:60]   --->   Operation 529 'load' 'signal_shift_reg_load_79' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_161 : Operation 530 [1/1] (8.51ns)   --->   "%mul_ln61_78 = mul i32 %signal_shift_reg_load_79, i32 %gmem_addr_read_19" [filt.cpp:61]   --->   Operation 530 'mul' 'mul_ln61_78' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 531 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_80 = load i32 17" [filt.cpp:60]   --->   Operation 531 'load' 'signal_shift_reg_load_80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_161 : Operation 532 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_81 = load i32 16" [filt.cpp:60]   --->   Operation 532 'load' 'signal_shift_reg_load_81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 162 <SV = 52> <Delay = 14.6>
ST_162 : Operation 533 [1/1] (14.6ns)   --->   "%gmem_addr_read_42 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 533 'read' 'gmem_addr_read_42' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 534 [1/1] (8.51ns)   --->   "%mul_ln61_56 = mul i32 %signal_shift_reg_load_57, i32 %gmem_addr_read_41" [filt.cpp:61]   --->   Operation 534 'mul' 'mul_ln61_56' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 535 [1/1] (8.51ns)   --->   "%mul_ln61_57 = mul i32 %signal_shift_reg_load_58, i32 %gmem_addr_read_40" [filt.cpp:61]   --->   Operation 535 'mul' 'mul_ln61_57' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 536 [1/1] (8.51ns)   --->   "%mul_ln61_58 = mul i32 %signal_shift_reg_load_59, i32 %gmem_addr_read_39" [filt.cpp:61]   --->   Operation 536 'mul' 'mul_ln61_58' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 537 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_80 = load i32 17" [filt.cpp:60]   --->   Operation 537 'load' 'signal_shift_reg_load_80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_162 : Operation 538 [1/1] (8.51ns)   --->   "%mul_ln61_79 = mul i32 %signal_shift_reg_load_80, i32 %gmem_addr_read_18" [filt.cpp:61]   --->   Operation 538 'mul' 'mul_ln61_79' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 539 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_81 = load i32 16" [filt.cpp:60]   --->   Operation 539 'load' 'signal_shift_reg_load_81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_162 : Operation 540 [1/1] (8.51ns)   --->   "%mul_ln61_80 = mul i32 %signal_shift_reg_load_81, i32 %gmem_addr_read_17" [filt.cpp:61]   --->   Operation 540 'mul' 'mul_ln61_80' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 541 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_82 = load i32 15" [filt.cpp:60]   --->   Operation 541 'load' 'signal_shift_reg_load_82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_162 : Operation 542 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_83 = load i32 14" [filt.cpp:60]   --->   Operation 542 'load' 'signal_shift_reg_load_83' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_162 : Operation 543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_55 = add i32 %mul_ln61_57, i32 %mul_ln61_58" [filt.cpp:64]   --->   Operation 543 'add' 'add_ln64_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 544 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_56 = add i32 %add_ln64_55, i32 %mul_ln61_56" [filt.cpp:64]   --->   Operation 544 'add' 'add_ln64_56' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_73 = add i32 %add_ln64_72, i32 %mul_ln61_72" [filt.cpp:64]   --->   Operation 545 'add' 'add_ln64_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_74 = add i32 %mul_ln61_76, i32 %mul_ln61_77" [filt.cpp:64]   --->   Operation 546 'add' 'add_ln64_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 547 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_75 = add i32 %add_ln64_74, i32 %mul_ln61_75" [filt.cpp:64]   --->   Operation 547 'add' 'add_ln64_75' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 548 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_76 = add i32 %add_ln64_75, i32 %add_ln64_73" [filt.cpp:64]   --->   Operation 548 'add' 'add_ln64_76' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 549 [1/1] (2.55ns)   --->   "%add_ln64_77 = add i32 %mul_ln61_79, i32 %mul_ln61_80" [filt.cpp:64]   --->   Operation 549 'add' 'add_ln64_77' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 53> <Delay = 14.6>
ST_163 : Operation 550 [1/1] (14.6ns)   --->   "%gmem_addr_read_43 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 550 'read' 'gmem_addr_read_43' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 551 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_82 = load i32 15" [filt.cpp:60]   --->   Operation 551 'load' 'signal_shift_reg_load_82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_163 : Operation 552 [1/1] (8.51ns)   --->   "%mul_ln61_81 = mul i32 %signal_shift_reg_load_82, i32 %gmem_addr_read_16" [filt.cpp:61]   --->   Operation 552 'mul' 'mul_ln61_81' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 553 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_83 = load i32 14" [filt.cpp:60]   --->   Operation 553 'load' 'signal_shift_reg_load_83' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_163 : Operation 554 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_84 = load i32 13" [filt.cpp:60]   --->   Operation 554 'load' 'signal_shift_reg_load_84' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_163 : Operation 555 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_85 = load i32 12" [filt.cpp:60]   --->   Operation 555 'load' 'signal_shift_reg_load_85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 164 <SV = 54> <Delay = 14.6>
ST_164 : Operation 556 [1/1] (14.6ns)   --->   "%gmem_addr_read_44 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 556 'read' 'gmem_addr_read_44' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 557 [1/1] (8.51ns)   --->   "%mul_ln61_54 = mul i32 %signal_shift_reg_load_55, i32 %gmem_addr_read_43" [filt.cpp:61]   --->   Operation 557 'mul' 'mul_ln61_54' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 558 [1/1] (8.51ns)   --->   "%mul_ln61_55 = mul i32 %signal_shift_reg_load_56, i32 %gmem_addr_read_42" [filt.cpp:61]   --->   Operation 558 'mul' 'mul_ln61_55' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 559 [1/1] (8.51ns)   --->   "%mul_ln61_82 = mul i32 %signal_shift_reg_load_83, i32 %gmem_addr_read_15" [filt.cpp:61]   --->   Operation 559 'mul' 'mul_ln61_82' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 560 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_84 = load i32 13" [filt.cpp:60]   --->   Operation 560 'load' 'signal_shift_reg_load_84' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_164 : Operation 561 [1/1] (8.51ns)   --->   "%mul_ln61_83 = mul i32 %signal_shift_reg_load_84, i32 %gmem_addr_read_14" [filt.cpp:61]   --->   Operation 561 'mul' 'mul_ln61_83' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 562 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_85 = load i32 12" [filt.cpp:60]   --->   Operation 562 'load' 'signal_shift_reg_load_85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_164 : Operation 563 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_86 = load i32 11" [filt.cpp:60]   --->   Operation 563 'load' 'signal_shift_reg_load_86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_164 : Operation 564 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_87 = load i32 10" [filt.cpp:60]   --->   Operation 564 'load' 'signal_shift_reg_load_87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_164 : Operation 565 [1/1] (2.55ns)   --->   "%add_ln64_53 = add i32 %mul_ln61_54, i32 %mul_ln61_55" [filt.cpp:64]   --->   Operation 565 'add' 'add_ln64_53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 55> <Delay = 14.6>
ST_165 : Operation 566 [1/1] (14.6ns)   --->   "%gmem_addr_read_45 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 566 'read' 'gmem_addr_read_45' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 567 [1/1] (8.51ns)   --->   "%mul_ln61_53 = mul i32 %signal_shift_reg_load_54, i32 %gmem_addr_read_44" [filt.cpp:61]   --->   Operation 567 'mul' 'mul_ln61_53' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 568 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_86 = load i32 11" [filt.cpp:60]   --->   Operation 568 'load' 'signal_shift_reg_load_86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_165 : Operation 569 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_87 = load i32 10" [filt.cpp:60]   --->   Operation 569 'load' 'signal_shift_reg_load_87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_165 : Operation 570 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_88 = load i32 9" [filt.cpp:60]   --->   Operation 570 'load' 'signal_shift_reg_load_88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_165 : Operation 571 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_89 = load i32 8" [filt.cpp:60]   --->   Operation 571 'load' 'signal_shift_reg_load_89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_165 : Operation 572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_54 = add i32 %add_ln64_53, i32 %mul_ln61_53" [filt.cpp:64]   --->   Operation 572 'add' 'add_ln64_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 573 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_57 = add i32 %add_ln64_56, i32 %add_ln64_54" [filt.cpp:64]   --->   Operation 573 'add' 'add_ln64_57' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_78 = add i32 %add_ln64_77, i32 %mul_ln61_78" [filt.cpp:64]   --->   Operation 574 'add' 'add_ln64_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_79 = add i32 %mul_ln61_82, i32 %mul_ln61_83" [filt.cpp:64]   --->   Operation 575 'add' 'add_ln64_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 576 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_80 = add i32 %add_ln64_79, i32 %mul_ln61_81" [filt.cpp:64]   --->   Operation 576 'add' 'add_ln64_80' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 577 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_81 = add i32 %add_ln64_80, i32 %add_ln64_78" [filt.cpp:64]   --->   Operation 577 'add' 'add_ln64_81' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 166 <SV = 56> <Delay = 14.6>
ST_166 : Operation 578 [1/1] (14.6ns)   --->   "%gmem_addr_read_46 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 578 'read' 'gmem_addr_read_46' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 579 [1/1] (8.51ns)   --->   "%mul_ln61_84 = mul i32 %signal_shift_reg_load_85, i32 %gmem_addr_read_13" [filt.cpp:61]   --->   Operation 579 'mul' 'mul_ln61_84' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 580 [1/1] (8.51ns)   --->   "%mul_ln61_85 = mul i32 %signal_shift_reg_load_86, i32 %gmem_addr_read_12" [filt.cpp:61]   --->   Operation 580 'mul' 'mul_ln61_85' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 581 [1/1] (8.51ns)   --->   "%mul_ln61_86 = mul i32 %signal_shift_reg_load_87, i32 %gmem_addr_read_11" [filt.cpp:61]   --->   Operation 581 'mul' 'mul_ln61_86' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 582 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_88 = load i32 9" [filt.cpp:60]   --->   Operation 582 'load' 'signal_shift_reg_load_88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_166 : Operation 583 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_89 = load i32 8" [filt.cpp:60]   --->   Operation 583 'load' 'signal_shift_reg_load_89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_166 : Operation 584 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_90 = load i32 7" [filt.cpp:60]   --->   Operation 584 'load' 'signal_shift_reg_load_90' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_166 : Operation 585 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_91 = load i32 6" [filt.cpp:60]   --->   Operation 585 'load' 'signal_shift_reg_load_91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_166 : Operation 586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_83 = add i32 %mul_ln61_85, i32 %mul_ln61_86" [filt.cpp:64]   --->   Operation 586 'add' 'add_ln64_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 587 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_84 = add i32 %add_ln64_83, i32 %mul_ln61_84" [filt.cpp:64]   --->   Operation 587 'add' 'add_ln64_84' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 167 <SV = 57> <Delay = 14.6>
ST_167 : Operation 588 [1/1] (14.6ns)   --->   "%gmem_addr_read_47 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 588 'read' 'gmem_addr_read_47' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 589 [1/1] (8.51ns)   --->   "%mul_ln61_51 = mul i32 %signal_shift_reg_load_52, i32 %gmem_addr_read_46" [filt.cpp:61]   --->   Operation 589 'mul' 'mul_ln61_51' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 590 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_90 = load i32 7" [filt.cpp:60]   --->   Operation 590 'load' 'signal_shift_reg_load_90' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_167 : Operation 591 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_91 = load i32 6" [filt.cpp:60]   --->   Operation 591 'load' 'signal_shift_reg_load_91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_167 : Operation 592 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_92 = load i32 5" [filt.cpp:60]   --->   Operation 592 'load' 'signal_shift_reg_load_92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_167 : Operation 593 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_93 = load i32 4" [filt.cpp:60]   --->   Operation 593 'load' 'signal_shift_reg_load_93' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 168 <SV = 58> <Delay = 14.6>
ST_168 : Operation 594 [1/1] (14.6ns)   --->   "%gmem_addr_read_48 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 594 'read' 'gmem_addr_read_48' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 595 [1/1] (8.51ns)   --->   "%mul_ln61_50 = mul i32 %signal_shift_reg_load_51, i32 %gmem_addr_read_47" [filt.cpp:61]   --->   Operation 595 'mul' 'mul_ln61_50' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 596 [1/1] (8.51ns)   --->   "%mul_ln61_52 = mul i32 %signal_shift_reg_load_53, i32 %gmem_addr_read_45" [filt.cpp:61]   --->   Operation 596 'mul' 'mul_ln61_52' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 597 [1/1] (8.51ns)   --->   "%mul_ln61_87 = mul i32 %signal_shift_reg_load_88, i32 %gmem_addr_read_10" [filt.cpp:61]   --->   Operation 597 'mul' 'mul_ln61_87' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 598 [1/1] (8.51ns)   --->   "%mul_ln61_88 = mul i32 %signal_shift_reg_load_89, i32 %gmem_addr_read_9" [filt.cpp:61]   --->   Operation 598 'mul' 'mul_ln61_88' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 599 [1/1] (8.51ns)   --->   "%mul_ln61_89 = mul i32 %signal_shift_reg_load_90, i32 %gmem_addr_read_8" [filt.cpp:61]   --->   Operation 599 'mul' 'mul_ln61_89' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 600 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_92 = load i32 5" [filt.cpp:60]   --->   Operation 600 'load' 'signal_shift_reg_load_92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_168 : Operation 601 [1/1] (8.51ns)   --->   "%mul_ln61_91 = mul i32 %signal_shift_reg_load_92, i32 %gmem_addr_read_6" [filt.cpp:61]   --->   Operation 601 'mul' 'mul_ln61_91' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 602 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_93 = load i32 4" [filt.cpp:60]   --->   Operation 602 'load' 'signal_shift_reg_load_93' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_168 : Operation 603 [1/1] (8.51ns)   --->   "%mul_ln61_92 = mul i32 %signal_shift_reg_load_93, i32 %gmem_addr_read_5" [filt.cpp:61]   --->   Operation 603 'mul' 'mul_ln61_92' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 604 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_94 = load i32 3" [filt.cpp:60]   --->   Operation 604 'load' 'signal_shift_reg_load_94' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_168 : Operation 605 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_95 = load i32 2" [filt.cpp:60]   --->   Operation 605 'load' 'signal_shift_reg_load_95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_168 : Operation 606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_50 = add i32 %mul_ln61_51, i32 %mul_ln61_52" [filt.cpp:64]   --->   Operation 606 'add' 'add_ln64_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 607 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_51 = add i32 %add_ln64_50, i32 %mul_ln61_50" [filt.cpp:64]   --->   Operation 607 'add' 'add_ln64_51' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_85 = add i32 %mul_ln61_88, i32 %mul_ln61_89" [filt.cpp:64]   --->   Operation 608 'add' 'add_ln64_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 609 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_86 = add i32 %add_ln64_85, i32 %mul_ln61_87" [filt.cpp:64]   --->   Operation 609 'add' 'add_ln64_86' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 610 [1/1] (2.55ns)   --->   "%add_ln64_88 = add i32 %mul_ln61_91, i32 %mul_ln61_92" [filt.cpp:64]   --->   Operation 610 'add' 'add_ln64_88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 59> <Delay = 14.6>
ST_169 : Operation 611 [1/1] (14.6ns)   --->   "%gmem_addr_read_49 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 611 'read' 'gmem_addr_read_49' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 612 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_94 = load i32 3" [filt.cpp:60]   --->   Operation 612 'load' 'signal_shift_reg_load_94' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_169 : Operation 613 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_95 = load i32 2" [filt.cpp:60]   --->   Operation 613 'load' 'signal_shift_reg_load_95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_169 : Operation 614 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_96 = load i32 1" [filt.cpp:60]   --->   Operation 614 'load' 'signal_shift_reg_load_96' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_169 : Operation 615 [2/2] (3.25ns)   --->   "%signal_shift_reg_load_97 = load i32 0" [filt.cpp:60]   --->   Operation 615 'load' 'signal_shift_reg_load_97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_169 : Operation 616 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %tmp_data, i32 0" [filt.cpp:65]   --->   Operation 616 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 170 <SV = 60> <Delay = 14.6>
ST_170 : Operation 617 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load, i32 98" [filt.cpp:60]   --->   Operation 617 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_170 : Operation 618 [1/1] (14.6ns)   --->   "%gmem_addr_read_50 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 618 'read' 'gmem_addr_read_50' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 619 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_1, i32 97" [filt.cpp:60]   --->   Operation 619 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_170 : Operation 620 [1/1] (8.51ns)   --->   "%mul_ln61_90 = mul i32 %signal_shift_reg_load_91, i32 %gmem_addr_read_7" [filt.cpp:61]   --->   Operation 620 'mul' 'mul_ln61_90' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 621 [1/1] (8.51ns)   --->   "%mul_ln61_93 = mul i32 %signal_shift_reg_load_94, i32 %gmem_addr_read_4" [filt.cpp:61]   --->   Operation 621 'mul' 'mul_ln61_93' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 622 [1/1] (8.51ns)   --->   "%mul_ln61_94 = mul i32 %signal_shift_reg_load_95, i32 %gmem_addr_read_3" [filt.cpp:61]   --->   Operation 622 'mul' 'mul_ln61_94' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 623 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_96 = load i32 1" [filt.cpp:60]   --->   Operation 623 'load' 'signal_shift_reg_load_96' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_170 : Operation 624 [1/1] (8.51ns)   --->   "%mul_ln61_95 = mul i32 %signal_shift_reg_load_96, i32 %gmem_addr_read_2" [filt.cpp:61]   --->   Operation 624 'mul' 'mul_ln61_95' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 625 [1/2] (3.25ns)   --->   "%signal_shift_reg_load_97 = load i32 0" [filt.cpp:60]   --->   Operation 625 'load' 'signal_shift_reg_load_97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_170 : Operation 626 [1/1] (8.51ns)   --->   "%mul_ln61_96 = mul i32 %signal_shift_reg_load_97, i32 %gmem_addr_read_1" [filt.cpp:61]   --->   Operation 626 'mul' 'mul_ln61_96' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 627 [1/1] (2.55ns)   --->   "%add_ln64_91 = add i32 %mul_ln61_95, i32 %mul_ln61_96" [filt.cpp:64]   --->   Operation 627 'add' 'add_ln64_91' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 61> <Delay = 14.6>
ST_171 : Operation 628 [1/1] (14.6ns)   --->   "%gmem_addr_read_51 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 628 'read' 'gmem_addr_read_51' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 629 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_2, i32 96" [filt.cpp:60]   --->   Operation 629 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_171 : Operation 630 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_3, i32 95" [filt.cpp:60]   --->   Operation 630 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_171 : Operation 631 [1/1] (8.51ns)   --->   "%mul_ln61_47 = mul i32 %signal_shift_reg_load_48, i32 %gmem_addr_read_50" [filt.cpp:61]   --->   Operation 631 'mul' 'mul_ln61_47' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 632 [1/1] (8.51ns)   --->   "%mul_ln61_48 = mul i32 %signal_shift_reg_load_49, i32 %gmem_addr_read_49" [filt.cpp:61]   --->   Operation 632 'mul' 'mul_ln61_48' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 633 [1/1] (8.51ns)   --->   "%mul_ln61_49 = mul i32 %signal_shift_reg_load_50, i32 %gmem_addr_read_48" [filt.cpp:61]   --->   Operation 633 'mul' 'mul_ln61_49' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_48 = add i32 %mul_ln61_48, i32 %mul_ln61_49" [filt.cpp:64]   --->   Operation 634 'add' 'add_ln64_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 635 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_49 = add i32 %add_ln64_48, i32 %mul_ln61_47" [filt.cpp:64]   --->   Operation 635 'add' 'add_ln64_49' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_87 = add i32 %add_ln64_86, i32 %add_ln64_84" [filt.cpp:64]   --->   Operation 636 'add' 'add_ln64_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_89 = add i32 %add_ln64_88, i32 %mul_ln61_90" [filt.cpp:64]   --->   Operation 637 'add' 'add_ln64_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_90 = add i32 %mul_ln61_93, i32 %mul_ln61_94" [filt.cpp:64]   --->   Operation 638 'add' 'add_ln64_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 639 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_92 = add i32 %add_ln64_91, i32 %add_ln64_90" [filt.cpp:64]   --->   Operation 639 'add' 'add_ln64_92' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 640 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_93 = add i32 %add_ln64_92, i32 %add_ln64_89" [filt.cpp:64]   --->   Operation 640 'add' 'add_ln64_93' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 641 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_94 = add i32 %add_ln64_93, i32 %add_ln64_87" [filt.cpp:64]   --->   Operation 641 'add' 'add_ln64_94' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 172 <SV = 62> <Delay = 14.6>
ST_172 : Operation 642 [1/1] (14.6ns)   --->   "%gmem_addr_read_52 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 642 'read' 'gmem_addr_read_52' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 643 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_4, i32 94" [filt.cpp:60]   --->   Operation 643 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_172 : Operation 644 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_5, i32 93" [filt.cpp:60]   --->   Operation 644 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_172 : Operation 645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_52 = add i32 %add_ln64_51, i32 %add_ln64_49" [filt.cpp:64]   --->   Operation 645 'add' 'add_ln64_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 646 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_58 = add i32 %add_ln64_57, i32 %add_ln64_52" [filt.cpp:64]   --->   Operation 646 'add' 'add_ln64_58' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_71 = add i32 %add_ln64_70, i32 %add_ln64_58" [filt.cpp:64]   --->   Operation 647 'add' 'add_ln64_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_82 = add i32 %add_ln64_81, i32 %add_ln64_76" [filt.cpp:64]   --->   Operation 648 'add' 'add_ln64_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 649 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_95 = add i32 %add_ln64_94, i32 %add_ln64_82" [filt.cpp:64]   --->   Operation 649 'add' 'add_ln64_95' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 650 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_96 = add i32 %add_ln64_95, i32 %add_ln64_71" [filt.cpp:64]   --->   Operation 650 'add' 'add_ln64_96' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 173 <SV = 63> <Delay = 14.6>
ST_173 : Operation 651 [1/1] (14.6ns)   --->   "%gmem_addr_read_53 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 651 'read' 'gmem_addr_read_53' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 652 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_6, i32 92" [filt.cpp:60]   --->   Operation 652 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_173 : Operation 653 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_7, i32 91" [filt.cpp:60]   --->   Operation 653 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_173 : Operation 654 [1/1] (8.51ns)   --->   "%mul_ln61_45 = mul i32 %signal_shift_reg_load_46, i32 %gmem_addr_read_52" [filt.cpp:61]   --->   Operation 654 'mul' 'mul_ln61_45' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 655 [1/1] (8.51ns)   --->   "%mul_ln61_46 = mul i32 %signal_shift_reg_load_47, i32 %gmem_addr_read_51" [filt.cpp:61]   --->   Operation 655 'mul' 'mul_ln61_46' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 656 [1/1] (2.55ns)   --->   "%add_ln64_42 = add i32 %mul_ln61_45, i32 %mul_ln61_46" [filt.cpp:64]   --->   Operation 656 'add' 'add_ln64_42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 64> <Delay = 14.6>
ST_174 : Operation 657 [1/1] (14.6ns)   --->   "%gmem_addr_read_54 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 657 'read' 'gmem_addr_read_54' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 658 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_8, i32 90" [filt.cpp:60]   --->   Operation 658 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_174 : Operation 659 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_9, i32 89" [filt.cpp:60]   --->   Operation 659 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_174 : Operation 660 [1/1] (8.51ns)   --->   "%mul_ln61_44 = mul i32 %signal_shift_reg_load_45, i32 %gmem_addr_read_53" [filt.cpp:61]   --->   Operation 660 'mul' 'mul_ln61_44' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 65> <Delay = 14.6>
ST_175 : Operation 661 [1/1] (14.6ns)   --->   "%gmem_addr_read_55 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 661 'read' 'gmem_addr_read_55' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 662 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_10, i32 88" [filt.cpp:60]   --->   Operation 662 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_175 : Operation 663 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_11, i32 87" [filt.cpp:60]   --->   Operation 663 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_175 : Operation 664 [1/1] (8.51ns)   --->   "%mul_ln61_43 = mul i32 %signal_shift_reg_load_44, i32 %gmem_addr_read_54" [filt.cpp:61]   --->   Operation 664 'mul' 'mul_ln61_43' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_41 = add i32 %mul_ln61_43, i32 %mul_ln61_44" [filt.cpp:64]   --->   Operation 665 'add' 'add_ln64_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 666 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_43 = add i32 %add_ln64_42, i32 %add_ln64_41" [filt.cpp:64]   --->   Operation 666 'add' 'add_ln64_43' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 176 <SV = 66> <Delay = 14.6>
ST_176 : Operation 667 [1/1] (14.6ns)   --->   "%gmem_addr_read_56 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 667 'read' 'gmem_addr_read_56' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 668 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_12, i32 86" [filt.cpp:60]   --->   Operation 668 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_176 : Operation 669 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_13, i32 85" [filt.cpp:60]   --->   Operation 669 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_176 : Operation 670 [1/1] (8.51ns)   --->   "%mul_ln61_42 = mul i32 %signal_shift_reg_load_43, i32 %gmem_addr_read_55" [filt.cpp:61]   --->   Operation 670 'mul' 'mul_ln61_42' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 67> <Delay = 14.6>
ST_177 : Operation 671 [1/1] (14.6ns)   --->   "%gmem_addr_read_57 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 671 'read' 'gmem_addr_read_57' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 672 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_14, i32 84" [filt.cpp:60]   --->   Operation 672 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_177 : Operation 673 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_15, i32 83" [filt.cpp:60]   --->   Operation 673 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_177 : Operation 674 [1/1] (8.51ns)   --->   "%mul_ln61_41 = mul i32 %signal_shift_reg_load_42, i32 %gmem_addr_read_56" [filt.cpp:61]   --->   Operation 674 'mul' 'mul_ln61_41' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 675 [1/1] (2.55ns)   --->   "%add_ln64_39 = add i32 %mul_ln61_41, i32 %mul_ln61_42" [filt.cpp:64]   --->   Operation 675 'add' 'add_ln64_39' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 68> <Delay = 14.6>
ST_178 : Operation 676 [1/1] (14.6ns)   --->   "%gmem_addr_read_58 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 676 'read' 'gmem_addr_read_58' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 677 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_16, i32 82" [filt.cpp:60]   --->   Operation 677 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_178 : Operation 678 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_17, i32 81" [filt.cpp:60]   --->   Operation 678 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_178 : Operation 679 [1/1] (8.51ns)   --->   "%mul_ln61_40 = mul i32 %signal_shift_reg_load_41, i32 %gmem_addr_read_57" [filt.cpp:61]   --->   Operation 679 'mul' 'mul_ln61_40' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_40 = add i32 %add_ln64_39, i32 %mul_ln61_40" [filt.cpp:64]   --->   Operation 680 'add' 'add_ln64_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 681 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_44 = add i32 %add_ln64_43, i32 %add_ln64_40" [filt.cpp:64]   --->   Operation 681 'add' 'add_ln64_44' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 179 <SV = 69> <Delay = 14.6>
ST_179 : Operation 682 [1/1] (14.6ns)   --->   "%gmem_addr_read_59 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 682 'read' 'gmem_addr_read_59' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 683 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_18, i32 80" [filt.cpp:60]   --->   Operation 683 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_179 : Operation 684 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_19, i32 79" [filt.cpp:60]   --->   Operation 684 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_179 : Operation 685 [1/1] (8.51ns)   --->   "%mul_ln61_39 = mul i32 %signal_shift_reg_load_40, i32 %gmem_addr_read_58" [filt.cpp:61]   --->   Operation 685 'mul' 'mul_ln61_39' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 70> <Delay = 14.6>
ST_180 : Operation 686 [1/1] (14.6ns)   --->   "%gmem_addr_read_60 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 686 'read' 'gmem_addr_read_60' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 687 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_20, i32 78" [filt.cpp:60]   --->   Operation 687 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_180 : Operation 688 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_21, i32 77" [filt.cpp:60]   --->   Operation 688 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_180 : Operation 689 [1/1] (8.51ns)   --->   "%mul_ln61_38 = mul i32 %signal_shift_reg_load_39, i32 %gmem_addr_read_59" [filt.cpp:61]   --->   Operation 689 'mul' 'mul_ln61_38' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 71> <Delay = 14.6>
ST_181 : Operation 690 [1/1] (14.6ns)   --->   "%gmem_addr_read_61 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 690 'read' 'gmem_addr_read_61' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 691 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_22, i32 76" [filt.cpp:60]   --->   Operation 691 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_181 : Operation 692 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_23, i32 75" [filt.cpp:60]   --->   Operation 692 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_181 : Operation 693 [1/1] (8.51ns)   --->   "%mul_ln61_37 = mul i32 %signal_shift_reg_load_38, i32 %gmem_addr_read_60" [filt.cpp:61]   --->   Operation 693 'mul' 'mul_ln61_37' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_36 = add i32 %mul_ln61_38, i32 %mul_ln61_39" [filt.cpp:64]   --->   Operation 694 'add' 'add_ln64_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 695 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_37 = add i32 %add_ln64_36, i32 %mul_ln61_37" [filt.cpp:64]   --->   Operation 695 'add' 'add_ln64_37' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 182 <SV = 72> <Delay = 14.6>
ST_182 : Operation 696 [1/1] (14.6ns)   --->   "%gmem_addr_read_62 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 696 'read' 'gmem_addr_read_62' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 697 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_24, i32 74" [filt.cpp:60]   --->   Operation 697 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_182 : Operation 698 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_25, i32 73" [filt.cpp:60]   --->   Operation 698 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_182 : Operation 699 [1/1] (8.51ns)   --->   "%mul_ln61_36 = mul i32 %signal_shift_reg_load_37, i32 %gmem_addr_read_61" [filt.cpp:61]   --->   Operation 699 'mul' 'mul_ln61_36' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 73> <Delay = 14.6>
ST_183 : Operation 700 [1/1] (14.6ns)   --->   "%gmem_addr_read_63 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 700 'read' 'gmem_addr_read_63' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 701 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_26, i32 72" [filt.cpp:60]   --->   Operation 701 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_183 : Operation 702 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_27, i32 71" [filt.cpp:60]   --->   Operation 702 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 184 <SV = 74> <Delay = 14.6>
ST_184 : Operation 703 [1/1] (14.6ns)   --->   "%gmem_addr_read_64 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 703 'read' 'gmem_addr_read_64' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 704 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_28, i32 70" [filt.cpp:60]   --->   Operation 704 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_184 : Operation 705 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_29, i32 69" [filt.cpp:60]   --->   Operation 705 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_184 : Operation 706 [1/1] (8.51ns)   --->   "%mul_ln61_34 = mul i32 %signal_shift_reg_load_35, i32 %gmem_addr_read_63" [filt.cpp:61]   --->   Operation 706 'mul' 'mul_ln61_34' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 707 [1/1] (8.51ns)   --->   "%mul_ln61_35 = mul i32 %signal_shift_reg_load_36, i32 %gmem_addr_read_62" [filt.cpp:61]   --->   Operation 707 'mul' 'mul_ln61_35' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_34 = add i32 %mul_ln61_35, i32 %mul_ln61_36" [filt.cpp:64]   --->   Operation 708 'add' 'add_ln64_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 709 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_35 = add i32 %add_ln64_34, i32 %mul_ln61_34" [filt.cpp:64]   --->   Operation 709 'add' 'add_ln64_35' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 185 <SV = 75> <Delay = 14.6>
ST_185 : Operation 710 [1/1] (14.6ns)   --->   "%gmem_addr_read_65 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 710 'read' 'gmem_addr_read_65' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 711 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_30, i32 68" [filt.cpp:60]   --->   Operation 711 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_185 : Operation 712 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_31, i32 67" [filt.cpp:60]   --->   Operation 712 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_185 : Operation 713 [1/1] (8.51ns)   --->   "%mul_ln61_33 = mul i32 %signal_shift_reg_load_34, i32 %gmem_addr_read_64" [filt.cpp:61]   --->   Operation 713 'mul' 'mul_ln61_33' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_38 = add i32 %add_ln64_37, i32 %add_ln64_35" [filt.cpp:64]   --->   Operation 714 'add' 'add_ln64_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 715 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_45 = add i32 %add_ln64_44, i32 %add_ln64_38" [filt.cpp:64]   --->   Operation 715 'add' 'add_ln64_45' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 186 <SV = 76> <Delay = 14.6>
ST_186 : Operation 716 [1/1] (14.6ns)   --->   "%gmem_addr_read_66 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 716 'read' 'gmem_addr_read_66' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 717 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_32, i32 66" [filt.cpp:60]   --->   Operation 717 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_186 : Operation 718 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_33, i32 65" [filt.cpp:60]   --->   Operation 718 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_186 : Operation 719 [1/1] (8.51ns)   --->   "%mul_ln61_32 = mul i32 %signal_shift_reg_load_33, i32 %gmem_addr_read_65" [filt.cpp:61]   --->   Operation 719 'mul' 'mul_ln61_32' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 77> <Delay = 14.6>
ST_187 : Operation 720 [1/1] (14.6ns)   --->   "%gmem_addr_read_67 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 720 'read' 'gmem_addr_read_67' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 721 [1/1] (8.51ns)   --->   "%mul_ln61_31 = mul i32 %signal_shift_reg_load_32, i32 %gmem_addr_read_66" [filt.cpp:61]   --->   Operation 721 'mul' 'mul_ln61_31' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 722 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_34, i32 64" [filt.cpp:60]   --->   Operation 722 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_187 : Operation 723 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_35, i32 63" [filt.cpp:60]   --->   Operation 723 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_187 : Operation 724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_30 = add i32 %mul_ln61_32, i32 %mul_ln61_33" [filt.cpp:64]   --->   Operation 724 'add' 'add_ln64_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 725 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_31 = add i32 %add_ln64_30, i32 %mul_ln61_31" [filt.cpp:64]   --->   Operation 725 'add' 'add_ln64_31' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 188 <SV = 78> <Delay = 14.6>
ST_188 : Operation 726 [1/1] (14.6ns)   --->   "%gmem_addr_read_68 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 726 'read' 'gmem_addr_read_68' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 727 [1/1] (8.51ns)   --->   "%mul_ln61_30 = mul i32 %signal_shift_reg_load_31, i32 %gmem_addr_read_67" [filt.cpp:61]   --->   Operation 727 'mul' 'mul_ln61_30' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 728 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_36, i32 62" [filt.cpp:60]   --->   Operation 728 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_188 : Operation 729 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_37, i32 61" [filt.cpp:60]   --->   Operation 729 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 189 <SV = 79> <Delay = 14.6>
ST_189 : Operation 730 [1/1] (14.6ns)   --->   "%gmem_addr_read_69 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 730 'read' 'gmem_addr_read_69' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 731 [1/1] (8.51ns)   --->   "%mul_ln61_29 = mul i32 %signal_shift_reg_load_30, i32 %gmem_addr_read_68" [filt.cpp:61]   --->   Operation 731 'mul' 'mul_ln61_29' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 732 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_38, i32 60" [filt.cpp:60]   --->   Operation 732 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_189 : Operation 733 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_39, i32 59" [filt.cpp:60]   --->   Operation 733 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_189 : Operation 734 [1/1] (2.55ns)   --->   "%add_ln64_28 = add i32 %mul_ln61_29, i32 %mul_ln61_30" [filt.cpp:64]   --->   Operation 734 'add' 'add_ln64_28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 80> <Delay = 14.6>
ST_190 : Operation 735 [1/1] (14.6ns)   --->   "%gmem_addr_read_70 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 735 'read' 'gmem_addr_read_70' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 736 [1/1] (8.51ns)   --->   "%mul_ln61_28 = mul i32 %signal_shift_reg_load_29, i32 %gmem_addr_read_69" [filt.cpp:61]   --->   Operation 736 'mul' 'mul_ln61_28' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 737 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_40, i32 58" [filt.cpp:60]   --->   Operation 737 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_190 : Operation 738 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_41, i32 57" [filt.cpp:60]   --->   Operation 738 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_190 : Operation 739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_29 = add i32 %add_ln64_28, i32 %mul_ln61_28" [filt.cpp:64]   --->   Operation 739 'add' 'add_ln64_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 740 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_32 = add i32 %add_ln64_31, i32 %add_ln64_29" [filt.cpp:64]   --->   Operation 740 'add' 'add_ln64_32' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 191 <SV = 81> <Delay = 14.6>
ST_191 : Operation 741 [1/1] (14.6ns)   --->   "%gmem_addr_read_71 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 741 'read' 'gmem_addr_read_71' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 742 [1/1] (8.51ns)   --->   "%mul_ln61_27 = mul i32 %signal_shift_reg_load_28, i32 %gmem_addr_read_70" [filt.cpp:61]   --->   Operation 742 'mul' 'mul_ln61_27' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 743 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_42, i32 56" [filt.cpp:60]   --->   Operation 743 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_191 : Operation 744 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_43, i32 55" [filt.cpp:60]   --->   Operation 744 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 192 <SV = 82> <Delay = 14.6>
ST_192 : Operation 745 [1/1] (14.6ns)   --->   "%gmem_addr_read_72 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 745 'read' 'gmem_addr_read_72' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 746 [1/1] (8.51ns)   --->   "%mul_ln61_26 = mul i32 %signal_shift_reg_load_27, i32 %gmem_addr_read_71" [filt.cpp:61]   --->   Operation 746 'mul' 'mul_ln61_26' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 747 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_44, i32 54" [filt.cpp:60]   --->   Operation 747 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_192 : Operation 748 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_45, i32 53" [filt.cpp:60]   --->   Operation 748 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 193 <SV = 83> <Delay = 14.6>
ST_193 : Operation 749 [1/1] (14.6ns)   --->   "%gmem_addr_read_73 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 749 'read' 'gmem_addr_read_73' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 750 [1/1] (8.51ns)   --->   "%mul_ln61_25 = mul i32 %signal_shift_reg_load_26, i32 %gmem_addr_read_72" [filt.cpp:61]   --->   Operation 750 'mul' 'mul_ln61_25' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 751 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_46, i32 52" [filt.cpp:60]   --->   Operation 751 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_193 : Operation 752 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_47, i32 51" [filt.cpp:60]   --->   Operation 752 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_193 : Operation 753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_25 = add i32 %mul_ln61_26, i32 %mul_ln61_27" [filt.cpp:64]   --->   Operation 753 'add' 'add_ln64_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 754 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_26 = add i32 %add_ln64_25, i32 %mul_ln61_25" [filt.cpp:64]   --->   Operation 754 'add' 'add_ln64_26' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 194 <SV = 84> <Delay = 14.6>
ST_194 : Operation 755 [1/1] (14.6ns)   --->   "%gmem_addr_read_74 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 755 'read' 'gmem_addr_read_74' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 756 [1/1] (8.51ns)   --->   "%mul_ln61_24 = mul i32 %signal_shift_reg_load_25, i32 %gmem_addr_read_73" [filt.cpp:61]   --->   Operation 756 'mul' 'mul_ln61_24' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 757 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_48, i32 50" [filt.cpp:60]   --->   Operation 757 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_194 : Operation 758 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_49, i32 49" [filt.cpp:60]   --->   Operation 758 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 195 <SV = 85> <Delay = 14.6>
ST_195 : Operation 759 [1/1] (14.6ns)   --->   "%gmem_addr_read_75 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 759 'read' 'gmem_addr_read_75' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 760 [1/1] (8.51ns)   --->   "%mul_ln61_23 = mul i32 %signal_shift_reg_load_24, i32 %gmem_addr_read_74" [filt.cpp:61]   --->   Operation 760 'mul' 'mul_ln61_23' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 761 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_50, i32 48" [filt.cpp:60]   --->   Operation 761 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_195 : Operation 762 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_51, i32 47" [filt.cpp:60]   --->   Operation 762 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_195 : Operation 763 [1/1] (2.55ns)   --->   "%add_ln64_23 = add i32 %mul_ln61_23, i32 %mul_ln61_24" [filt.cpp:64]   --->   Operation 763 'add' 'add_ln64_23' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 86> <Delay = 14.6>
ST_196 : Operation 764 [1/1] (14.6ns)   --->   "%gmem_addr_read_76 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 764 'read' 'gmem_addr_read_76' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 765 [1/1] (8.51ns)   --->   "%mul_ln61_22 = mul i32 %signal_shift_reg_load_23, i32 %gmem_addr_read_75" [filt.cpp:61]   --->   Operation 765 'mul' 'mul_ln61_22' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 766 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_52, i32 46" [filt.cpp:60]   --->   Operation 766 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_196 : Operation 767 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_53, i32 45" [filt.cpp:60]   --->   Operation 767 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_196 : Operation 768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_24 = add i32 %add_ln64_23, i32 %mul_ln61_22" [filt.cpp:64]   --->   Operation 768 'add' 'add_ln64_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 769 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_27 = add i32 %add_ln64_26, i32 %add_ln64_24" [filt.cpp:64]   --->   Operation 769 'add' 'add_ln64_27' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 197 <SV = 87> <Delay = 14.6>
ST_197 : Operation 770 [1/1] (14.6ns)   --->   "%gmem_addr_read_77 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 770 'read' 'gmem_addr_read_77' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 771 [1/1] (8.51ns)   --->   "%mul_ln61_21 = mul i32 %signal_shift_reg_load_22, i32 %gmem_addr_read_76" [filt.cpp:61]   --->   Operation 771 'mul' 'mul_ln61_21' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 772 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_54, i32 44" [filt.cpp:60]   --->   Operation 772 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_197 : Operation 773 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_55, i32 43" [filt.cpp:60]   --->   Operation 773 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_197 : Operation 774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_33 = add i32 %add_ln64_32, i32 %add_ln64_27" [filt.cpp:64]   --->   Operation 774 'add' 'add_ln64_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 775 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_46 = add i32 %add_ln64_45, i32 %add_ln64_33" [filt.cpp:64]   --->   Operation 775 'add' 'add_ln64_46' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 198 <SV = 88> <Delay = 14.6>
ST_198 : Operation 776 [1/1] (14.6ns)   --->   "%gmem_addr_read_78 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 776 'read' 'gmem_addr_read_78' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 777 [1/1] (8.51ns)   --->   "%mul_ln61_20 = mul i32 %signal_shift_reg_load_21, i32 %gmem_addr_read_77" [filt.cpp:61]   --->   Operation 777 'mul' 'mul_ln61_20' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 778 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_56, i32 42" [filt.cpp:60]   --->   Operation 778 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_198 : Operation 779 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_57, i32 41" [filt.cpp:60]   --->   Operation 779 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 199 <SV = 89> <Delay = 14.6>
ST_199 : Operation 780 [1/1] (14.6ns)   --->   "%gmem_addr_read_79 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 780 'read' 'gmem_addr_read_79' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 781 [1/1] (8.51ns)   --->   "%mul_ln61_19 = mul i32 %signal_shift_reg_load_20, i32 %gmem_addr_read_78" [filt.cpp:61]   --->   Operation 781 'mul' 'mul_ln61_19' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 782 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_58, i32 40" [filt.cpp:60]   --->   Operation 782 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_199 : Operation 783 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_59, i32 39" [filt.cpp:60]   --->   Operation 783 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_199 : Operation 784 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_18 = add i32 %mul_ln61_20, i32 %mul_ln61_21" [filt.cpp:64]   --->   Operation 784 'add' 'add_ln64_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 785 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_19 = add i32 %add_ln64_18, i32 %mul_ln61_19" [filt.cpp:64]   --->   Operation 785 'add' 'add_ln64_19' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 200 <SV = 90> <Delay = 14.6>
ST_200 : Operation 786 [1/1] (14.6ns)   --->   "%gmem_addr_read_80 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 786 'read' 'gmem_addr_read_80' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 787 [1/1] (8.51ns)   --->   "%mul_ln61_18 = mul i32 %signal_shift_reg_load_19, i32 %gmem_addr_read_79" [filt.cpp:61]   --->   Operation 787 'mul' 'mul_ln61_18' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 788 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_60, i32 38" [filt.cpp:60]   --->   Operation 788 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_200 : Operation 789 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_61, i32 37" [filt.cpp:60]   --->   Operation 789 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 201 <SV = 91> <Delay = 14.6>
ST_201 : Operation 790 [1/1] (14.6ns)   --->   "%gmem_addr_read_81 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 790 'read' 'gmem_addr_read_81' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 791 [1/1] (8.51ns)   --->   "%mul_ln61_17 = mul i32 %signal_shift_reg_load_18, i32 %gmem_addr_read_80" [filt.cpp:61]   --->   Operation 791 'mul' 'mul_ln61_17' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 792 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_62, i32 36" [filt.cpp:60]   --->   Operation 792 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_201 : Operation 793 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_63, i32 35" [filt.cpp:60]   --->   Operation 793 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_201 : Operation 794 [1/1] (2.55ns)   --->   "%add_ln64_16 = add i32 %mul_ln61_17, i32 %mul_ln61_18" [filt.cpp:64]   --->   Operation 794 'add' 'add_ln64_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 92> <Delay = 14.6>
ST_202 : Operation 795 [1/1] (14.6ns)   --->   "%gmem_addr_read_82 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 795 'read' 'gmem_addr_read_82' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 796 [1/1] (8.51ns)   --->   "%mul_ln61_16 = mul i32 %signal_shift_reg_load_17, i32 %gmem_addr_read_81" [filt.cpp:61]   --->   Operation 796 'mul' 'mul_ln61_16' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 797 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_64, i32 34" [filt.cpp:60]   --->   Operation 797 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_202 : Operation 798 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_65, i32 33" [filt.cpp:60]   --->   Operation 798 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_202 : Operation 799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_17 = add i32 %add_ln64_16, i32 %mul_ln61_16" [filt.cpp:64]   --->   Operation 799 'add' 'add_ln64_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_202 : Operation 800 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_20 = add i32 %add_ln64_19, i32 %add_ln64_17" [filt.cpp:64]   --->   Operation 800 'add' 'add_ln64_20' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 203 <SV = 93> <Delay = 14.6>
ST_203 : Operation 801 [1/1] (14.6ns)   --->   "%gmem_addr_read_83 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 801 'read' 'gmem_addr_read_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 802 [1/1] (8.51ns)   --->   "%mul_ln61_15 = mul i32 %signal_shift_reg_load_16, i32 %gmem_addr_read_82" [filt.cpp:61]   --->   Operation 802 'mul' 'mul_ln61_15' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 803 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_66, i32 32" [filt.cpp:60]   --->   Operation 803 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_203 : Operation 804 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_67, i32 31" [filt.cpp:60]   --->   Operation 804 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 204 <SV = 94> <Delay = 14.6>
ST_204 : Operation 805 [1/1] (14.6ns)   --->   "%gmem_addr_read_84 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 805 'read' 'gmem_addr_read_84' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 806 [1/1] (8.51ns)   --->   "%mul_ln61_14 = mul i32 %signal_shift_reg_load_15, i32 %gmem_addr_read_83" [filt.cpp:61]   --->   Operation 806 'mul' 'mul_ln61_14' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 807 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_68, i32 30" [filt.cpp:60]   --->   Operation 807 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_204 : Operation 808 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_69, i32 29" [filt.cpp:60]   --->   Operation 808 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 205 <SV = 95> <Delay = 14.6>
ST_205 : Operation 809 [1/1] (14.6ns)   --->   "%gmem_addr_read_85 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 809 'read' 'gmem_addr_read_85' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 810 [1/1] (8.51ns)   --->   "%mul_ln61_13 = mul i32 %signal_shift_reg_load_14, i32 %gmem_addr_read_84" [filt.cpp:61]   --->   Operation 810 'mul' 'mul_ln61_13' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 811 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_70, i32 28" [filt.cpp:60]   --->   Operation 811 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_205 : Operation 812 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_71, i32 27" [filt.cpp:60]   --->   Operation 812 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_205 : Operation 813 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_13 = add i32 %mul_ln61_14, i32 %mul_ln61_15" [filt.cpp:64]   --->   Operation 813 'add' 'add_ln64_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_205 : Operation 814 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_14 = add i32 %add_ln64_13, i32 %mul_ln61_13" [filt.cpp:64]   --->   Operation 814 'add' 'add_ln64_14' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 206 <SV = 96> <Delay = 14.6>
ST_206 : Operation 815 [1/1] (14.6ns)   --->   "%gmem_addr_read_86 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 815 'read' 'gmem_addr_read_86' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 816 [1/1] (8.51ns)   --->   "%mul_ln61_12 = mul i32 %signal_shift_reg_load_13, i32 %gmem_addr_read_85" [filt.cpp:61]   --->   Operation 816 'mul' 'mul_ln61_12' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 817 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_72, i32 26" [filt.cpp:60]   --->   Operation 817 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_206 : Operation 818 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_73, i32 25" [filt.cpp:60]   --->   Operation 818 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 207 <SV = 97> <Delay = 14.6>
ST_207 : Operation 819 [1/1] (14.6ns)   --->   "%gmem_addr_read_87 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 819 'read' 'gmem_addr_read_87' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 820 [1/1] (8.51ns)   --->   "%mul_ln61_11 = mul i32 %signal_shift_reg_load_12, i32 %gmem_addr_read_86" [filt.cpp:61]   --->   Operation 820 'mul' 'mul_ln61_11' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 821 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_74, i32 24" [filt.cpp:60]   --->   Operation 821 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_207 : Operation 822 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_75, i32 23" [filt.cpp:60]   --->   Operation 822 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 208 <SV = 98> <Delay = 14.6>
ST_208 : Operation 823 [1/1] (14.6ns)   --->   "%gmem_addr_read_88 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 823 'read' 'gmem_addr_read_88' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 824 [1/1] (8.51ns)   --->   "%mul_ln61_10 = mul i32 %signal_shift_reg_load_11, i32 %gmem_addr_read_87" [filt.cpp:61]   --->   Operation 824 'mul' 'mul_ln61_10' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 825 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_76, i32 22" [filt.cpp:60]   --->   Operation 825 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_208 : Operation 826 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_77, i32 21" [filt.cpp:60]   --->   Operation 826 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_208 : Operation 827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_11 = add i32 %mul_ln61_11, i32 %mul_ln61_12" [filt.cpp:64]   --->   Operation 827 'add' 'add_ln64_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_208 : Operation 828 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_12 = add i32 %add_ln64_11, i32 %mul_ln61_10" [filt.cpp:64]   --->   Operation 828 'add' 'add_ln64_12' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 209 <SV = 99> <Delay = 14.6>
ST_209 : Operation 829 [1/1] (14.6ns)   --->   "%gmem_addr_read_89 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 829 'read' 'gmem_addr_read_89' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_209 : Operation 830 [1/1] (8.51ns)   --->   "%mul_ln61_9 = mul i32 %signal_shift_reg_load_10, i32 %gmem_addr_read_88" [filt.cpp:61]   --->   Operation 830 'mul' 'mul_ln61_9' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 831 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_78, i32 20" [filt.cpp:60]   --->   Operation 831 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_209 : Operation 832 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_79, i32 19" [filt.cpp:60]   --->   Operation 832 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_209 : Operation 833 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_15 = add i32 %add_ln64_14, i32 %add_ln64_12" [filt.cpp:64]   --->   Operation 833 'add' 'add_ln64_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_209 : Operation 834 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_21 = add i32 %add_ln64_20, i32 %add_ln64_15" [filt.cpp:64]   --->   Operation 834 'add' 'add_ln64_21' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 210 <SV = 100> <Delay = 14.6>
ST_210 : Operation 835 [1/1] (14.6ns)   --->   "%gmem_addr_read_90 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 835 'read' 'gmem_addr_read_90' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_210 : Operation 836 [1/1] (8.51ns)   --->   "%mul_ln61_8 = mul i32 %signal_shift_reg_load_9, i32 %gmem_addr_read_89" [filt.cpp:61]   --->   Operation 836 'mul' 'mul_ln61_8' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 837 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_80, i32 18" [filt.cpp:60]   --->   Operation 837 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_210 : Operation 838 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_81, i32 17" [filt.cpp:60]   --->   Operation 838 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 211 <SV = 101> <Delay = 14.6>
ST_211 : Operation 839 [1/1] (14.6ns)   --->   "%gmem_addr_read_91 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 839 'read' 'gmem_addr_read_91' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_211 : Operation 840 [1/1] (8.51ns)   --->   "%mul_ln61_7 = mul i32 %signal_shift_reg_load_8, i32 %gmem_addr_read_90" [filt.cpp:61]   --->   Operation 840 'mul' 'mul_ln61_7' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 841 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_82, i32 16" [filt.cpp:60]   --->   Operation 841 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_211 : Operation 842 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_83, i32 15" [filt.cpp:60]   --->   Operation 842 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_211 : Operation 843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_7 = add i32 %mul_ln61_8, i32 %mul_ln61_9" [filt.cpp:64]   --->   Operation 843 'add' 'add_ln64_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_211 : Operation 844 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_8 = add i32 %add_ln64_7, i32 %mul_ln61_7" [filt.cpp:64]   --->   Operation 844 'add' 'add_ln64_8' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 212 <SV = 102> <Delay = 14.6>
ST_212 : Operation 845 [1/1] (14.6ns)   --->   "%gmem_addr_read_92 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 845 'read' 'gmem_addr_read_92' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_212 : Operation 846 [1/1] (8.51ns)   --->   "%mul_ln61_6 = mul i32 %signal_shift_reg_load_7, i32 %gmem_addr_read_91" [filt.cpp:61]   --->   Operation 846 'mul' 'mul_ln61_6' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 847 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_84, i32 14" [filt.cpp:60]   --->   Operation 847 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_212 : Operation 848 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_85, i32 13" [filt.cpp:60]   --->   Operation 848 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 213 <SV = 103> <Delay = 14.6>
ST_213 : Operation 849 [1/1] (14.6ns)   --->   "%gmem_addr_read_93 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 849 'read' 'gmem_addr_read_93' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 850 [1/1] (8.51ns)   --->   "%mul_ln61_5 = mul i32 %signal_shift_reg_load_6, i32 %gmem_addr_read_92" [filt.cpp:61]   --->   Operation 850 'mul' 'mul_ln61_5' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 851 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_86, i32 12" [filt.cpp:60]   --->   Operation 851 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_213 : Operation 852 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_87, i32 11" [filt.cpp:60]   --->   Operation 852 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_213 : Operation 853 [1/1] (2.55ns)   --->   "%add_ln64_5 = add i32 %mul_ln61_5, i32 %mul_ln61_6" [filt.cpp:64]   --->   Operation 853 'add' 'add_ln64_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 104> <Delay = 14.6>
ST_214 : Operation 854 [1/1] (14.6ns)   --->   "%gmem_addr_read_94 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 854 'read' 'gmem_addr_read_94' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 855 [1/1] (8.51ns)   --->   "%mul_ln61_4 = mul i32 %signal_shift_reg_load_5, i32 %gmem_addr_read_93" [filt.cpp:61]   --->   Operation 855 'mul' 'mul_ln61_4' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 856 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_88, i32 10" [filt.cpp:60]   --->   Operation 856 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_214 : Operation 857 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_89, i32 9" [filt.cpp:60]   --->   Operation 857 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_214 : Operation 858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_6 = add i32 %add_ln64_5, i32 %mul_ln61_4" [filt.cpp:64]   --->   Operation 858 'add' 'add_ln64_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_214 : Operation 859 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_9 = add i32 %add_ln64_8, i32 %add_ln64_6" [filt.cpp:64]   --->   Operation 859 'add' 'add_ln64_9' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 215 <SV = 105> <Delay = 14.6>
ST_215 : Operation 860 [1/1] (14.6ns)   --->   "%gmem_addr_read_95 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 860 'read' 'gmem_addr_read_95' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_215 : Operation 861 [1/1] (8.51ns)   --->   "%mul_ln61_3 = mul i32 %signal_shift_reg_load_4, i32 %gmem_addr_read_94" [filt.cpp:61]   --->   Operation 861 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 862 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_90, i32 8" [filt.cpp:60]   --->   Operation 862 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_215 : Operation 863 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_91, i32 7" [filt.cpp:60]   --->   Operation 863 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 216 <SV = 106> <Delay = 14.6>
ST_216 : Operation 864 [1/1] (14.6ns)   --->   "%gmem_addr_read_96 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 864 'read' 'gmem_addr_read_96' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_216 : Operation 865 [1/1] (8.51ns)   --->   "%mul_ln61_2 = mul i32 %signal_shift_reg_load_3, i32 %gmem_addr_read_95" [filt.cpp:61]   --->   Operation 865 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 866 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_92, i32 6" [filt.cpp:60]   --->   Operation 866 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_216 : Operation 867 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_93, i32 5" [filt.cpp:60]   --->   Operation 867 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 217 <SV = 107> <Delay = 14.6>
ST_217 : Operation 868 [1/1] (14.6ns)   --->   "%gmem_addr_read_97 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 868 'read' 'gmem_addr_read_97' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_217 : Operation 869 [1/1] (8.51ns)   --->   "%mul_ln61_1 = mul i32 %signal_shift_reg_load_2, i32 %gmem_addr_read_96" [filt.cpp:61]   --->   Operation 869 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 870 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_94, i32 4" [filt.cpp:60]   --->   Operation 870 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_217 : Operation 871 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_95, i32 3" [filt.cpp:60]   --->   Operation 871 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_217 : Operation 872 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_2 = add i32 %mul_ln61_2, i32 %mul_ln61_3" [filt.cpp:64]   --->   Operation 872 'add' 'add_ln64_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_217 : Operation 873 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_3 = add i32 %add_ln64_2, i32 %mul_ln61_1" [filt.cpp:64]   --->   Operation 873 'add' 'add_ln64_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 218 <SV = 108> <Delay = 14.6>
ST_218 : Operation 874 [1/1] (14.6ns)   --->   "%gmem_addr_read_98 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [filt.cpp:61]   --->   Operation 874 'read' 'gmem_addr_read_98' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_218 : Operation 875 [1/1] (8.51ns)   --->   "%mul_ln61 = mul i32 %signal_shift_reg_load_1, i32 %gmem_addr_read_97" [filt.cpp:61]   --->   Operation 875 'mul' 'mul_ln61' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 876 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_96, i32 2" [filt.cpp:60]   --->   Operation 876 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_218 : Operation 877 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %signal_shift_reg_load_97, i32 1" [filt.cpp:60]   --->   Operation 877 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_218 : Operation 878 [1/1] (2.55ns)   --->   "%add_ln64 = add i32 %mul_ln64, i32 %mul_ln61" [filt.cpp:64]   --->   Operation 878 'add' 'add_ln64' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 109> <Delay = 12.8>
ST_219 : Operation 879 [1/1] (8.51ns)   --->   "%accumulate = mul i32 %signal_shift_reg_load, i32 %gmem_addr_read_98" [filt.cpp:61]   --->   Operation 879 'mul' 'accumulate' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1 = add i32 %add_ln64, i32 %accumulate" [filt.cpp:64]   --->   Operation 880 'add' 'add_ln64_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 881 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_4 = add i32 %add_ln64_3, i32 %add_ln64_1" [filt.cpp:64]   --->   Operation 881 'add' 'add_ln64_4' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 220 <SV = 110> <Delay = 9.74>
ST_220 : Operation 882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_10 = add i32 %add_ln64_9, i32 %add_ln64_4" [filt.cpp:64]   --->   Operation 882 'add' 'add_ln64_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 883 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln64_22 = add i32 %add_ln64_21, i32 %add_ln64_10" [filt.cpp:64]   --->   Operation 883 'add' 'add_ln64_22' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_47 = add i32 %add_ln64_46, i32 %add_ln64_22" [filt.cpp:64]   --->   Operation 884 'add' 'add_ln64_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 885 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%accumulate_2 = add i32 %add_ln64_96, i32 %add_ln64_47" [filt.cpp:64]   --->   Operation 885 'add' 'accumulate_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 886 [2/2] (1.00ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate_2, i4 %tmp_keep, i4 %tmp_strb, i1 %tmp_user, i1 %tmp_last, i1 %tmp_id, i1 %tmp_dest" [filt.cpp:75]   --->   Operation 886 'write' 'write_ln75' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 221 <SV = 111> <Delay = 4.25>
ST_221 : Operation 887 [1/2] (1.00ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate_2, i4 %tmp_keep, i4 %tmp_strb, i1 %tmp_user, i1 %tmp_last, i1 %tmp_id, i1 %tmp_dest" [filt.cpp:75]   --->   Operation 887 'write' 'write_ln75' <Predicate = (state_load == 2)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_221 : Operation 888 [1/1] (1.70ns)   --->   "%store_ln20 = store i32 2, i32 %state" [filt.cpp:20]   --->   Operation 888 'store' 'store_ln20' <Predicate = (state_load == 2)> <Delay = 1.70>
ST_221 : Operation 889 [1/1] (1.58ns)   --->   "%br_ln76 = br void %sw.epilog" [filt.cpp:76]   --->   Operation 889 'br' 'br_ln76' <Predicate = (state_load == 2)> <Delay = 1.58>
ST_221 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_last_1 = phi i1 %tmp_last, void %for.inc, i1 %tmp_last, void %sw.bb, i1 %tmp_last_loc_load, void %VITIS_LOOP_38_2"   --->   Operation 890 'phi' 'tmp_last_1' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 891 [1/1] (0.00ns)   --->   "%i_2 = load i32 %i" [filt.cpp:79]   --->   Operation 891 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 892 [1/1] (2.55ns)   --->   "%i_3 = add i32 %i_2, i32 1" [filt.cpp:79]   --->   Operation 892 'add' 'i_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 893 [1/1] (0.97ns)   --->   "%running_1 = xor i1 %tmp_last_1, i1 1" [filt.cpp:82]   --->   Operation 893 'xor' 'running_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 894 [1/1] (1.70ns)   --->   "%store_ln9 = store i32 %i_3, i32 %i" [filt.cpp:9]   --->   Operation 894 'store' 'store_ln9' <Predicate = true> <Delay = 1.70>
ST_221 : Operation 895 [1/1] (0.00ns)   --->   "%br_ln22 = br void %while.cond" [filt.cpp:22]   --->   Operation 895 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 1.707ns
The critical path consists of the following:
	'alloca' operation 32 bit ('i', filt.cpp:9) [18]  (0.000 ns)
	'store' operation 0 bit ('store_ln9', filt.cpp:9) of constant 0 on local variable 'i', filt.cpp:9 [48]  (1.707 ns)

 <State 2>: 5.957ns
The critical path consists of the following:
	'phi' operation 1 bit ('running') with incoming values : ('running', filt.cpp:82) [52]  (0.000 ns)
	axis read operation ('empty', filt.cpp:23) on port 'input_r_V_data_V' (filt.cpp:23) [57]  (1.000 ns)
	'icmp' operation 1 bit ('state', filt.cpp:28) [575]  (2.552 ns)
	'select' operation 32 bit ('i', filt.cpp:28) [577]  (0.698 ns)
	'store' operation 0 bit ('store_ln9', filt.cpp:9) of variable 'i', filt.cpp:28 on local variable 'i', filt.cpp:9 [579]  (1.707 ns)

 <State 3>: 2.588ns
The critical path consists of the following:
	'load' operation 32 bit ('i_load_1') on local variable 'i', filt.cpp:9 [67]  (0.000 ns)
	'call' operation 0 bit ('call_ln23', filt.cpp:23) to 'filt_Pipeline_VITIS_LOOP_38_2' [69]  (2.588 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 0.000ns
The critical path consists of the following:

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 0.000ns
The critical path consists of the following:

 <State 42>: 0.000ns
The critical path consists of the following:

 <State 43>: 0.000ns
The critical path consists of the following:

 <State 44>: 0.000ns
The critical path consists of the following:

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 0.000ns
The critical path consists of the following:

 <State 47>: 0.000ns
The critical path consists of the following:

 <State 48>: 0.000ns
The critical path consists of the following:

 <State 49>: 0.000ns
The critical path consists of the following:

 <State 50>: 0.000ns
The critical path consists of the following:

 <State 51>: 0.000ns
The critical path consists of the following:

 <State 52>: 0.000ns
The critical path consists of the following:

 <State 53>: 0.000ns
The critical path consists of the following:

 <State 54>: 0.000ns
The critical path consists of the following:

 <State 55>: 0.000ns
The critical path consists of the following:

 <State 56>: 0.000ns
The critical path consists of the following:

 <State 57>: 0.000ns
The critical path consists of the following:

 <State 58>: 0.000ns
The critical path consists of the following:

 <State 59>: 0.000ns
The critical path consists of the following:

 <State 60>: 0.000ns
The critical path consists of the following:

 <State 61>: 0.000ns
The critical path consists of the following:

 <State 62>: 0.000ns
The critical path consists of the following:

 <State 63>: 0.000ns
The critical path consists of the following:

 <State 64>: 0.000ns
The critical path consists of the following:

 <State 65>: 0.000ns
The critical path consists of the following:

 <State 66>: 0.000ns
The critical path consists of the following:

 <State 67>: 0.000ns
The critical path consists of the following:

 <State 68>: 0.000ns
The critical path consists of the following:

 <State 69>: 0.000ns
The critical path consists of the following:

 <State 70>: 0.000ns
The critical path consists of the following:

 <State 71>: 0.000ns
The critical path consists of the following:

 <State 72>: 0.000ns
The critical path consists of the following:

 <State 73>: 0.000ns
The critical path consists of the following:

 <State 74>: 0.000ns
The critical path consists of the following:

 <State 75>: 0.000ns
The critical path consists of the following:

 <State 76>: 0.000ns
The critical path consists of the following:

 <State 77>: 0.000ns
The critical path consists of the following:

 <State 78>: 0.000ns
The critical path consists of the following:

 <State 79>: 0.000ns
The critical path consists of the following:

 <State 80>: 0.000ns
The critical path consists of the following:

 <State 81>: 0.000ns
The critical path consists of the following:

 <State 82>: 0.000ns
The critical path consists of the following:

 <State 83>: 0.000ns
The critical path consists of the following:

 <State 84>: 0.000ns
The critical path consists of the following:

 <State 85>: 0.000ns
The critical path consists of the following:

 <State 86>: 0.000ns
The critical path consists of the following:

 <State 87>: 0.000ns
The critical path consists of the following:

 <State 88>: 0.000ns
The critical path consists of the following:

 <State 89>: 0.000ns
The critical path consists of the following:

 <State 90>: 0.000ns
The critical path consists of the following:

 <State 91>: 0.000ns
The critical path consists of the following:

 <State 92>: 0.000ns
The critical path consists of the following:

 <State 93>: 0.000ns
The critical path consists of the following:

 <State 94>: 0.000ns
The critical path consists of the following:

 <State 95>: 0.000ns
The critical path consists of the following:

 <State 96>: 0.000ns
The critical path consists of the following:

 <State 97>: 0.000ns
The critical path consists of the following:

 <State 98>: 0.000ns
The critical path consists of the following:

 <State 99>: 0.000ns
The critical path consists of the following:

 <State 100>: 0.000ns
The critical path consists of the following:

 <State 101>: 0.000ns
The critical path consists of the following:

 <State 102>: 0.000ns
The critical path consists of the following:

 <State 103>: 0.000ns
The critical path consists of the following:

 <State 104>: 0.000ns
The critical path consists of the following:

 <State 105>: 0.000ns
The critical path consists of the following:

 <State 106>: 0.000ns
The critical path consists of the following:

 <State 107>: 0.000ns
The critical path consists of the following:

 <State 108>: 0.000ns
The critical path consists of the following:

 <State 109>: 0.000ns
The critical path consists of the following:

 <State 110>: 0.000ns
The critical path consists of the following:

 <State 111>: 1.707ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln20', filt.cpp:20) of constant 2 on local variable 'state', filt.cpp:20 [72]  (1.707 ns)

 <State 112>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:61) on port 'gmem' (filt.cpp:61) [77]  (14.600 ns)

 <State 113>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:61) on port 'gmem' (filt.cpp:61) [77]  (14.600 ns)

 <State 114>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:61) on port 'gmem' (filt.cpp:61) [77]  (14.600 ns)

 <State 115>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:61) on port 'gmem' (filt.cpp:61) [77]  (14.600 ns)

 <State 116>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:61) on port 'gmem' (filt.cpp:61) [77]  (14.600 ns)

 <State 117>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:61) on port 'gmem' (filt.cpp:61) [77]  (14.600 ns)

 <State 118>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:61) on port 'gmem' (filt.cpp:61) [77]  (14.600 ns)

 <State 119>: 14.600ns
The critical path consists of the following:
	bus request operation ('empty_22', filt.cpp:61) on port 'gmem' (filt.cpp:61) [77]  (14.600 ns)

 <State 120>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', filt.cpp:61) on port 'gmem' (filt.cpp:61) [78]  (14.600 ns)

 <State 121>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', filt.cpp:61) on port 'gmem' (filt.cpp:61) [79]  (14.600 ns)

 <State 122>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2', filt.cpp:61) on port 'gmem' (filt.cpp:61) [80]  (14.600 ns)

 <State 123>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3', filt.cpp:61) on port 'gmem' (filt.cpp:61) [81]  (14.600 ns)

 <State 124>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_4', filt.cpp:61) on port 'gmem' (filt.cpp:61) [82]  (14.600 ns)

 <State 125>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_5', filt.cpp:61) on port 'gmem' (filt.cpp:61) [83]  (14.600 ns)

 <State 126>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_6', filt.cpp:61) on port 'gmem' (filt.cpp:61) [84]  (14.600 ns)

 <State 127>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_7', filt.cpp:61) on port 'gmem' (filt.cpp:61) [85]  (14.600 ns)

 <State 128>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_8', filt.cpp:61) on port 'gmem' (filt.cpp:61) [86]  (14.600 ns)

 <State 129>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_9', filt.cpp:61) on port 'gmem' (filt.cpp:61) [87]  (14.600 ns)

 <State 130>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_10', filt.cpp:61) on port 'gmem' (filt.cpp:61) [88]  (14.600 ns)

 <State 131>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_11', filt.cpp:61) on port 'gmem' (filt.cpp:61) [89]  (14.600 ns)

 <State 132>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_12', filt.cpp:61) on port 'gmem' (filt.cpp:61) [90]  (14.600 ns)

 <State 133>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_13', filt.cpp:61) on port 'gmem' (filt.cpp:61) [91]  (14.600 ns)

 <State 134>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_14', filt.cpp:61) on port 'gmem' (filt.cpp:61) [92]  (14.600 ns)

 <State 135>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_15', filt.cpp:61) on port 'gmem' (filt.cpp:61) [93]  (14.600 ns)

 <State 136>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_16', filt.cpp:61) on port 'gmem' (filt.cpp:61) [94]  (14.600 ns)

 <State 137>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_17', filt.cpp:61) on port 'gmem' (filt.cpp:61) [95]  (14.600 ns)

 <State 138>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_18', filt.cpp:61) on port 'gmem' (filt.cpp:61) [96]  (14.600 ns)

 <State 139>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_19', filt.cpp:61) on port 'gmem' (filt.cpp:61) [97]  (14.600 ns)

 <State 140>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_20', filt.cpp:61) on port 'gmem' (filt.cpp:61) [98]  (14.600 ns)

 <State 141>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_21', filt.cpp:61) on port 'gmem' (filt.cpp:61) [99]  (14.600 ns)

 <State 142>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_22', filt.cpp:61) on port 'gmem' (filt.cpp:61) [100]  (14.600 ns)

 <State 143>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_23', filt.cpp:61) on port 'gmem' (filt.cpp:61) [101]  (14.600 ns)

 <State 144>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_24', filt.cpp:61) on port 'gmem' (filt.cpp:61) [102]  (14.600 ns)

 <State 145>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_25', filt.cpp:61) on port 'gmem' (filt.cpp:61) [103]  (14.600 ns)

 <State 146>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_26', filt.cpp:61) on port 'gmem' (filt.cpp:61) [104]  (14.600 ns)

 <State 147>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_27', filt.cpp:61) on port 'gmem' (filt.cpp:61) [105]  (14.600 ns)

 <State 148>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_28', filt.cpp:61) on port 'gmem' (filt.cpp:61) [106]  (14.600 ns)

 <State 149>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_29', filt.cpp:61) on port 'gmem' (filt.cpp:61) [107]  (14.600 ns)

 <State 150>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_30', filt.cpp:61) on port 'gmem' (filt.cpp:61) [108]  (14.600 ns)

 <State 151>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_31', filt.cpp:61) on port 'gmem' (filt.cpp:61) [109]  (14.600 ns)

 <State 152>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_32', filt.cpp:61) on port 'gmem' (filt.cpp:61) [110]  (14.600 ns)

 <State 153>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_33', filt.cpp:61) on port 'gmem' (filt.cpp:61) [111]  (14.600 ns)

 <State 154>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_34', filt.cpp:61) on port 'gmem' (filt.cpp:61) [112]  (14.600 ns)

 <State 155>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_35', filt.cpp:61) on port 'gmem' (filt.cpp:61) [113]  (14.600 ns)

 <State 156>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_36', filt.cpp:61) on port 'gmem' (filt.cpp:61) [114]  (14.600 ns)

 <State 157>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_37', filt.cpp:61) on port 'gmem' (filt.cpp:61) [115]  (14.600 ns)

 <State 158>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_38', filt.cpp:61) on port 'gmem' (filt.cpp:61) [116]  (14.600 ns)

 <State 159>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_39', filt.cpp:61) on port 'gmem' (filt.cpp:61) [117]  (14.600 ns)

 <State 160>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_40', filt.cpp:61) on port 'gmem' (filt.cpp:61) [118]  (14.600 ns)

 <State 161>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_41', filt.cpp:61) on port 'gmem' (filt.cpp:61) [119]  (14.600 ns)

 <State 162>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_42', filt.cpp:61) on port 'gmem' (filt.cpp:61) [120]  (14.600 ns)

 <State 163>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_43', filt.cpp:61) on port 'gmem' (filt.cpp:61) [121]  (14.600 ns)

 <State 164>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_44', filt.cpp:61) on port 'gmem' (filt.cpp:61) [122]  (14.600 ns)

 <State 165>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_45', filt.cpp:61) on port 'gmem' (filt.cpp:61) [123]  (14.600 ns)

 <State 166>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_46', filt.cpp:61) on port 'gmem' (filt.cpp:61) [124]  (14.600 ns)

 <State 167>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_47', filt.cpp:61) on port 'gmem' (filt.cpp:61) [125]  (14.600 ns)

 <State 168>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_48', filt.cpp:61) on port 'gmem' (filt.cpp:61) [126]  (14.600 ns)

 <State 169>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_49', filt.cpp:61) on port 'gmem' (filt.cpp:61) [127]  (14.600 ns)

 <State 170>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_50', filt.cpp:61) on port 'gmem' (filt.cpp:61) [128]  (14.600 ns)

 <State 171>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_51', filt.cpp:61) on port 'gmem' (filt.cpp:61) [129]  (14.600 ns)

 <State 172>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_52', filt.cpp:61) on port 'gmem' (filt.cpp:61) [130]  (14.600 ns)

 <State 173>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_53', filt.cpp:61) on port 'gmem' (filt.cpp:61) [131]  (14.600 ns)

 <State 174>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_54', filt.cpp:61) on port 'gmem' (filt.cpp:61) [132]  (14.600 ns)

 <State 175>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_55', filt.cpp:61) on port 'gmem' (filt.cpp:61) [133]  (14.600 ns)

 <State 176>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_56', filt.cpp:61) on port 'gmem' (filt.cpp:61) [134]  (14.600 ns)

 <State 177>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_57', filt.cpp:61) on port 'gmem' (filt.cpp:61) [135]  (14.600 ns)

 <State 178>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_58', filt.cpp:61) on port 'gmem' (filt.cpp:61) [136]  (14.600 ns)

 <State 179>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_59', filt.cpp:61) on port 'gmem' (filt.cpp:61) [137]  (14.600 ns)

 <State 180>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_60', filt.cpp:61) on port 'gmem' (filt.cpp:61) [138]  (14.600 ns)

 <State 181>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_61', filt.cpp:61) on port 'gmem' (filt.cpp:61) [139]  (14.600 ns)

 <State 182>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_62', filt.cpp:61) on port 'gmem' (filt.cpp:61) [140]  (14.600 ns)

 <State 183>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_63', filt.cpp:61) on port 'gmem' (filt.cpp:61) [141]  (14.600 ns)

 <State 184>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_64', filt.cpp:61) on port 'gmem' (filt.cpp:61) [142]  (14.600 ns)

 <State 185>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_65', filt.cpp:61) on port 'gmem' (filt.cpp:61) [143]  (14.600 ns)

 <State 186>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_66', filt.cpp:61) on port 'gmem' (filt.cpp:61) [144]  (14.600 ns)

 <State 187>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_67', filt.cpp:61) on port 'gmem' (filt.cpp:61) [145]  (14.600 ns)

 <State 188>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_68', filt.cpp:61) on port 'gmem' (filt.cpp:61) [146]  (14.600 ns)

 <State 189>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_69', filt.cpp:61) on port 'gmem' (filt.cpp:61) [147]  (14.600 ns)

 <State 190>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_70', filt.cpp:61) on port 'gmem' (filt.cpp:61) [148]  (14.600 ns)

 <State 191>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_71', filt.cpp:61) on port 'gmem' (filt.cpp:61) [149]  (14.600 ns)

 <State 192>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_72', filt.cpp:61) on port 'gmem' (filt.cpp:61) [150]  (14.600 ns)

 <State 193>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_73', filt.cpp:61) on port 'gmem' (filt.cpp:61) [151]  (14.600 ns)

 <State 194>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_74', filt.cpp:61) on port 'gmem' (filt.cpp:61) [152]  (14.600 ns)

 <State 195>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_75', filt.cpp:61) on port 'gmem' (filt.cpp:61) [153]  (14.600 ns)

 <State 196>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_76', filt.cpp:61) on port 'gmem' (filt.cpp:61) [154]  (14.600 ns)

 <State 197>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_77', filt.cpp:61) on port 'gmem' (filt.cpp:61) [155]  (14.600 ns)

 <State 198>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_78', filt.cpp:61) on port 'gmem' (filt.cpp:61) [156]  (14.600 ns)

 <State 199>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_79', filt.cpp:61) on port 'gmem' (filt.cpp:61) [157]  (14.600 ns)

 <State 200>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_80', filt.cpp:61) on port 'gmem' (filt.cpp:61) [158]  (14.600 ns)

 <State 201>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_81', filt.cpp:61) on port 'gmem' (filt.cpp:61) [159]  (14.600 ns)

 <State 202>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_82', filt.cpp:61) on port 'gmem' (filt.cpp:61) [160]  (14.600 ns)

 <State 203>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_83', filt.cpp:61) on port 'gmem' (filt.cpp:61) [161]  (14.600 ns)

 <State 204>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_84', filt.cpp:61) on port 'gmem' (filt.cpp:61) [162]  (14.600 ns)

 <State 205>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_85', filt.cpp:61) on port 'gmem' (filt.cpp:61) [163]  (14.600 ns)

 <State 206>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_86', filt.cpp:61) on port 'gmem' (filt.cpp:61) [164]  (14.600 ns)

 <State 207>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_87', filt.cpp:61) on port 'gmem' (filt.cpp:61) [165]  (14.600 ns)

 <State 208>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_88', filt.cpp:61) on port 'gmem' (filt.cpp:61) [166]  (14.600 ns)

 <State 209>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_89', filt.cpp:61) on port 'gmem' (filt.cpp:61) [167]  (14.600 ns)

 <State 210>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_90', filt.cpp:61) on port 'gmem' (filt.cpp:61) [168]  (14.600 ns)

 <State 211>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_91', filt.cpp:61) on port 'gmem' (filt.cpp:61) [169]  (14.600 ns)

 <State 212>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_92', filt.cpp:61) on port 'gmem' (filt.cpp:61) [170]  (14.600 ns)

 <State 213>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_93', filt.cpp:61) on port 'gmem' (filt.cpp:61) [171]  (14.600 ns)

 <State 214>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_94', filt.cpp:61) on port 'gmem' (filt.cpp:61) [172]  (14.600 ns)

 <State 215>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_95', filt.cpp:61) on port 'gmem' (filt.cpp:61) [173]  (14.600 ns)

 <State 216>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_96', filt.cpp:61) on port 'gmem' (filt.cpp:61) [174]  (14.600 ns)

 <State 217>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_97', filt.cpp:61) on port 'gmem' (filt.cpp:61) [175]  (14.600 ns)

 <State 218>: 14.600ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_98', filt.cpp:61) on port 'gmem' (filt.cpp:61) [176]  (14.600 ns)

 <State 219>: 12.881ns
The critical path consists of the following:
	'mul' operation 32 bit ('accumulate', filt.cpp:61) [177]  (8.510 ns)
	'add' operation 32 bit ('add_ln64_1', filt.cpp:64) [471]  (0.000 ns)
	'add' operation 32 bit ('add_ln64_4', filt.cpp:64) [474]  (4.371 ns)

 <State 220>: 9.742ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln64_10', filt.cpp:64) [480]  (0.000 ns)
	'add' operation 32 bit ('add_ln64_22', filt.cpp:64) [492]  (4.371 ns)
	'add' operation 32 bit ('add_ln64_47', filt.cpp:64) [517]  (0.000 ns)
	'add' operation 32 bit ('accumulate', filt.cpp:64) [567]  (4.371 ns)
	axis write operation ('write_ln75', filt.cpp:75) on port 'output_r_V_data_V' (filt.cpp:75) [569]  (1.000 ns)

 <State 221>: 4.259ns
The critical path consists of the following:
	'load' operation 32 bit ('i', filt.cpp:79) on local variable 'i', filt.cpp:9 [584]  (0.000 ns)
	'add' operation 32 bit ('i', filt.cpp:79) [585]  (2.552 ns)
	'store' operation 0 bit ('store_ln9', filt.cpp:9) of variable 'i', filt.cpp:79 on local variable 'i', filt.cpp:9 [587]  (1.707 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
