main.v,verilog,xil_defaultlib,../../../../SimpleFSM.srcs/sources_1/ip/Blinker_Div/clock_divider.srcs/sources_1/new/main.v,
Blinker_Div.v,verilog,xil_defaultlib,../../../../SimpleFSM.srcs/sources_1/ip/Blinker_Div/sim/Blinker_Div.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
