// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Thu Oct 17 13:41:47 2019
// Host        : ICFC-9MBJXP2 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               D:/program_4k/project_1_base_v3.00_2018/project_1_base.runs/vio_0_synth_1/vio_0_stub.v
// Design      : vio_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z015clg485-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "vio,Vivado 2018.2" *)
module vio_0(clk, probe_in0, probe_in1, probe_in2, probe_in3, 
  probe_in4, probe_out0, probe_out1, probe_out2, probe_out3, probe_out4, probe_out5, probe_out6, 
  probe_out7, probe_out8, probe_out9, probe_out10, probe_out11, probe_out12, probe_out13, 
  probe_out14, probe_out15, probe_out16, probe_out17, probe_out18, probe_out19, probe_out20, 
  probe_out21, probe_out22, probe_out23, probe_out24, probe_out25, probe_out26, probe_out27, 
  probe_out28, probe_out29, probe_out30, probe_out31, probe_out32, probe_out33, probe_out34, 
  probe_out35, probe_out36, probe_out37, probe_out38, probe_out39, probe_out40, probe_out41, 
  probe_out42, probe_out43, probe_out44, probe_out45)
/* synthesis syn_black_box black_box_pad_pin="clk,probe_in0[0:0],probe_in1[255:0],probe_in2[255:0],probe_in3[255:0],probe_in4[255:0],probe_out0[0:0],probe_out1[0:0],probe_out2[0:0],probe_out3[31:0],probe_out4[31:0],probe_out5[31:0],probe_out6[31:0],probe_out7[31:0],probe_out8[31:0],probe_out9[31:0],probe_out10[31:0],probe_out11[31:0],probe_out12[31:0],probe_out13[31:0],probe_out14[31:0],probe_out15[31:0],probe_out16[31:0],probe_out17[31:0],probe_out18[0:0],probe_out19[31:0],probe_out20[31:0],probe_out21[31:0],probe_out22[31:0],probe_out23[255:0],probe_out24[255:0],probe_out25[255:0],probe_out26[255:0],probe_out27[255:0],probe_out28[255:0],probe_out29[255:0],probe_out30[255:0],probe_out31[255:0],probe_out32[255:0],probe_out33[255:0],probe_out34[255:0],probe_out35[255:0],probe_out36[255:0],probe_out37[255:0],probe_out38[255:0],probe_out39[127:0],probe_out40[31:0],probe_out41[31:0],probe_out42[31:0],probe_out43[31:0],probe_out44[127:0],probe_out45[127:0]" */;
  input clk;
  input [0:0]probe_in0;
  input [255:0]probe_in1;
  input [255:0]probe_in2;
  input [255:0]probe_in3;
  input [255:0]probe_in4;
  output [0:0]probe_out0;
  output [0:0]probe_out1;
  output [0:0]probe_out2;
  output [31:0]probe_out3;
  output [31:0]probe_out4;
  output [31:0]probe_out5;
  output [31:0]probe_out6;
  output [31:0]probe_out7;
  output [31:0]probe_out8;
  output [31:0]probe_out9;
  output [31:0]probe_out10;
  output [31:0]probe_out11;
  output [31:0]probe_out12;
  output [31:0]probe_out13;
  output [31:0]probe_out14;
  output [31:0]probe_out15;
  output [31:0]probe_out16;
  output [31:0]probe_out17;
  output [0:0]probe_out18;
  output [31:0]probe_out19;
  output [31:0]probe_out20;
  output [31:0]probe_out21;
  output [31:0]probe_out22;
  output [255:0]probe_out23;
  output [255:0]probe_out24;
  output [255:0]probe_out25;
  output [255:0]probe_out26;
  output [255:0]probe_out27;
  output [255:0]probe_out28;
  output [255:0]probe_out29;
  output [255:0]probe_out30;
  output [255:0]probe_out31;
  output [255:0]probe_out32;
  output [255:0]probe_out33;
  output [255:0]probe_out34;
  output [255:0]probe_out35;
  output [255:0]probe_out36;
  output [255:0]probe_out37;
  output [255:0]probe_out38;
  output [127:0]probe_out39;
  output [31:0]probe_out40;
  output [31:0]probe_out41;
  output [31:0]probe_out42;
  output [31:0]probe_out43;
  output [127:0]probe_out44;
  output [127:0]probe_out45;
endmodule
