\indexentry{CMSIS@{CMSIS}|hyperpage}{7}
\indexentry{Stm32f4xx\_system@{Stm32f4xx\_system}|hyperpage}{8}
\indexentry{STM32F4xx\_System\_Private\_Includes@{STM32F4xx\_System\_Private\_Includes}|hyperpage}{9}
\indexentry{STM32F4xx\_System\_Private\_Includes@{STM32F4xx\_System\_Private\_Includes}!HSE\_VALUE@{HSE\_VALUE}|hyperpage}{9}
\indexentry{HSE\_VALUE@{HSE\_VALUE}!STM32F4xx\_System\_Private\_Includes@{STM32F4xx\_System\_Private\_Includes}|hyperpage}{9}
\indexentry{STM32F4xx\_System\_Private\_Includes@{STM32F4xx\_System\_Private\_Includes}!HSI\_VALUE@{HSI\_VALUE}|hyperpage}{9}
\indexentry{HSI\_VALUE@{HSI\_VALUE}!STM32F4xx\_System\_Private\_Includes@{STM32F4xx\_System\_Private\_Includes}|hyperpage}{9}
\indexentry{STM32F4xx\_System\_Private\_TypesDefinitions@{STM32F4xx\_System\_Private\_TypesDefinitions}|hyperpage}{9}
\indexentry{STM32F4xx\_System\_Private\_Defines@{STM32F4xx\_System\_Private\_Defines}|hyperpage}{10}
\indexentry{STM32F4xx\_System\_Private\_Macros@{STM32F4xx\_System\_Private\_Macros}|hyperpage}{10}
\indexentry{STM32F4xx\_System\_Private\_Variables@{STM32F4xx\_System\_Private\_Variables}|hyperpage}{10}
\indexentry{STM32F4xx\_System\_Private\_FunctionPrototypes@{STM32F4xx\_System\_Private\_FunctionPrototypes}|hyperpage}{11}
\indexentry{STM32F4xx\_System\_Private\_Functions@{STM32F4xx\_System\_Private\_Functions}|hyperpage}{11}
\indexentry{STM32F4xx\_System\_Private\_Functions@{STM32F4xx\_System\_Private\_Functions}!SystemCoreClockUpdate@{SystemCoreClockUpdate}|hyperpage}{11}
\indexentry{SystemCoreClockUpdate@{SystemCoreClockUpdate}!STM32F4xx\_System\_Private\_Functions@{STM32F4xx\_System\_Private\_Functions}|hyperpage}{11}
\indexentry{STM32F4xx\_System\_Private\_Functions@{STM32F4xx\_System\_Private\_Functions}!SystemInit@{SystemInit}|hyperpage}{12}
\indexentry{SystemInit@{SystemInit}!STM32F4xx\_System\_Private\_Functions@{STM32F4xx\_System\_Private\_Functions}|hyperpage}{12}
\indexentry{gps@{gps}|hyperpage}{15}
\indexentry{Core/Inc/main.h@{Core/Inc/main.h}|hyperpage}{17}
\indexentry{main.h@{main.h}!Error\_Handler@{Error\_Handler}|hyperpage}{19}
\indexentry{Error\_Handler@{Error\_Handler}!main.h@{main.h}|hyperpage}{19}
\indexentry{Core/Inc/stm32f4xx\_it.h@{Core/Inc/stm32f4xx\_it.h}|hyperpage}{19}
\indexentry{Core/Src/stm32f4xx\_hal\_msp.c@{Core/Src/stm32f4xx\_hal\_msp.c}|hyperpage}{21}
\indexentry{stm32f4xx\_hal\_msp.c@{stm32f4xx\_hal\_msp.c}!HAL\_ETH\_MspDeInit@{HAL\_ETH\_MspDeInit}|hyperpage}{22}
\indexentry{HAL\_ETH\_MspDeInit@{HAL\_ETH\_MspDeInit}!stm32f4xx\_hal\_msp.c@{stm32f4xx\_hal\_msp.c}|hyperpage}{22}
\indexentry{stm32f4xx\_hal\_msp.c@{stm32f4xx\_hal\_msp.c}!HAL\_ETH\_MspInit@{HAL\_ETH\_MspInit}|hyperpage}{22}
\indexentry{HAL\_ETH\_MspInit@{HAL\_ETH\_MspInit}!stm32f4xx\_hal\_msp.c@{stm32f4xx\_hal\_msp.c}|hyperpage}{22}
\indexentry{stm32f4xx\_hal\_msp.c@{stm32f4xx\_hal\_msp.c}!HAL\_MspInit@{HAL\_MspInit}|hyperpage}{22}
\indexentry{HAL\_MspInit@{HAL\_MspInit}!stm32f4xx\_hal\_msp.c@{stm32f4xx\_hal\_msp.c}|hyperpage}{22}
\indexentry{stm32f4xx\_hal\_msp.c@{stm32f4xx\_hal\_msp.c}!HAL\_PCD\_MspDeInit@{HAL\_PCD\_MspDeInit}|hyperpage}{22}
\indexentry{HAL\_PCD\_MspDeInit@{HAL\_PCD\_MspDeInit}!stm32f4xx\_hal\_msp.c@{stm32f4xx\_hal\_msp.c}|hyperpage}{22}
\indexentry{stm32f4xx\_hal\_msp.c@{stm32f4xx\_hal\_msp.c}!HAL\_PCD\_MspInit@{HAL\_PCD\_MspInit}|hyperpage}{23}
\indexentry{HAL\_PCD\_MspInit@{HAL\_PCD\_MspInit}!stm32f4xx\_hal\_msp.c@{stm32f4xx\_hal\_msp.c}|hyperpage}{23}
\indexentry{stm32f4xx\_hal\_msp.c@{stm32f4xx\_hal\_msp.c}!HAL\_UART\_MspDeInit@{HAL\_UART\_MspDeInit}|hyperpage}{23}
\indexentry{HAL\_UART\_MspDeInit@{HAL\_UART\_MspDeInit}!stm32f4xx\_hal\_msp.c@{stm32f4xx\_hal\_msp.c}|hyperpage}{23}
\indexentry{stm32f4xx\_hal\_msp.c@{stm32f4xx\_hal\_msp.c}!HAL\_UART\_MspInit@{HAL\_UART\_MspInit}|hyperpage}{24}
\indexentry{HAL\_UART\_MspInit@{HAL\_UART\_MspInit}!stm32f4xx\_hal\_msp.c@{stm32f4xx\_hal\_msp.c}|hyperpage}{24}
\indexentry{Core/Src/stm32f4xx\_hal\_timebase\_tim.c@{Core/Src/stm32f4xx\_hal\_timebase\_tim.c}|hyperpage}{24}
\indexentry{stm32f4xx\_hal\_timebase\_tim.c@{stm32f4xx\_hal\_timebase\_tim.c}!HAL\_InitTick@{HAL\_InitTick}|hyperpage}{25}
\indexentry{HAL\_InitTick@{HAL\_InitTick}!stm32f4xx\_hal\_timebase\_tim.c@{stm32f4xx\_hal\_timebase\_tim.c}|hyperpage}{25}
\indexentry{stm32f4xx\_hal\_timebase\_tim.c@{stm32f4xx\_hal\_timebase\_tim.c}!HAL\_ResumeTick@{HAL\_ResumeTick}|hyperpage}{26}
\indexentry{HAL\_ResumeTick@{HAL\_ResumeTick}!stm32f4xx\_hal\_timebase\_tim.c@{stm32f4xx\_hal\_timebase\_tim.c}|hyperpage}{26}
\indexentry{stm32f4xx\_hal\_timebase\_tim.c@{stm32f4xx\_hal\_timebase\_tim.c}!HAL\_SuspendTick@{HAL\_SuspendTick}|hyperpage}{26}
\indexentry{HAL\_SuspendTick@{HAL\_SuspendTick}!stm32f4xx\_hal\_timebase\_tim.c@{stm32f4xx\_hal\_timebase\_tim.c}|hyperpage}{26}
\indexentry{Core/Src/stm32f4xx\_it.c@{Core/Src/stm32f4xx\_it.c}|hyperpage}{27}
\indexentry{Core/Src/syscalls.c@{Core/Src/syscalls.c}|hyperpage}{28}
\indexentry{Core/Src/sysmem.c@{Core/Src/sysmem.c}|hyperpage}{29}
\indexentry{sysmem.c@{sysmem.c}!\_sbrk@{\_sbrk}|hyperpage}{30}
\indexentry{\_sbrk@{\_sbrk}!sysmem.c@{sysmem.c}|hyperpage}{30}
\indexentry{Core/Src/system\_stm32f4xx.c@{Core/Src/system\_stm32f4xx.c}|hyperpage}{31}
