
*** Running vivado
    with args -log WORDLE_TOP_LEVEL_SHELL.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source WORDLE_TOP_LEVEL_SHELL.tcl -notrace


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source WORDLE_TOP_LEVEL_SHELL.tcl -notrace
Command: link_design -top WORDLE_TOP_LEVEL_SHELL -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'o:/ES31/es31-wordle/vivado_projects/master_project/master_project.srcs/sources_1/ip/wordle_dictionary_rom/wordle_dictionary_rom.dcp' for cell 'state_machine/dictionary'
INFO: [Netlist 29-17] Analyzing 5582 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [O:/ES31/es31-wordle/constraint_files/wordle_constraints.xdc]
Finished Parsing XDC File [O:/ES31/es31-wordle/constraint_files/wordle_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 664.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 664.156 ; gain = 355.707
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.702 . Memory (MB): peak = 677.574 ; gain = 13.418

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 3cac3e39

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1236.871 ; gain = 559.027

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 101431bbe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1337.027 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 39 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 185029787

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1337.027 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 14 cells and removed 45 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13558a1e2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1337.027 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13558a1e2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1337.027 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: bd10667a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1337.027 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ea5e4f72

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1337.027 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              39  |                                              0  |
|  Constant propagation         |              14  |              45  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1337.027 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ea5e4f72

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1337.027 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ea5e4f72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1337.027 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ea5e4f72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1337.027 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1337.027 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: ea5e4f72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1337.027 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1337.027 ; gain = 672.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1337.027 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 1337.027 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1337.027 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'O:/ES31/es31-wordle/vivado_projects/master_project/master_project.runs/impl_1/WORDLE_TOP_LEVEL_SHELL_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file WORDLE_TOP_LEVEL_SHELL_drc_opted.rpt -pb WORDLE_TOP_LEVEL_SHELL_drc_opted.pb -rpx WORDLE_TOP_LEVEL_SHELL_drc_opted.rpx
Command: report_drc -file WORDLE_TOP_LEVEL_SHELL_drc_opted.rpt -pb WORDLE_TOP_LEVEL_SHELL_drc_opted.pb -rpx WORDLE_TOP_LEVEL_SHELL_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file O:/ES31/es31-wordle/vivado_projects/master_project/master_project.runs/impl_1/WORDLE_TOP_LEVEL_SHELL_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1337.027 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6538c131

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1337.027 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1337.027 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13663135c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1337.027 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 175007df1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1421.000 ; gain = 83.973

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 175007df1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1421.000 ; gain = 83.973
Phase 1 Placer Initialization | Checksum: 175007df1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1421.000 ; gain = 83.973

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e1992d91

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1421.000 ; gain = 83.973

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 8 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__0_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__1_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net state_machine/dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__1_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net state_machine/word_exist_block/wordle_dictionary/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a_reg_reg[0]_rep__3_n_0. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 8 nets. Created 46 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 46 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1421.000 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1421.000 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |           46  |              0  |                     8  |           0  |           1  |  00:00:04  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           46  |              0  |                     8  |           0  |           5  |  00:00:04  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 16512c388

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1421.000 ; gain = 83.973
Phase 2 Global Placement | Checksum: 155148da2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1421.000 ; gain = 83.973

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 155148da2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1421.000 ; gain = 83.973

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1914f4fce

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 1421.000 ; gain = 83.973

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cb1fe4e2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 1421.000 ; gain = 83.973

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25d487bbc

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 1421.000 ; gain = 83.973

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fe4d7a76

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1421.000 ; gain = 83.973

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20bddf39e

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1421.000 ; gain = 83.973

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20f8bd3c4

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1421.000 ; gain = 83.973
Phase 3 Detail Placement | Checksum: 20f8bd3c4

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1421.000 ; gain = 83.973

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b7e14537

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b7e14537

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 1436.723 ; gain = 99.695
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.517. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d29e00d7

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 1437.617 ; gain = 100.590
Phase 4.1 Post Commit Optimization | Checksum: 1d29e00d7

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 1437.617 ; gain = 100.590

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d29e00d7

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1437.617 ; gain = 100.590

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d29e00d7

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1437.617 ; gain = 100.590

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1437.617 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1b86d49bc

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1437.617 ; gain = 100.590
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b86d49bc

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1437.617 ; gain = 100.590
Ending Placer Task | Checksum: f8c32f88

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1437.617 ; gain = 100.590
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 1437.617 ; gain = 100.590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1437.617 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1439.785 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.785 ; gain = 2.168
INFO: [Common 17-1381] The checkpoint 'O:/ES31/es31-wordle/vivado_projects/master_project/master_project.runs/impl_1/WORDLE_TOP_LEVEL_SHELL_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1439.785 ; gain = 2.168
INFO: [runtcl-4] Executing : report_io -file WORDLE_TOP_LEVEL_SHELL_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1439.785 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file WORDLE_TOP_LEVEL_SHELL_utilization_placed.rpt -pb WORDLE_TOP_LEVEL_SHELL_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file WORDLE_TOP_LEVEL_SHELL_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1439.785 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 68c30626 ConstDB: 0 ShapeSum: 90002962 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 87018fa0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1532.906 ; gain = 76.930
Post Restoration Checksum: NetGraph: c7cf86 NumContArr: 8639c01a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 87018fa0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1564.621 ; gain = 108.645

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 87018fa0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1571.277 ; gain = 115.301

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 87018fa0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1571.277 ; gain = 115.301
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13c65eed8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1603.012 ; gain = 147.035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.661  | TNS=0.000  | WHS=-0.142 | THS=-10.158|

Phase 2 Router Initialization | Checksum: 1bff4c676

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1624.422 ; gain = 168.445

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2208148f0

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1634.672 ; gain = 178.695

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 30989
 Number of Nodes with overlaps = 11907
 Number of Nodes with overlaps = 4801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.204  | TNS=0.000  | WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 202ef1441

Time (s): cpu = 00:04:15 ; elapsed = 00:02:27 . Memory (MB): peak = 1639.660 ; gain = 183.684

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8278
