<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/rp2040-pac-0.6.0/src/syscfg.rs`."><title>syscfg.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../static.files/storage-e2aeef58.js"></script><script defer src="../../static.files/src-script-813739b1.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">rp2040_pac/</div>syscfg.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="attr">#[doc = <span class="string">r"Register block"</span>]
<a href=#2 id=2 data-nosnippet>2</a>#[repr(C)]
<a href=#3 id=3 data-nosnippet>3</a></span><span class="kw">pub struct </span>RegisterBlock {
<a href=#4 id=4 data-nosnippet>4</a>    proc0_nmi_mask: PROC0_NMI_MASK,
<a href=#5 id=5 data-nosnippet>5</a>    proc1_nmi_mask: PROC1_NMI_MASK,
<a href=#6 id=6 data-nosnippet>6</a>    proc_config: PROC_CONFIG,
<a href=#7 id=7 data-nosnippet>7</a>    proc_in_sync_bypass: PROC_IN_SYNC_BYPASS,
<a href=#8 id=8 data-nosnippet>8</a>    proc_in_sync_bypass_hi: PROC_IN_SYNC_BYPASS_HI,
<a href=#9 id=9 data-nosnippet>9</a>    dbgforce: DBGFORCE,
<a href=#10 id=10 data-nosnippet>10</a>    mempowerdown: MEMPOWERDOWN,
<a href=#11 id=11 data-nosnippet>11</a>}
<a href=#12 id=12 data-nosnippet>12</a><span class="kw">impl </span>RegisterBlock {
<a href=#13 id=13 data-nosnippet>13</a>    <span class="attr">#[doc = <span class="string">"0x00 - Processor core 0 NMI source mask  
<a href=#14 id=14 data-nosnippet>14</a> Set a bit high to enable NMI from that IRQ"</span>]
<a href=#15 id=15 data-nosnippet>15</a>    #[inline(always)]
<a href=#16 id=16 data-nosnippet>16</a>    </span><span class="kw">pub const fn </span>proc0_nmi_mask(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>PROC0_NMI_MASK {
<a href=#17 id=17 data-nosnippet>17</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.proc0_nmi_mask
<a href=#18 id=18 data-nosnippet>18</a>    }
<a href=#19 id=19 data-nosnippet>19</a>    <span class="attr">#[doc = <span class="string">"0x04 - Processor core 1 NMI source mask  
<a href=#20 id=20 data-nosnippet>20</a> Set a bit high to enable NMI from that IRQ"</span>]
<a href=#21 id=21 data-nosnippet>21</a>    #[inline(always)]
<a href=#22 id=22 data-nosnippet>22</a>    </span><span class="kw">pub const fn </span>proc1_nmi_mask(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>PROC1_NMI_MASK {
<a href=#23 id=23 data-nosnippet>23</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.proc1_nmi_mask
<a href=#24 id=24 data-nosnippet>24</a>    }
<a href=#25 id=25 data-nosnippet>25</a>    <span class="attr">#[doc = <span class="string">"0x08 - Configuration for processors"</span>]
<a href=#26 id=26 data-nosnippet>26</a>    #[inline(always)]
<a href=#27 id=27 data-nosnippet>27</a>    </span><span class="kw">pub const fn </span>proc_config(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>PROC_CONFIG {
<a href=#28 id=28 data-nosnippet>28</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.proc_config
<a href=#29 id=29 data-nosnippet>29</a>    }
<a href=#30 id=30 data-nosnippet>30</a>    <span class="attr">#[doc = <span class="string">"0x0c - For each bit, if 1, bypass the input synchronizer between that GPIO  
<a href=#31 id=31 data-nosnippet>31</a> and the GPIO input register in the SIO. The input synchronizers should  
<a href=#32 id=32 data-nosnippet>32</a> generally be unbypassed, to avoid injecting metastabilities into processors.  
<a href=#33 id=33 data-nosnippet>33</a> If you're feeling brave, you can bypass to save two cycles of input  
<a href=#34 id=34 data-nosnippet>34</a> latency. This register applies to GPIO 0...29."</span>]
<a href=#35 id=35 data-nosnippet>35</a>    #[inline(always)]
<a href=#36 id=36 data-nosnippet>36</a>    </span><span class="kw">pub const fn </span>proc_in_sync_bypass(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>PROC_IN_SYNC_BYPASS {
<a href=#37 id=37 data-nosnippet>37</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.proc_in_sync_bypass
<a href=#38 id=38 data-nosnippet>38</a>    }
<a href=#39 id=39 data-nosnippet>39</a>    <span class="attr">#[doc = <span class="string">"0x10 - For each bit, if 1, bypass the input synchronizer between that GPIO  
<a href=#40 id=40 data-nosnippet>40</a> and the GPIO input register in the SIO. The input synchronizers should  
<a href=#41 id=41 data-nosnippet>41</a> generally be unbypassed, to avoid injecting metastabilities into processors.  
<a href=#42 id=42 data-nosnippet>42</a> If you're feeling brave, you can bypass to save two cycles of input  
<a href=#43 id=43 data-nosnippet>43</a> latency. This register applies to GPIO 30...35 (the QSPI IOs)."</span>]
<a href=#44 id=44 data-nosnippet>44</a>    #[inline(always)]
<a href=#45 id=45 data-nosnippet>45</a>    </span><span class="kw">pub const fn </span>proc_in_sync_bypass_hi(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>PROC_IN_SYNC_BYPASS_HI {
<a href=#46 id=46 data-nosnippet>46</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.proc_in_sync_bypass_hi
<a href=#47 id=47 data-nosnippet>47</a>    }
<a href=#48 id=48 data-nosnippet>48</a>    <span class="attr">#[doc = <span class="string">"0x14 - Directly control the SWD debug port of either processor"</span>]
<a href=#49 id=49 data-nosnippet>49</a>    #[inline(always)]
<a href=#50 id=50 data-nosnippet>50</a>    </span><span class="kw">pub const fn </span>dbgforce(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>DBGFORCE {
<a href=#51 id=51 data-nosnippet>51</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.dbgforce
<a href=#52 id=52 data-nosnippet>52</a>    }
<a href=#53 id=53 data-nosnippet>53</a>    <span class="attr">#[doc = <span class="string">"0x18 - Control power downs to memories. Set high to power down memories.  
<a href=#54 id=54 data-nosnippet>54</a> Use with extreme caution"</span>]
<a href=#55 id=55 data-nosnippet>55</a>    #[inline(always)]
<a href=#56 id=56 data-nosnippet>56</a>    </span><span class="kw">pub const fn </span>mempowerdown(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>MEMPOWERDOWN {
<a href=#57 id=57 data-nosnippet>57</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.mempowerdown
<a href=#58 id=58 data-nosnippet>58</a>    }
<a href=#59 id=59 data-nosnippet>59</a>}
<a href=#60 id=60 data-nosnippet>60</a><span class="attr">#[doc = <span class="string">"PROC0_NMI_MASK (rw) register accessor: Processor core 0 NMI source mask  
<a href=#61 id=61 data-nosnippet>61</a> Set a bit high to enable NMI from that IRQ  
<a href=#62 id=62 data-nosnippet>62</a>
<a href=#63 id=63 data-nosnippet>63</a>You can [`read`](crate::generic::Reg::read) this register and get [`proc0_nmi_mask::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`proc0_nmi_mask::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#64 id=64 data-nosnippet>64</a>
<a href=#65 id=65 data-nosnippet>65</a>For information about available fields see [`mod@proc0_nmi_mask`]
<a href=#66 id=66 data-nosnippet>66</a>module"</span>]
<a href=#67 id=67 data-nosnippet>67</a></span><span class="kw">pub type </span>PROC0_NMI_MASK = <span class="kw">crate</span>::Reg&lt;proc0_nmi_mask::PROC0_NMI_MASK_SPEC&gt;;
<a href=#68 id=68 data-nosnippet>68</a><span class="attr">#[doc = <span class="string">"Processor core 0 NMI source mask  
<a href=#69 id=69 data-nosnippet>69</a> Set a bit high to enable NMI from that IRQ"</span>]
<a href=#70 id=70 data-nosnippet>70</a></span><span class="kw">pub mod </span>proc0_nmi_mask;
<a href=#71 id=71 data-nosnippet>71</a><span class="attr">#[doc = <span class="string">"PROC1_NMI_MASK (rw) register accessor: Processor core 1 NMI source mask  
<a href=#72 id=72 data-nosnippet>72</a> Set a bit high to enable NMI from that IRQ  
<a href=#73 id=73 data-nosnippet>73</a>
<a href=#74 id=74 data-nosnippet>74</a>You can [`read`](crate::generic::Reg::read) this register and get [`proc1_nmi_mask::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`proc1_nmi_mask::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#75 id=75 data-nosnippet>75</a>
<a href=#76 id=76 data-nosnippet>76</a>For information about available fields see [`mod@proc1_nmi_mask`]
<a href=#77 id=77 data-nosnippet>77</a>module"</span>]
<a href=#78 id=78 data-nosnippet>78</a></span><span class="kw">pub type </span>PROC1_NMI_MASK = <span class="kw">crate</span>::Reg&lt;proc1_nmi_mask::PROC1_NMI_MASK_SPEC&gt;;
<a href=#79 id=79 data-nosnippet>79</a><span class="attr">#[doc = <span class="string">"Processor core 1 NMI source mask  
<a href=#80 id=80 data-nosnippet>80</a> Set a bit high to enable NMI from that IRQ"</span>]
<a href=#81 id=81 data-nosnippet>81</a></span><span class="kw">pub mod </span>proc1_nmi_mask;
<a href=#82 id=82 data-nosnippet>82</a><span class="attr">#[doc = <span class="string">"PROC_CONFIG (rw) register accessor: Configuration for processors  
<a href=#83 id=83 data-nosnippet>83</a>
<a href=#84 id=84 data-nosnippet>84</a>You can [`read`](crate::generic::Reg::read) this register and get [`proc_config::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`proc_config::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#85 id=85 data-nosnippet>85</a>
<a href=#86 id=86 data-nosnippet>86</a>For information about available fields see [`mod@proc_config`]
<a href=#87 id=87 data-nosnippet>87</a>module"</span>]
<a href=#88 id=88 data-nosnippet>88</a></span><span class="kw">pub type </span>PROC_CONFIG = <span class="kw">crate</span>::Reg&lt;proc_config::PROC_CONFIG_SPEC&gt;;
<a href=#89 id=89 data-nosnippet>89</a><span class="attr">#[doc = <span class="string">"Configuration for processors"</span>]
<a href=#90 id=90 data-nosnippet>90</a></span><span class="kw">pub mod </span>proc_config;
<a href=#91 id=91 data-nosnippet>91</a><span class="attr">#[doc = <span class="string">"PROC_IN_SYNC_BYPASS (rw) register accessor: For each bit, if 1, bypass the input synchronizer between that GPIO  
<a href=#92 id=92 data-nosnippet>92</a> and the GPIO input register in the SIO. The input synchronizers should  
<a href=#93 id=93 data-nosnippet>93</a> generally be unbypassed, to avoid injecting metastabilities into processors.  
<a href=#94 id=94 data-nosnippet>94</a> If you're feeling brave, you can bypass to save two cycles of input  
<a href=#95 id=95 data-nosnippet>95</a> latency. This register applies to GPIO 0...29.  
<a href=#96 id=96 data-nosnippet>96</a>
<a href=#97 id=97 data-nosnippet>97</a>You can [`read`](crate::generic::Reg::read) this register and get [`proc_in_sync_bypass::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`proc_in_sync_bypass::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#98 id=98 data-nosnippet>98</a>
<a href=#99 id=99 data-nosnippet>99</a>For information about available fields see [`mod@proc_in_sync_bypass`]
<a href=#100 id=100 data-nosnippet>100</a>module"</span>]
<a href=#101 id=101 data-nosnippet>101</a></span><span class="kw">pub type </span>PROC_IN_SYNC_BYPASS = <span class="kw">crate</span>::Reg&lt;proc_in_sync_bypass::PROC_IN_SYNC_BYPASS_SPEC&gt;;
<a href=#102 id=102 data-nosnippet>102</a><span class="attr">#[doc = <span class="string">"For each bit, if 1, bypass the input synchronizer between that GPIO  
<a href=#103 id=103 data-nosnippet>103</a> and the GPIO input register in the SIO. The input synchronizers should  
<a href=#104 id=104 data-nosnippet>104</a> generally be unbypassed, to avoid injecting metastabilities into processors.  
<a href=#105 id=105 data-nosnippet>105</a> If you're feeling brave, you can bypass to save two cycles of input  
<a href=#106 id=106 data-nosnippet>106</a> latency. This register applies to GPIO 0...29."</span>]
<a href=#107 id=107 data-nosnippet>107</a></span><span class="kw">pub mod </span>proc_in_sync_bypass;
<a href=#108 id=108 data-nosnippet>108</a><span class="attr">#[doc = <span class="string">"PROC_IN_SYNC_BYPASS_HI (rw) register accessor: For each bit, if 1, bypass the input synchronizer between that GPIO  
<a href=#109 id=109 data-nosnippet>109</a> and the GPIO input register in the SIO. The input synchronizers should  
<a href=#110 id=110 data-nosnippet>110</a> generally be unbypassed, to avoid injecting metastabilities into processors.  
<a href=#111 id=111 data-nosnippet>111</a> If you're feeling brave, you can bypass to save two cycles of input  
<a href=#112 id=112 data-nosnippet>112</a> latency. This register applies to GPIO 30...35 (the QSPI IOs).  
<a href=#113 id=113 data-nosnippet>113</a>
<a href=#114 id=114 data-nosnippet>114</a>You can [`read`](crate::generic::Reg::read) this register and get [`proc_in_sync_bypass_hi::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`proc_in_sync_bypass_hi::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#115 id=115 data-nosnippet>115</a>
<a href=#116 id=116 data-nosnippet>116</a>For information about available fields see [`mod@proc_in_sync_bypass_hi`]
<a href=#117 id=117 data-nosnippet>117</a>module"</span>]
<a href=#118 id=118 data-nosnippet>118</a></span><span class="kw">pub type </span>PROC_IN_SYNC_BYPASS_HI = <span class="kw">crate</span>::Reg&lt;proc_in_sync_bypass_hi::PROC_IN_SYNC_BYPASS_HI_SPEC&gt;;
<a href=#119 id=119 data-nosnippet>119</a><span class="attr">#[doc = <span class="string">"For each bit, if 1, bypass the input synchronizer between that GPIO  
<a href=#120 id=120 data-nosnippet>120</a> and the GPIO input register in the SIO. The input synchronizers should  
<a href=#121 id=121 data-nosnippet>121</a> generally be unbypassed, to avoid injecting metastabilities into processors.  
<a href=#122 id=122 data-nosnippet>122</a> If you're feeling brave, you can bypass to save two cycles of input  
<a href=#123 id=123 data-nosnippet>123</a> latency. This register applies to GPIO 30...35 (the QSPI IOs)."</span>]
<a href=#124 id=124 data-nosnippet>124</a></span><span class="kw">pub mod </span>proc_in_sync_bypass_hi;
<a href=#125 id=125 data-nosnippet>125</a><span class="attr">#[doc = <span class="string">"DBGFORCE (rw) register accessor: Directly control the SWD debug port of either processor  
<a href=#126 id=126 data-nosnippet>126</a>
<a href=#127 id=127 data-nosnippet>127</a>You can [`read`](crate::generic::Reg::read) this register and get [`dbgforce::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dbgforce::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#128 id=128 data-nosnippet>128</a>
<a href=#129 id=129 data-nosnippet>129</a>For information about available fields see [`mod@dbgforce`]
<a href=#130 id=130 data-nosnippet>130</a>module"</span>]
<a href=#131 id=131 data-nosnippet>131</a></span><span class="kw">pub type </span>DBGFORCE = <span class="kw">crate</span>::Reg&lt;dbgforce::DBGFORCE_SPEC&gt;;
<a href=#132 id=132 data-nosnippet>132</a><span class="attr">#[doc = <span class="string">"Directly control the SWD debug port of either processor"</span>]
<a href=#133 id=133 data-nosnippet>133</a></span><span class="kw">pub mod </span>dbgforce;
<a href=#134 id=134 data-nosnippet>134</a><span class="attr">#[doc = <span class="string">"MEMPOWERDOWN (rw) register accessor: Control power downs to memories. Set high to power down memories.  
<a href=#135 id=135 data-nosnippet>135</a> Use with extreme caution  
<a href=#136 id=136 data-nosnippet>136</a>
<a href=#137 id=137 data-nosnippet>137</a>You can [`read`](crate::generic::Reg::read) this register and get [`mempowerdown::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`mempowerdown::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#138 id=138 data-nosnippet>138</a>
<a href=#139 id=139 data-nosnippet>139</a>For information about available fields see [`mod@mempowerdown`]
<a href=#140 id=140 data-nosnippet>140</a>module"</span>]
<a href=#141 id=141 data-nosnippet>141</a></span><span class="kw">pub type </span>MEMPOWERDOWN = <span class="kw">crate</span>::Reg&lt;mempowerdown::MEMPOWERDOWN_SPEC&gt;;
<a href=#142 id=142 data-nosnippet>142</a><span class="attr">#[doc = <span class="string">"Control power downs to memories. Set high to power down memories.  
<a href=#143 id=143 data-nosnippet>143</a> Use with extreme caution"</span>]
<a href=#144 id=144 data-nosnippet>144</a></span><span class="kw">pub mod </span>mempowerdown;
</code></pre></div></section></main></body></html>