Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx16.nph' in environment
f:\Xilinx\14.7\ISE_DS\ISE\.
   "next_top" is an NCD, version 3.2, device xc6slx16, package ftg256, speed -2
Opened constraints file next_top.pcf.

Fri Feb 16 08:35:08 2018

f:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\bitgen.exe -filter iseconfig/filter.filter -intstyle ise -w -g DebugBitstream:No -g Binary:no -g CRC:Enable -g Reset_on_err:No -g ConfigRate:2 -g ProgPin:PullUp -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g UnusedPin:PullDown -g UserID:0xFFFFFFFF -g ExtMasterCclk_en:No -g SPI_buswidth:1 -g TIMER_CFG:0xFFFF -g multipin_wakeup:No -g StartUpClk:CClk -g DONE_cycle:4 -g GTS_cycle:5 -g GWE_cycle:6 -g LCK_cycle:NoWait -g Security:None -g DonePipe:Yes -g DriveDone:No -g en_sw_gsr:No -g drive_awake:No -g sw_clk:Startupclk -g sw_gwe_cycle:5 -g sw_gts_cycle:4 next_top.ncd 

Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable**             |
+----------------------+----------------------+
| DebugBitstream       | No**                 |
+----------------------+----------------------+
| ConfigRate           | 2**                  |
+----------------------+----------------------+
| StartupClk           | Cclk**               |
+----------------------+----------------------+
| DonePin              | Pullup*              |
+----------------------+----------------------+
| ProgPin              | Pullup**             |
+----------------------+----------------------+
| TckPin               | Pullup**             |
+----------------------+----------------------+
| TdiPin               | Pullup**             |
+----------------------+----------------------+
| TdoPin               | Pullup**             |
+----------------------+----------------------+
| TmsPin               | Pullup**             |
+----------------------+----------------------+
| UnusedPin            | Pulldown**           |
+----------------------+----------------------+
| GWE_cycle            | 6**                  |
+----------------------+----------------------+
| GTS_cycle            | 5**                  |
+----------------------+----------------------+
| LCK_cycle            | NoWait**             |
+----------------------+----------------------+
| DONE_cycle           | 4**                  |
+----------------------+----------------------+
| Persist              | No*                  |
+----------------------+----------------------+
| DriveDone            | No**                 |
+----------------------+----------------------+
| DonePipe             | Yes                  |
+----------------------+----------------------+
| Security             | None**               |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF**         |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| Encrypt              | No*                  |
+----------------------+----------------------+
| Key0                 | pick*                |
+----------------------+----------------------+
| StartCBC             | pick*                |
+----------------------+----------------------+
| KeyFile              | (Not Specified)*     |
+----------------------+----------------------+
| drive_awake          | No**                 |
+----------------------+----------------------+
| Reset_on_err         | No**                 |
+----------------------+----------------------+
| suspend_filter       | Yes*                 |
+----------------------+----------------------+
| en_sw_gsr            | No**                 |
+----------------------+----------------------+
| en_suspend           | No*                  |
+----------------------+----------------------+
| sw_clk               | Startupclk**         |
+----------------------+----------------------+
| sw_gwe_cycle         | 5**                  |
+----------------------+----------------------+
| sw_gts_cycle         | 4**                  |
+----------------------+----------------------+
| multipin_wakeup      | No**                 |
+----------------------+----------------------+
| wakeup_mask          | 0x00*                |
+----------------------+----------------------+
| ExtMasterCclk_en     | No**                 |
+----------------------+----------------------+
| ExtMasterCclk_divide | 1*                   |
+----------------------+----------------------+
| CrcCoverage          | No*                  |
+----------------------+----------------------+
| glutmask             | Yes*                 |
+----------------------+----------------------+
| next_config_addr     | 0x00000000*          |
+----------------------+----------------------+
| next_config_new_mode | No*                  |
+----------------------+----------------------+
| next_config_boot_mode | 001*                 |
+----------------------+----------------------+
| next_config_register_write | Enable*              |
+----------------------+----------------------+
| next_config_reboot   | Enable*              |
+----------------------+----------------------+
| golden_config_addr   | 0x00000000*          |
+----------------------+----------------------+
| failsafe_user        | 0x0000*              |
+----------------------+----------------------+
| TIMER_CFG            | 0xFFFF               |
+----------------------+----------------------+
| spi_buswidth         | 1**                  |
+----------------------+----------------------+
| TimeStamp            | Default*             |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No**                 |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

There were 0 CONFIG constraint(s) processed from next_top.pcf.


Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ps2if_inst/ps2kbd_inst/Rst_n_inv is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:367 - The signal <vg/cpu/u0/Regs/Mram_RegsL11_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <vg/cpu/u0/Regs/Mram_RegsH11_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   vga/frbuff/Mram_ram_q10) port(s) with READ_FIRST mode has certain
   restrictions. Make sure that there is no address collision. A read/write on
   one port and a write operation from the other port at the same address is not
   allowed. RAMB16BWER, when both ports are 18 bits wide or smaller, A13-6
   including A4 cannot be same. When any one port is 36 bits wide, A13-7
   including A5 cannot be the same. Violating this restriction may result in the
   incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   vga/frbuff/Mram_ram_q11) port(s) with READ_FIRST mode has certain
   restrictions. Make sure that there is no address collision. A read/write on
   one port and a write operation from the other port at the same address is not
   allowed. RAMB16BWER, when both ports are 18 bits wide or smaller, A13-6
   including A4 cannot be same. When any one port is 36 bits wide, A13-7
   including A5 cannot be the same. Violating this restriction may result in the
   incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   vga/frbuff/Mram_ram_q12) port(s) with READ_FIRST mode has certain
   restrictions. Make sure that there is no address collision. A read/write on
   one port and a write operation from the other port at the same address is not
   allowed. RAMB16BWER, when both ports are 18 bits wide or smaller, A13-6
   including A4 cannot be same. When any one port is 36 bits wide, A13-7
   including A5 cannot be the same. Violating this restriction may result in the
   incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   vga/frbuff/Mram_ram_q13) port(s) with READ_FIRST mode has certain
   restrictions. Make sure that there is no address collision. A read/write on
   one port and a write operation from the other port at the same address is not
   allowed. RAMB16BWER, when both ports are 18 bits wide or smaller, A13-6
   including A4 cannot be same. When any one port is 36 bits wide, A13-7
   including A5 cannot be the same. Violating this restriction may result in the
   incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   vga/frbuff/Mram_ram_q14) port(s) with READ_FIRST mode has certain
   restrictions. Make sure that there is no address collision. A read/write on
   one port and a write operation from the other port at the same address is not
   allowed. RAMB16BWER, when both ports are 18 bits wide or smaller, A13-6
   including A4 cannot be same. When any one port is 36 bits wide, A13-7
   including A5 cannot be the same. Violating this restriction may result in the
   incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   vga/frbuff/Mram_ram_q15) port(s) with READ_FIRST mode has certain
   restrictions. Make sure that there is no address collision. A read/write on
   one port and a write operation from the other port at the same address is not
   allowed. RAMB16BWER, when both ports are 18 bits wide or smaller, A13-6
   including A4 cannot be same. When any one port is 36 bits wide, A13-7
   including A5 cannot be the same. Violating this restriction may result in the
   incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   vga/frbuff/Mram_ram_q16) port(s) with READ_FIRST mode has certain
   restrictions. Make sure that there is no address collision. A read/write on
   one port and a write operation from the other port at the same address is not
   allowed. RAMB16BWER, when both ports are 18 bits wide or smaller, A13-6
   including A4 cannot be same. When any one port is 36 bits wide, A13-7
   including A5 cannot be the same. Violating this restriction may result in the
   incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   vga/frbuff/Mram_ram_q1) port(s) with READ_FIRST mode has certain
   restrictions. Make sure that there is no address collision. A read/write on
   one port and a write operation from the other port at the same address is not
   allowed. RAMB16BWER, when both ports are 18 bits wide or smaller, A13-6
   including A4 cannot be same. When any one port is 36 bits wide, A13-7
   including A5 cannot be the same. Violating this restriction may result in the
   incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   vga/frbuff/Mram_ram_q2) port(s) with READ_FIRST mode has certain
   restrictions. Make sure that there is no address collision. A read/write on
   one port and a write operation from the other port at the same address is not
   allowed. RAMB16BWER, when both ports are 18 bits wide or smaller, A13-6
   including A4 cannot be same. When any one port is 36 bits wide, A13-7
   including A5 cannot be the same. Violating this restriction may result in the
   incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   vga/frbuff/Mram_ram_q3) port(s) with READ_FIRST mode has certain
   restrictions. Make sure that there is no address collision. A read/write on
   one port and a write operation from the other port at the same address is not
   allowed. RAMB16BWER, when both ports are 18 bits wide or smaller, A13-6
   including A4 cannot be same. When any one port is 36 bits wide, A13-7
   including A5 cannot be the same. Violating this restriction may result in the
   incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   vga/frbuff/Mram_ram_q4) port(s) with READ_FIRST mode has certain
   restrictions. Make sure that there is no address collision. A read/write on
   one port and a write operation from the other port at the same address is not
   allowed. RAMB16BWER, when both ports are 18 bits wide or smaller, A13-6
   including A4 cannot be same. When any one port is 36 bits wide, A13-7
   including A5 cannot be the same. Violating this restriction may result in the
   incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   vga/frbuff/Mram_ram_q5) port(s) with READ_FIRST mode has certain
   restrictions. Make sure that there is no address collision. A read/write on
   one port and a write operation from the other port at the same address is not
   allowed. RAMB16BWER, when both ports are 18 bits wide or smaller, A13-6
   including A4 cannot be same. When any one port is 36 bits wide, A13-7
   including A5 cannot be the same. Violating this restriction may result in the
   incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   vga/frbuff/Mram_ram_q6) port(s) with READ_FIRST mode has certain
   restrictions. Make sure that there is no address collision. A read/write on
   one port and a write operation from the other port at the same address is not
   allowed. RAMB16BWER, when both ports are 18 bits wide or smaller, A13-6
   including A4 cannot be same. When any one port is 36 bits wide, A13-7
   including A5 cannot be the same. Violating this restriction may result in the
   incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   vga/frbuff/Mram_ram_q7) port(s) with READ_FIRST mode has certain
   restrictions. Make sure that there is no address collision. A read/write on
   one port and a write operation from the other port at the same address is not
   allowed. RAMB16BWER, when both ports are 18 bits wide or smaller, A13-6
   including A4 cannot be same. When any one port is 36 bits wide, A13-7
   including A5 cannot be the same. Violating this restriction may result in the
   incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   vga/frbuff/Mram_ram_q8) port(s) with READ_FIRST mode has certain
   restrictions. Make sure that there is no address collision. A read/write on
   one port and a write operation from the other port at the same address is not
   allowed. RAMB16BWER, when both ports are 18 bits wide or smaller, A13-6
   including A4 cannot be same. When any one port is 36 bits wide, A13-7
   including A5 cannot be the same. Violating this restriction may result in the
   incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   vga/frbuff/Mram_ram_q9) port(s) with READ_FIRST mode has certain
   restrictions. Make sure that there is no address collision. A read/write on
   one port and a write operation from the other port at the same address is not
   allowed. RAMB16BWER, when both ports are 18 bits wide or smaller, A13-6
   including A4 cannot be same. When any one port is 36 bits wide, A13-7
   including A5 cannot be the same. Violating this restriction may result in the
   incorrect operation of the BRAM.
DRC detected 0 errors and 19 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "next_top.bit".
Bitstream generation is complete.
