# Tiny Tapeout project information
project:
  title:        "Trivium Stream Generator"      # Project title
  author:       "Hithesh S, Eresh, Neeshu Yadav, Abhishek M, Venu Kumar Reddy and Shylashree N, of RV College of Engineering, Benagaluru"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A minimal stream processor that uses Trivium-inspired keystream logic and XOR operations for reversible byte-wise transformations."      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_trivium_stream_processor"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
# Pin mapping: describe your I/O functions
pinout:
  # Inputs
  ui[0]: "Data[0] (Input Byte LSB)"
  ui[1]: "Data[1]"
  ui[2]: "Data[2]"
  ui[3]: "Data[3]"
  ui[4]: "Data[4]"
  ui[5]: "Data[5]"
  ui[6]: "Data[6]"
  ui[7]: "Data[7] (Input Byte MSB)"

# Outputs
uo[0]: "Stream Output[0] (LSB)"
uo[1]: "Stream Output[1]"
uo[2]: "Stream Output[2]"
uo[3]: "Stream Output[3]"
uo[4]: "Stream Output[4]"
uo[5]: "Stream Output[5]"
uo[6]: "Stream Output[6]"
uo[7]: "Stream Output[7] (MSB)"

  # Bidirectional pins (used as input controls only)
  uio[0]: "Control[0] (Seed/Input/Reset LSB)"
  uio[1]: "Control[1]"
  uio[2]: "Control[2]"
  uio[3]: "Control[3]"
  uio[4]: "Control[4]"
  uio[5]: "Control[5]"
  uio[6]: "Control[6]"
  uio[7]: "Control[7] (Seed/Input/Reset MSB)"


# Do not change!
yaml_version: 6
