
---------- Begin Simulation Statistics ----------
final_tick                               626388824500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 346530                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701284                       # Number of bytes of host memory used
host_op_rate                                   557086                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4886.12                       # Real time elapsed on the host
host_tick_rate                              128197713                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1693187630                       # Number of instructions simulated
sim_ops                                    2721986867                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.626389                       # Number of seconds simulated
sim_ticks                                626388824500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 772808830                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1255783991                       # number of cc regfile writes
system.cpu.committedInsts                  1693187630                       # Number of Instructions Simulated
system.cpu.committedOps                    2721986867                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.739893                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.739893                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                1948679372                       # number of floating regfile reads
system.cpu.fp_regfile_writes                947792933                       # number of floating regfile writes
system.cpu.idleCycles                          152444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                52149                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 73814008                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.173582                       # Inst execution rate
system.cpu.iew.exec_refs                     47418218                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   23491482                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                19731340                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              24060649                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                399                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             23523010                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          2724078981                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23926736                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             58322                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            2723014610                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents               19321189                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7219                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  50813                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              23980476                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            140                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        40097                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          12052                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                4546745224                       # num instructions consuming a value
system.cpu.iew.wb_count                    2722950539                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.538629                       # average fanout of values written-back
system.cpu.iew.wb_producers                2449006804                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.173531                       # insts written-back per cycle
system.cpu.iew.wb_sent                     2722975086                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               2787489198                       # number of integer regfile reads
system.cpu.int_regfile_writes              1621000101                       # number of integer regfile writes
system.cpu.ipc                               1.351547                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.351547                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          10054175      0.37%      0.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1811351592     66.52%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10084      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3034      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            53382492      1.96%     68.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 638      0.00%     68.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd            133461488      4.90%     73.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu            213544918      7.84%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                24338      0.00%     81.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc           347002654     12.74%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift          106780772      3.92%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              17      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              9      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     98.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23793401      0.87%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            23487106      0.86%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          170074      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6134      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             2723072932                       # Type of FU issued
system.cpu.iq.fp_alu_accesses              1173586425                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads          2201472370                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses   1027880964                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes         1027929679                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                   397810845                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.146089                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               252088632     63.37%     63.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     23      0.00%     63.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     817      0.00%     63.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd             107543317     27.03%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   592      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                2000013      0.50%     90.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     90.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1026      0.00%     90.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    313      0.00%     90.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc              36070062      9.07%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   22      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 6      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                4      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16685      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 23031      0.01%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             62379      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3923      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1937243177                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         4895394994                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   1695069575                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1698241548                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 2724078472                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                2723072932                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 509                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2092107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            285449                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             53                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3316181                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1252625206                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.173893                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.200159                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           104054311      8.31%      8.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           314695157     25.12%     33.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           271581010     21.68%     55.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           390875754     31.20%     86.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           164560738     13.14%     99.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6804011      0.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               54104      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 106      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  15      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1252625206                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.173628                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3777                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2269                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             24060649                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23523010                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              2965567741                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    324                       # number of misc regfile writes
system.cpu.numCycles                       1252777650                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1703                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    96                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6040                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13615                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                74047363                       # Number of BP lookups
system.cpu.branchPred.condPredicted          73891999                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             51372                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             26852110                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                26847945                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984489                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   35556                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           35684                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10798                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            24886                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          888                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1885044                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             456                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             50416                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   1252297280                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.173595                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.408584                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       310887024     24.83%     24.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       303749906     24.26%     49.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2       336955642     26.91%     75.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        60156287      4.80%     80.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        80070050      6.39%     87.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           75366      0.01%     87.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6        20004369      1.60%     88.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           15516      0.00%     88.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8       140383120     11.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   1252297280                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           1693187630                       # Number of instructions committed
system.cpu.commit.opsCommitted             2721986867                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    47249090                       # Number of memory references committed
system.cpu.commit.loads                      23787178                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                   73735121                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                 1027872079                       # Number of committed floating point instructions.
system.cpu.commit.integer                  1770931310                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 32354                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass     10025752      0.37%      0.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   1810507960     66.51%     66.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        10046      0.00%     66.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2858      0.00%     66.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd     53380979      1.96%     68.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          576      0.00%     68.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd    133461278      4.90%     73.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu    213542452      7.85%     81.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     81.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        22846      0.00%     81.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc    347002353     12.75%     94.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift    106780671      3.92%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     98.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     23622163      0.87%     99.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     23456603      0.86%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       165015      0.01%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5309      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   2721986867                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     140383120                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     47322202                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47322202                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47322202                       # number of overall hits
system.cpu.dcache.overall_hits::total        47322202                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16888                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16888                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16888                       # number of overall misses
system.cpu.dcache.overall_misses::total         16888                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1018624452                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1018624452                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1018624452                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1018624452                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     47339090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47339090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     47339090                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47339090                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000357                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000357                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000357                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000357                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60316.464472                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60316.464472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60316.464472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60316.464472                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       104521                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1131                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    92.414677                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3735                       # number of writebacks
system.cpu.dcache.writebacks::total              3735                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12127                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12127                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4761                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4761                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    315773952                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    315773952                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    315773952                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    315773952                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000101                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000101                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66325.131695                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66325.131695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66325.131695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66325.131695                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3735                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     23861383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23861383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15786                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15786                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    948043500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    948043500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23877169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23877169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60055.967313                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60055.967313                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    246648500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    246648500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67280.005456                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67280.005456                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     23460819                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       23460819                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     70580952                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     70580952                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23461921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23461921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64048.050817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64048.050817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1095                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1095                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     69125452                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     69125452                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63128.266667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63128.266667                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 626388824500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.897738                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47326963                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4759                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           9944.728514                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.897738                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          911                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          94682939                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         94682939                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626388824500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                166991975                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             540583086                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 306137734                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             238861598                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  50813                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             26841059                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1764                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             2724543075                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                332374                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23913989                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    23491493                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1293                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           245                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626388824500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 626388824500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626388824500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             139548                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     1695910445                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    74047363                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           26894299                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    1252424646                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  104988                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  822                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7605                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 398352223                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2173                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         1252625206                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.176504                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.772063                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                659379564     52.64%     52.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 80086740      6.39%     59.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 61594369      4.92%     63.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 58187709      4.65%     68.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 46813057      3.74%     72.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                128229521     10.24%     82.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 89861985      7.17%     89.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 46844557      3.74%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 81627704      6.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           1252625206                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.059107                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.353720                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    398348456                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        398348456                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    398348456                       # number of overall hits
system.cpu.icache.overall_hits::total       398348456                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3766                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3766                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3766                       # number of overall misses
system.cpu.icache.overall_misses::total          3766                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    223713499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    223713499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    223713499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    223713499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    398352222                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    398352222                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    398352222                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    398352222                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59403.478226                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59403.478226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59403.478226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59403.478226                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          317                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    52.833333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2303                       # number of writebacks
system.cpu.icache.writebacks::total              2303                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          950                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          950                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          950                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          950                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2816                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    177852499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    177852499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    177852499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    177852499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63157.847656                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63157.847656                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63157.847656                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63157.847656                       # average overall mshr miss latency
system.cpu.icache.replacements                   2303                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    398348456                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       398348456                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3766                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3766                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    223713499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    223713499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    398352222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    398352222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59403.478226                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59403.478226                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          950                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          950                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    177852499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    177852499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63157.847656                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63157.847656                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 626388824500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.970680                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           398351272                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2816                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          141459.968750                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.970680                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         796707260                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        796707260                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626388824500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   398353163                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1299                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626388824500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 626388824500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626388824500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       35560                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  273471                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   30                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 140                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  61098                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1085                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 626388824500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  50813                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                307815305                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               101758938                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8149                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 398214713                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             444777288                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             2724261752                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                131582                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 44465                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents              368656653                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  51750                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             786                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          3826207835                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  5707600699                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               2789595365                       # Number of integer rename lookups
system.cpu.rename.fpLookups                1948717696                       # Number of floating rename lookups
system.cpu.rename.committedMaps            3823456974                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  2750852                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     386                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 349                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 932394917                       # count of insts added to the skid buffer
system.cpu.rob.reads                       3835782496                       # The number of ROB reads
system.cpu.rob.writes                      5448072059                       # The number of ROB writes
system.cpu.thread_0.numInsts               1693187630                       # Number of Instructions committed
system.cpu.thread_0.numOps                 2721986867                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      6026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      1.251867674500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              180583                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5635                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7573                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6037                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7573                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6037                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    211                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7573                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6037                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.139726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.663032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.584944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            346     94.79%     94.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            14      3.84%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             3      0.82%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           365                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.432877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.408260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.934100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              292     80.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      3.01%     83.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               44     12.05%     95.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      3.84%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.82%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           365                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   13504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  484672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               386368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  626388819000                       # Total gap between requests
system.mem_ctrls.avgGap                   46024160.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       169984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       301184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       383872                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 271371.380445182265                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 480825.947430356813                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 612833.411110769259                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2814                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4759                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6037                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     90872250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    162765750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 15659114757500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32292.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34201.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 2593857008.03                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       180096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       304576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        484672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       180096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       180096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        64192                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        64192                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2814                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4759                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7573                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1003                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1003                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       287515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       486241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           773756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       287515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       287515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       102479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          102479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       102479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       287515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       486241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          876235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7362                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5998                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          529                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          543                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               115600500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              36810000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          253638000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15702.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34452.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5365                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4167                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.87                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.47                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3825                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   223.456209                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   148.754659                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   238.205787                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1495     39.08%     39.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1178     30.80%     69.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          474     12.39%     82.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          233      6.09%     88.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          132      3.45%     91.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           74      1.93%     93.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           46      1.20%     94.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           43      1.12%     96.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          150      3.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3825                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                471168                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             383872                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.752197                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.612833                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 626388824500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        14651280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7779750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       27574680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      15738300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 49446558720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   9238646640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 232753395840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  291504345210                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.372838                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 605021510750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  20916480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    450833750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        12680640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6736125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24990000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15571260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 49446558720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   9242112240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 232750477440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  291499126425                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.364507                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 605013843000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  20916480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    458501500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 626388824500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6481                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1003                       # Transaction distribution
system.membus.trans_dist::WritebackClean         5035                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1094                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1094                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2816                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3665                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7933                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7933                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        13255                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        13255                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  21188                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       327488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       327488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       543616                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       543616                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  871104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7577                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000792                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028131                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7571     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                       6      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7577                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 626388824500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            40199500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14973750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           25359000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
