{"arch": "aarch64", "mc_text": "sub sp, sp, #16", "mi_gold": "$sp = frame-setup SUBXri $sp, 16, 0", "mi_pred": "[output]\nadd x0, x0, #16\n``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ```", "mc_pred": ""}
{"arch": "aarch64", "mc_text": "str wzr, [sp, #12]", "mi_gold": "STRWui $wzr, $sp, 3", "mi_pred": "[output]\nstr wzr, [sp, #12] ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ```", "mc_pred": ""}
{"arch": "aarch64", "mc_text": "mov w8, #1", "mi_gold": "renamable $w8 = MOVZWi 1, 0", "mi_pred": "[output]\nadd w8, xzr, #1\n``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ```", "mc_pred": ""}
{"arch": "aarch64", "mc_text": "str w8, [sp, #8]", "mi_gold": "STRWui killed renamable $w8, $sp, 2", "mi_pred": "[output]\nstr w8, [sp, #8] ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ```", "mc_pred": ""}
{"arch": "aarch64", "mc_text": "mov w8, #2", "mi_gold": "renamable $w8 = MOVZWi 2, 0", "mi_pred": "[output]\nadd w8, xzr, #2\n``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ```", "mc_pred": ""}
{"arch": "aarch64", "mc_text": "str w8, [sp, #4]", "mi_gold": "STRWui killed renamable $w8, $sp, 1", "mi_pred": "[output]\nstr w8, [sp, #4] ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ```", "mc_pred": ""}
{"arch": "aarch64", "mc_text": "ldr w8, [sp, #8]", "mi_gold": "renamable $w8 = LDRWui $sp, 2", "mi_pred": "[output]\nadd x8, sp, #8\n``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ```", "mc_pred": ""}
{"arch": "aarch64", "mc_text": "ldr w9, [sp, #4]", "mi_gold": "renamable $w9 = LDRWui $sp, 1", "mi_pred": "[output]\nadd x9, sp, #4\n``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ```", "mc_pred": ""}
{"arch": "aarch64", "mc_text": "add w8, w8, w9", "mi_gold": "$w8 = ADDWrs killed renamable $w8, killed renamable $w9, 0", "mi_pred": "[output]\nadd w8, w8, w9\n``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ```", "mc_pred": ""}
{"arch": "aarch64", "mc_text": "str w8, [sp]", "mi_gold": "STRWui killed renamable $w8, $sp, 0", "mi_pred": "[output]\nstr w8, [sp] ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ```", "mc_pred": ""}
{"arch": "aarch64", "mc_text": "ldr w0, [sp]", "mi_gold": "renamable $w0 = LDRWui $sp, 0", "mi_pred": "[output]\nadd x0, sp, #0\n``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ```", "mc_pred": ""}
{"arch": "aarch64", "mc_text": "add sp, sp, #16", "mi_gold": "$sp = frame-destroy ADDXri $sp, 16, 0", "mi_pred": "[output]\nadd x29, x29, #16\n``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ``` ```", "mc_pred": ""}
{"arch": "aarch64", "mc_text": "ret", "mi_gold": "RET undef $lr, implicit killed $w0", "mi_pred": "[output]\nadd x0, x1, x2\n```", "mc_pred": ""}
