Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 13 Nov 2018 00:33:45 -0000
Received: from icoremail.net (unknown [209.85.214.170])
	by mail-app2 (Coremail) with SMTP id by_KCgCn35hxwOlb4kh_AQ--.38182S3;
	Tue, 13 Nov 2018 02:03:30 +0800 (CST)
Received: from mail-pl1-f170.google.com (unknown [209.85.214.170])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAX+URvwOlbEUMzAA--.4218S3;
	Tue, 13 Nov 2018 02:03:27 +0800 (CST)
Received: by mail-pl1-f170.google.com with SMTP id g59-v6so4685323plb.10
        for <xuliker@zju.edu.cn>; Mon, 12 Nov 2018 10:03:27 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :subject:to:cc:references:from:message-id:date:user-agent
         :mime-version:in-reply-to:content-language:content-transfer-encoding
         :sender:precedence:list-id;
        bh=ejAmPyuPTru6Ju2D8TyWXyTxu2YfOpAFfng0zqXAFqk=;
        b=prfE+ykcv44o2a64K0NN+nUeibcufdgVeLID1GP9gKEtfEQcTOXr7gzoOHtvp3PTLb
         9xa7SOk0kVaoL8wM+F4GrCC5TDdv/rKv+rPcPlBkl/e4egNFNLGBPSLoWvbRva6CazJy
         tEDUkncylMZ4KmPIiGE4gICudhE1e4Y2f0ZO65gXDx3Ypy1aJanOb+/v8VaS1Gpej8CF
         EfAZoEHgxqwdvuyNTllvj6ml5H3ggwkbSgl/LzBQvh42fm99jp6k3H/YfZ2xyyy17iPr
         Sr69MMnEoCtFsAk8ti5bi6Gsz0y2yaEIxNGc7EyxCmESWtwyIVbTySVNJoJ2z8u2KRbk
         iIVA==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gIejD4CPwwuOyPJw/eUTG3RNHXKbnNGhGM96qEZ51HViSzAZVKP
	MheEbMYF8QHBMfzNdaFi8twTwSi+DUUwc5AmgOxK3N5FEJGItIew7Q==
X-Received: by 2002:a17:902:b598:: with SMTP id a24-v6mr1831648pls.231.1542045807195;
        Mon, 12 Nov 2018 10:03:27 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp3500095pjt;
        Mon, 12 Nov 2018 10:03:26 -0800 (PST)
X-Google-Smtp-Source: AJdET5c1EKFuXOs4SnSjd+FEJyBLxj6bRUWuf53CS/dTmD+UqyjTS0yYTOrI2DOJaYKnYNIxEgiV
X-Received: by 2002:a63:7154:: with SMTP id b20mr1671272pgn.342.1542045806468;
        Mon, 12 Nov 2018 10:03:26 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542045806; cv=none;
        d=google.com; s=arc-20160816;
        b=WHx2LP3dw5QsshrO6YGF45fkWK3rLqjv/25arC1HodBOaulcpEnfRGf+/ZdVYPojTk
         DpzxOIOx1BcMJ8e5kSMM6JRmS8LINO6qvhCMq6E3WX6EnP1yu4kNQjwfiAVedFxpJTQ0
         BejRejNNY0UxvCYgfBjPkfNtK3mbyu7hObrxyeFU24/P2ktbO5gSy6WyA1LfR+j7T9Lj
         2jtshFwm1FgyrySebau5vL7Q0M6Xde63stYHno7GeHenzJ3BxKv0nH0V7tSgTBwOB2mG
         c3LHXcqvNnbNBkR45t93Wnkmpx7haLApgzgvGjzMbkZsCkGvLAMM6V+ngRCiqh85b9RO
         mg5w==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject;
        bh=ejAmPyuPTru6Ju2D8TyWXyTxu2YfOpAFfng0zqXAFqk=;
        b=n/LfpqVTe+nr/YUAQt3Dl1siF8y9P7HvrGMiS1mruBqWwieu36J8uYtgJpV64zMETY
         jUdk+SP12TdUp9r6pqjI3aOBg3wR6S+Net9pXW3+Z53J7gFPwnttso8KkDi2GkPqjxum
         czuu7TrUPhumLQLU5abfhlGcXrCf8aQXXmGJaoplxue70U48QwsVQKJU3YWzEHp9RH5B
         a8Q2U0rnNS3C1OtvhUm0/rsVsKfxQX1mcHeaOqkl1McQ0nARdK8y25erp6/FLVlU4LC2
         AsDlPpamlhBaB/ZBcwWWyrKzC7LNgn7NFs3Xk9wcp3u3nnWlz/6dgoRFmyMO10Qb6u/2
         kSrA==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id j24si16669804pgh.362.2018.11.12.10.03.10;
        Mon, 12 Nov 2018 10:03:26 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730185AbeKMD5D (ORCPT <rfc822;berg.ding@gmail.com> + 99 others);
        Mon, 12 Nov 2018 22:57:03 -0500
Received: from foss.arm.com ([217.140.101.70]:40840 "EHLO foss.arm.com"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1727247AbeKMD5D (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 12 Nov 2018 22:57:03 -0500
Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249])
        by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 2C4F8A78;
        Mon, 12 Nov 2018 10:02:44 -0800 (PST)
Received: from [10.1.196.93] (en101.cambridge.arm.com [10.1.196.93])
        by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 795C13F5A0;
        Mon, 12 Nov 2018 10:02:42 -0800 (PST)
Subject: Re: [PATCH v6 03/24] arm64: cpufeature: Add cpufeature for IRQ
 priority masking
To: Julien Thierry <julien.thierry@arm.com>,
        linux-arm-kernel@lists.infradead.org
Cc: linux-kernel@vger.kernel.org, daniel.thompson@linaro.org,
        joel@joelfernandes.org, marc.zyngier@arm.com,
        christoffer.dall@arm.com, james.morse@arm.com,
        catalin.marinas@arm.com, will.deacon@arm.com
References: <1542023835-21446-1-git-send-email-julien.thierry@arm.com>
 <1542023835-21446-4-git-send-email-julien.thierry@arm.com>
From: Suzuki K Poulose <suzuki.poulose@arm.com>
Message-ID: <c17e8470-ad13-ca1d-d8aa-71feebd1a32d@arm.com>
Date: Mon, 12 Nov 2018 18:02:41 +0000
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.2.1
MIME-Version: 1.0
In-Reply-To: <1542023835-21446-4-git-send-email-julien.thierry@arm.com>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwAX+URvwOlbEUMzAA--.4218S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxCF13Cw15WrykArWrXFy5Jwb_yoW5CrWkp3
	Wqkrn5Cr4rWrW2kayfXwnxCrW5tw4kG3WakryUW34DtF1ava48CrnYya98CFZ7uFWkua1r
	CF1j9FyFgan0ywUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUmmb7Iv0xC_KF4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_tr0E3s1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr1j6F4UJwA2z4x0Y4vE
	x4A2jsIE14v26F4UJVW0owA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_Cr1j6rxdM2AIxVAIcx
	kEcVAq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v2
	6r1j6r18McIj6I8E87Iv67AKxVWUJVW8JwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64
	vIr41l7I0Y6sxI4wCYjI0SjxkI62AI1cAE67vIY487MxkF7I0Ew4C26cxK6c8Ij28IcwCY
	1Ik26cxK6xAEc7vF6xCjj44lc2xSY4AK6IIF6rylc2IjII80xcxEwVAKI48JMxvI42IY6x
	IIjxv20xvE14v26r4j6ryUMxvI42IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0xvE
	x4A2jsIE14v26r4UJVWxJr1lcIIF0xvEx4A2jsIEc7CjxVAFwI0_Gr1j6F4UJwCF04k20x
	vY0x0EwIxGrwCF04k20xvEw4C26cxK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkE
	bVWUJVW8JwC20s026c02F40E14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67
	AF67kF1VAFwI0_Jw0_GFylIxkGc2Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6r4j6FyU
	YxBIdaVFxhVjvjDU0xZFpf9x07b1miiUUUUU=



On 12/11/2018 11:56, Julien Thierry wrote:
> Add a cpufeature indicating whether a cpu supports masking interrupts
> by priority.
> 
> The feature will be properly enabled in a later patch.
> 
> Signed-off-by: Julien Thierry <julien.thierry@arm.com>
> Cc: Catalin Marinas <catalin.marinas@arm.com>
> Cc: Will Deacon <will.deacon@arm.com>
> Cc: Marc Zyngier <marc.zyngier@arm.com>
> Cc: Suzuki K Poulose <suzuki.poulose@arm.com>
> ---
>   arch/arm64/include/asm/cpucaps.h    |  3 ++-
>   arch/arm64/include/asm/cpufeature.h |  6 ++++++
>   arch/arm64/kernel/cpufeature.c      | 23 +++++++++++++++++++++++
>   3 files changed, 31 insertions(+), 1 deletion(-)
> 
> diff --git a/arch/arm64/include/asm/cpucaps.h b/arch/arm64/include/asm/cpucaps.h
> index 6e2d254..f367e5c 100644
> --- a/arch/arm64/include/asm/cpucaps.h
> +++ b/arch/arm64/include/asm/cpucaps.h
> @@ -54,7 +54,8 @@
>   #define ARM64_HAS_CRC32				33
>   #define ARM64_SSBS				34
>   #define ARM64_WORKAROUND_1188873		35
> +#define ARM64_HAS_IRQ_PRIO_MASKING		36
>   
> -#define ARM64_NCAPS				36
> +#define ARM64_NCAPS				37
>   
>   #endif /* __ASM_CPUCAPS_H */
> diff --git a/arch/arm64/include/asm/cpufeature.h b/arch/arm64/include/asm/cpufeature.h
> index 7e2ec64..a6e063f 100644
> --- a/arch/arm64/include/asm/cpufeature.h
> +++ b/arch/arm64/include/asm/cpufeature.h
> @@ -514,6 +514,12 @@ static inline bool system_supports_cnp(void)
>   		cpus_have_const_cap(ARM64_HAS_CNP);
>   }
>   
> +static inline bool system_supports_irq_prio_masking(void)
> +{
> +	return IS_ENABLED(CONFIG_ARM64_PSEUDO_NMI) &&
> +	       cpus_have_const_cap(ARM64_HAS_IRQ_PRIO_MASKING);
> +}
> +
>   #define ARM64_SSBD_UNKNOWN		-1
>   #define ARM64_SSBD_FORCE_DISABLE	0
>   #define ARM64_SSBD_KERNEL		1
> diff --git a/arch/arm64/kernel/cpufeature.c b/arch/arm64/kernel/cpufeature.c
> index 03a9d96..1b5b553 100644
> --- a/arch/arm64/kernel/cpufeature.c
> +++ b/arch/arm64/kernel/cpufeature.c
> @@ -1145,6 +1145,14 @@ static void cpu_clear_disr(const struct arm64_cpu_capabilities *__unused)
>   }
>   #endif /* CONFIG_ARM64_RAS_EXTN */
>   
> +#ifdef CONFIG_ARM64_PSEUDO_NMI
> +static bool can_use_gic_priorities(const struct arm64_cpu_capabilities *entry,
> +				   int scope)
> +{
> +	return false;
> +}
> +#endif
> +
>   static const struct arm64_cpu_capabilities arm64_features[] = {
>   	{
>   		.desc = "GIC system register CPU interface",
> @@ -1368,6 +1376,21 @@ static void cpu_clear_disr(const struct arm64_cpu_capabilities *__unused)
>   		.cpu_enable = cpu_enable_cnp,
>   	},
>   #endif
> +#ifdef CONFIG_ARM64_PSEUDO_NMI
> +	{
> +		/*
> +		 * Depends on having GICv3
> +		 */
> +		.desc = "IRQ priority masking",
> +		.capability = ARM64_HAS_IRQ_PRIO_MASKING,
> +		.type = ARM64_CPUCAP_STRICT_BOOT_CPU_FEATURE,
> +		.matches = can_use_gic_priorities,
> +		.sys_reg = SYS_ID_AA64PFR0_EL1,
> +		.field_pos = ID_AA64PFR0_GIC_SHIFT,
> +		.sign = FTR_UNSIGNED,
> +		.min_field_value = 1,
> +	},
> +#endif
>   	{},
>   };
>   
> 

Reviewed-by: Suzuki K Poulose <suzuki.poulose@arm.com>
