
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.075637                       # Number of seconds simulated
sim_ticks                                 75637069000                       # Number of ticks simulated
final_tick                               15589132658000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  84892                       # Simulator instruction rate (inst/s)
host_op_rate                                   110774                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               64209664                       # Simulator tick rate (ticks/s)
host_mem_usage                                2432400                       # Number of bytes of host memory used
host_seconds                                  1177.97                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     130488355                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              2816                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          99692224                       # Number of bytes read from this memory
system.physmem.bytes_read::total             99695040                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         2816                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2816                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     34566016                       # Number of bytes written to this memory
system.physmem.bytes_written::total          34566016                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 44                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            1557691                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               1557735                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          540094                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               540094                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                37230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1318033939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1318071170                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           37230                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              37230                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         456998354                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              456998354                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         456998354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               37230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1318033939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1775069523                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        1553640                       # number of replacements
system.l2.tagsinuse                       4021.690982                       # Cycle average of tags in use
system.l2.total_refs                           304703                       # Total number of references to valid blocks.
system.l2.sampled_refs                        1557736                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.195606                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   15573235767000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2450.094160                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.373847                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1571.222975                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.598168                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000091                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.383599                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.981858                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                  387                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     387                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           542391                       # number of Writeback hits
system.l2.Writeback_hits::total                542391                       # number of Writeback hits
system.l2.demand_hits::cpu.data                   387                       # number of demand (read+write) hits
system.l2.demand_hits::total                      387                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                  387                       # number of overall hits
system.l2.overall_hits::total                     387                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 44                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            1319617                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1319661                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           238074                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              238074                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1557691                       # number of demand (read+write) misses
system.l2.demand_misses::total                1557735                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 44                       # number of overall misses
system.l2.overall_misses::cpu.data            1557691                       # number of overall misses
system.l2.overall_misses::total               1557735                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      2417500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  71922310500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     71924728000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  12729819000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12729819000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       2417500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   84652129500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      84654547000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      2417500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  84652129500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     84654547000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1320004                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1320048                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       542391                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            542391                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         238074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            238074                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                44                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1558078                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1558122                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               44                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1558078                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1558122                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.999707                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.999707                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.999752                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999752                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.999752                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999752                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 54943.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54502.412821                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54502.427517                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53470.009325                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53470.009325                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 54943.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54344.622586                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54344.639493                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 54943.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54344.622586                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54344.639493                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               540094                       # number of writebacks
system.l2.writebacks::total                    540094                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       1319617                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1319661                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       238074                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         238074                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1557691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1557735                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1557691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1557735                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      1880000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  55818764000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  55820644000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9819485000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9819485000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      1880000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  65638249000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  65640129000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      1880000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  65638249000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  65640129000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.999707                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.999707                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.999752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999752                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.999752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999752                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 42727.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42299.215606                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42299.229878                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41245.516100                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41245.516100                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 42727.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42138.170536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42138.187176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 42727.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42138.170536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42138.187176                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 3571059                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3571059                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               126                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2680147                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2680004                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.994664                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        151274138                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            8942003                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100003911                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3571059                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2680004                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      37659036                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1389                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              101640403                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   8940166                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    39                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          148242687                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.880275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.612706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                112872882     76.14%     76.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   987764      0.67%     76.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2736913      1.85%     78.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2547703      1.72%     80.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 29097425     19.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            148242687                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.023607                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.661077                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 17383988                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              95487741                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  30710784                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4658896                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1245                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              130494052                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   1245                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21482477                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                79262385                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  30350621                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              17145926                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              130493708                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                491411                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11583644                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               1975904                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           148163586                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             329499178                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         72558120                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         256941058                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             148157081                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     6382                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  29054859                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26167780                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5772399                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            913823                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           812242                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  130493140                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 130489594                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1132                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            4684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         9148                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     148242687                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.880243                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.054623                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            74298842     50.12%     50.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            33417212     22.54%     72.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26569047     17.92%     90.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11896056      8.02%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2061530      1.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       148242687                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  565829     21.65%     21.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     21.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     21.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               2047236     78.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                20      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              38238271     29.30%     29.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     29.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     29.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            60311970     46.22%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26167148     20.05%     95.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5772185      4.42%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              130489594                       # Type of FU issued
system.cpu.iq.rate                           0.862603                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2613065                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020025                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          229249146                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          40224633                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     40219822                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           182586922                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           90273209                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     90269577                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               40785718                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                92316921                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                2                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          872                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          255                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1245                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                58231378                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1337168                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           130493140                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26167780                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5772399                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 792799                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             14                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  141                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             130489499                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              26167096                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                91                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     31939264                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3570727                       # Number of branches executed
system.cpu.iew.exec_stores                    5772168                       # Number of stores executed
system.cpu.iew.exec_rate                     0.862603                       # Inst execution rate
system.cpu.iew.wb_sent                      130489424                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     130489399                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 113642460                       # num instructions producing a value
system.cpu.iew.wb_consumers                 204782844                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.862602                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.554941                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts            4700                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               126                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    148241442                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.880242                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.520669                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    105834600     71.39%     71.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6381742      4.30%     75.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7416436      5.00%     80.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5160915      3.48%     84.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     23447749     15.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    148241442                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              130488355                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       31939032                       # Number of memory references committed
system.cpu.commit.loads                      26166894                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3570673                       # Number of branches committed
system.cpu.commit.fp_insts                   90269429                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  70176440                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              23447749                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    255286748                       # The number of ROB reads
system.cpu.rob.rob_writes                   260987446                       # The number of ROB writes
system.cpu.timesIdled                          206004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         3031451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     130488355                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.512741                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.512741                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.661052                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.661052                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                122974822                       # number of integer regfile reads
system.cpu.int_regfile_writes                63205784                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 167062527                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 84952820                       # number of floating regfile writes
system.cpu.misc_regfile_reads                39451518                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 32.261001                       # Cycle average of tags in use
system.cpu.icache.total_refs                  8940115                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     44                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               203184.431818                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      32.261001                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.063010                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.063010                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      8940115                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8940115                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8940115                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8940115                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8940115                       # number of overall hits
system.cpu.icache.overall_hits::total         8940115                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           51                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            51                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           51                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             51                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           51                       # number of overall misses
system.cpu.icache.overall_misses::total            51                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      2723000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2723000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      2723000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2723000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      2723000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2723000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8940166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8940166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8940166                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8940166                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8940166                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8940166                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53392.156863                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53392.156863                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53392.156863                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53392.156863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53392.156863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53392.156863                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           44                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           44                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      2462000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2462000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      2462000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2462000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      2462000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2462000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55954.545455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55954.545455                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55954.545455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55954.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55954.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55954.545455                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1557566                       # number of replacements
system.cpu.dcache.tagsinuse                511.639185                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 28103657                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1558078                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  18.037388                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           15513633862000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.639185                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999295                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999295                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22569594                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22569594                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5534063                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5534063                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      28103657                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28103657                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     28103657                       # number of overall hits
system.cpu.dcache.overall_hits::total        28103657                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3597499                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3597499                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       238074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       238074                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3835573                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3835573                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3835573                       # number of overall misses
system.cpu.dcache.overall_misses::total       3835573                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 174733623500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 174733623500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  13444041000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13444041000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 188177664500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 188177664500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 188177664500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 188177664500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26167093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26167093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5772137                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5772137                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     31939230                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31939230                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     31939230                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31939230                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.137482                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.137482                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.041245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041245                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.120090                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.120090                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.120090                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.120090                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 48570.860895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48570.860895                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56470.009325                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56470.009325                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49061.161005                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49061.161005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49061.161005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49061.161005                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           73                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       542391                       # number of writebacks
system.cpu.dcache.writebacks::total            542391                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      2277495                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2277495                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2277495                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2277495                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2277495                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2277495                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1320004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1320004                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       238074                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       238074                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1558078                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1558078                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1558078                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1558078                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  73251899000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  73251899000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  12967893000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12967893000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  86219792000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  86219792000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  86219792000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  86219792000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.050445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.041245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.048783                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048783                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.048783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048783                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55493.694716                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55493.694716                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54470.009325                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54470.009325                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55337.275797                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55337.275797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55337.275797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55337.275797                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
