<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › mellanox › mlx4 › fw.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>fw.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2004, 2005 Topspin Communications.  All rights reserved.</span>
<span class="cm"> * Copyright (c) 2005, 2006, 2007, 2008 Mellanox Technologies. All rights reserved.</span>
<span class="cm"> * Copyright (c) 2006, 2007 Cisco Systems.  All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This software is available to you under a choice of one of two</span>
<span class="cm"> * licenses.  You may choose to be licensed under the terms of the GNU</span>
<span class="cm"> * General Public License (GPL) Version 2, available from the file</span>
<span class="cm"> * COPYING in the main directory of this source tree, or the</span>
<span class="cm"> * OpenIB.org BSD license below:</span>
<span class="cm"> *</span>
<span class="cm"> *     Redistribution and use in source and binary forms, with or</span>
<span class="cm"> *     without modification, are permitted provided that the following</span>
<span class="cm"> *     conditions are met:</span>
<span class="cm"> *</span>
<span class="cm"> *      - Redistributions of source code must retain the above</span>
<span class="cm"> *        copyright notice, this list of conditions and the following</span>
<span class="cm"> *        disclaimer.</span>
<span class="cm"> *</span>
<span class="cm"> *      - Redistributions in binary form must reproduce the above</span>
<span class="cm"> *        copyright notice, this list of conditions and the following</span>
<span class="cm"> *        disclaimer in the documentation and/or other materials</span>
<span class="cm"> *        provided with the distribution.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span>
<span class="cm"> * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</span>
<span class="cm"> * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS</span>
<span class="cm"> * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN</span>
<span class="cm"> * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</span>
<span class="cm"> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE</span>
<span class="cm"> * SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef MLX4_FW_H</span>
<span class="cp">#define MLX4_FW_H</span>

<span class="cp">#include &quot;mlx4.h&quot;</span>
<span class="cp">#include &quot;icm.h&quot;</span>

<span class="k">struct</span> <span class="n">mlx4_mod_stat_cfg</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">log_pg_sz</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">log_pg_sz_m</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_dev_cap</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">max_srq_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_qp_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reserved_qps</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_qps</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reserved_srqs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_srqs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_cq_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reserved_cqs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_cqs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_mpts</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reserved_eqs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_eqs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reserved_mtts</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_mrw_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reserved_mrws</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_mtt_seg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_requester_per_qp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_responder_per_qp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_rdma_global</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">local_ca_ack_delay</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_ports</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_msg_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ib_mtu</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">max_port_width</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">max_vl</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">max_gids</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">max_pkeys</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">def_mac</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">eth_mtu</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">trans_type</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">vendor_oui</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">wavelength</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">trans_code</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">stat_rate_support</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">flags2</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reserved_uars</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">uar_size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">min_page_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bf_reg_size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bf_regs_per_page</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_sq_sg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_sq_desc_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_rq_sg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_rq_desc_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_qp_per_mcg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reserved_mgms</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_mcgs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reserved_pds</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_pds</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reserved_xrcds</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_xrcds</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">qpc_entry_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rdmarc_entry_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">altc_entry_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">aux_entry_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">srq_entry_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cqc_entry_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">eqc_entry_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dmpt_entry_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cmpt_entry_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mtt_entry_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">resize_srq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bmme_flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_lkey</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">max_icm_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_gso_sz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_rss_tbl_sz</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">supported_port_types</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u8</span>  <span class="n">suggested_type</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u8</span>  <span class="n">default_sense</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u8</span>  <span class="n">log_max_macs</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u8</span>  <span class="n">log_max_vlans</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">max_counters</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_func_cap</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">num_ports</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pf_context_behaviour</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">qp_quota</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">cq_quota</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">srq_quota</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">mpt_quota</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">mtt_quota</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">max_eq</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">reserved_eq</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">mcg_quota</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">physical_port</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u8</span>	<span class="n">port_flags</span><span class="p">[</span><span class="n">MLX4_MAX_PORTS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_adapter</span> <span class="p">{</span>
	<span class="kt">char</span> <span class="n">board_id</span><span class="p">[</span><span class="n">MLX4_BOARD_ID_LEN</span><span class="p">];</span>
	<span class="n">u8</span>   <span class="n">inta_pin</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_init_hca_param</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">qpc_base</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">rdmarc_base</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">auxc_base</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">altc_base</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">srqc_base</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">cqc_base</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">eqc_base</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mc_base</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">dmpt_base</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">cmpt_base</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mtt_base</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">global_caps</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">log_mc_entry_sz</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">log_mc_hash_sz</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">log_num_qps</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">log_num_srqs</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">log_num_cqs</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">log_num_eqs</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">log_rd_per_qp</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">log_mc_table_sz</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">log_mpt_sz</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">log_uar_sz</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">uar_page_sz</span><span class="p">;</span> <span class="cm">/* log pg sz in 4k chunks */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_init_ib_param</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">port_width</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">vl_cap</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mtu_cap</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">gid_cap</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pkey_cap</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">set_guid0</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">guid0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">set_node_guid</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">node_guid</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">set_si_guid</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">si_guid</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mlx4_set_ib_param</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">set_si_guid</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reset_qkey_viol</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">si_guid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cap_mask</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">mlx4_QUERY_DEV_CAP</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_dev_cap</span> <span class="o">*</span><span class="n">dev_cap</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_QUERY_FUNC_CAP</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_func_cap</span> <span class="o">*</span><span class="n">func_cap</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_QUERY_FUNC_CAP_wrapper</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">slave</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">mlx4_vhcr</span> <span class="o">*</span><span class="n">vhcr</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">mlx4_cmd_mailbox</span> <span class="o">*</span><span class="n">inbox</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">mlx4_cmd_mailbox</span> <span class="o">*</span><span class="n">outbox</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">mlx4_cmd_info</span> <span class="o">*</span><span class="n">cmd</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_MAP_FA</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_icm</span> <span class="o">*</span><span class="n">icm</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_UNMAP_FA</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_RUN_FW</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_QUERY_FW</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_QUERY_ADAPTER</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_INIT_HCA</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_init_hca_param</span> <span class="o">*</span><span class="n">param</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_QUERY_HCA</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_init_hca_param</span> <span class="o">*</span><span class="n">param</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_CLOSE_HCA</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">panic</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_map_cmd</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u16</span> <span class="n">op</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_icm</span> <span class="o">*</span><span class="n">icm</span><span class="p">,</span> <span class="n">u64</span> <span class="n">virt</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_SET_ICM_SIZE</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u64</span> <span class="n">icm_size</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">aux_pages</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_MAP_ICM_AUX</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_icm</span> <span class="o">*</span><span class="n">icm</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_UNMAP_ICM_AUX</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_NOP</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">mlx4_MOD_STAT_CFG</span><span class="p">(</span><span class="k">struct</span> <span class="n">mlx4_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mlx4_mod_stat_cfg</span> <span class="o">*</span><span class="n">cfg</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* MLX4_FW_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
