Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LA_dig
Version: J-2014.09-SP5
Date   : Thu May  5 10:41:44 2016
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: iDIG/chan_sample1/CH_Lff5_reg
              (falling edge-triggered flip-flop clocked by smpl_clk)
  Endpoint: iDIG/chan1Trig/CHxL_flop_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LA_dig             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock smpl_clk (fall edge)                              2.80       2.80
  clock network delay (ideal)                             0.00       2.80
  iDIG/chan_sample1/CH_Lff5_reg/CPN (DFND1BWP)            0.00       2.80 f
  iDIG/chan_sample1/CH_Lff5_reg/Q (DFND1BWP)              0.15       2.95 r
  iDIG/chan1Trig/CHxL_flop_reg/SN (DFKSND4BWP)            0.00       2.95 r
  data arrival time                                                  2.95

  clock clk (rise edge)                                   3.20       3.20
  clock network delay (ideal)                             0.00       3.20
  clock uncertainty                                      -0.15       3.05
  iDIG/chan1Trig/CHxL_flop_reg/CP (DFKSND4BWP)            0.00       3.05 r
  library setup time                                     -0.09       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: iDIG/cmd_config/decimator_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iCLKRST/smpl_clk_div_reg
            (falling edge-triggered flip-flop clocked by clk400MHz)
  Path Group: clk400MHz
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LA_dig             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iDIG/cmd_config/decimator_reg[1]/CP (DFCNQD4BWP)        0.00       0.00 r
  iDIG/cmd_config/decimator_reg[1]/Q (DFCNQD4BWP)         0.15       0.15 r
  U1399/Z (MUX2D1BWP)                                     0.07       0.22 f
  U782/ZN (AOI22D2BWP)                                    0.05       0.27 r
  U727/Z (AO222D2BWP)                                     0.08       0.34 r
  U728/ZN (IOA21D2BWP)                                    0.02       0.37 f
  iCLKRST/smpl_clk_div_reg/D (DFND2BWP)                   0.00       0.37 f
  data arrival time                                                  0.37

  clock clk400MHz (fall edge)                             0.40       0.40
  clock network delay (ideal)                             0.00       0.40
  iCLKRST/smpl_clk_div_reg/CPN (DFND2BWP)                 0.00       0.40 f
  library setup time                                     -0.04       0.36
  data required time                                                 0.36
  --------------------------------------------------------------------------
  data required time                                                 0.36
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: CH1L (input port clocked by smpl_clk)
  Endpoint: iDIG/chan_sample1/CH_Lff1_reg
            (falling edge-triggered flip-flop clocked by smpl_clk)
  Path Group: smpl_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LA_dig             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock smpl_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  CH1L (in)                                               0.01       0.26 f
  iDIG/chan_sample1/CH_Lff1_reg/D (DFND1BWP)              0.00       0.26 f
  data arrival time                                                  0.26

  clock smpl_clk (fall edge)                              0.40       0.40
  clock network delay (ideal)                             0.00       0.40
  iDIG/chan_sample1/CH_Lff1_reg/CPN (DFND1BWP)            0.00       0.40 f
  library setup time                                     -0.04       0.36
  data required time                                                 0.36
  --------------------------------------------------------------------------
  data required time                                                 0.36
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


1
