<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/include/llvm/TargetParser/RISCVTargetParser.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- RISCVTargetParser - Parser for target features ----------*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file implements a target parser to recognise hardware features</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// for RISC-V CPUs.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_TARGETPARSER_RISCVTARGETPARSER_H</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_TARGETPARSER_RISCVTARGETPARSER_H</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/StringRef.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/MathExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class Triple;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace RISCV {</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// We use 64 bits as the known part in the scalable vector types.</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static constexpr unsigned RVVBitsPerBlock = 64;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void getFeaturesForCPU(StringRef CPU,</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       SmallVectorImpl&lt;std::string&gt; &amp;EnabledFeatures,</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       bool NeedPlus = false);</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool parseCPU(StringRef CPU, bool IsRV64);</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool parseTuneCPU(StringRef CPU, bool IsRV64);</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>StringRef getMArchFromMcpu(StringRef CPU);</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void fillValidCPUArchList(SmallVectorImpl&lt;StringRef&gt; &amp;Values, bool IsRV64);</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void fillValidTuneCPUArchList(SmallVectorImpl&lt;StringRef&gt; &amp;Values, bool IsRV64);</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool hasFastUnalignedAccess(StringRef CPU);</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace RISCV</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace RISCVII {</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum VLMUL : uint8_t {</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LMUL_1 = 0,</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LMUL_2,</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LMUL_4,</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LMUL_8,</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LMUL_RESERVED,</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LMUL_F8,</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LMUL_F4,</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LMUL_F2</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum {</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TAIL_UNDISTURBED_MASK_UNDISTURBED = 0,</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  TAIL_AGNOSTIC = 1,</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MASK_AGNOSTIC = 2,</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace RISCVII</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace RISCVVType {</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Is this a SEW value that can be encoded into the VTYPE format.</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>19.1M</pre></td><td class='code'><pre>inline static bool isValidSEW(unsigned SEW) {</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>19.1M</pre></td><td class='code'><pre>  return isPowerOf2_32(SEW) &amp;&amp; <div class='tooltip'>SEW &gt;= 8<span class='tooltip-content'>19.1M</span></div> &amp;&amp; <div class='tooltip'>SEW &lt;= 64<span class='tooltip-content'>19.1M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.1M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.1M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.1M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.58k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.58k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.57k</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.68M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.68M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.68M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L64'><span>64:10</span></a></span>) to (<span class='line-number'><a href='#L64'><span>64:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (64:10)
     Condition C2 --> (64:32)
     Condition C3 --> (64:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L64'><span>64:10</span></a></span>) to (<span class='line-number'><a href='#L64'><span>64:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (64:10)
     Condition C2 --> (64:32)
     Condition C3 --> (64:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L64'><span>64:10</span></a></span>) to (<span class='line-number'><a href='#L64'><span>64:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (64:10)
     Condition C2 --> (64:32)
     Condition C3 --> (64:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L64'><span>64:10</span></a></span>) to (<span class='line-number'><a href='#L64'><span>64:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (64:10)
     Condition C2 --> (64:32)
     Condition C3 --> (64:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L64'><span>64:10</span></a></span>) to (<span class='line-number'><a href='#L64'><span>64:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (64:10)
     Condition C2 --> (64:32)
     Condition C3 --> (64:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>19.1M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstrInfo.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>16.1M</pre></td><td class='code'><pre>inline static bool isValidSEW(unsigned SEW) {</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>16.1M</pre></td><td class='code'><pre>  return isPowerOf2_32(SEW) &amp;&amp; SEW &gt;= 8 &amp;&amp; SEW &lt;= 64;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.1M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.1M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.1M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L64'><span>64:10</span></a></span>) to (<span class='line-number'><a href='#L64'><span>64:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (64:10)
     Condition C2 --> (64:32)
     Condition C3 --> (64:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>16.1M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelLowering.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>inline static bool isValidSEW(unsigned SEW) {</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  return isPowerOf2_32(SEW) &amp;&amp; SEW &gt;= 8 &amp;&amp; SEW &lt;= 64;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L64'><span>64:10</span></a></span>) to (<span class='line-number'><a href='#L64'><span>64:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (64:10)
     Condition C2 --> (64:32)
     Condition C3 --> (64:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertVSETVLI.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>inline static bool isValidSEW(unsigned SEW) {</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>  return isPowerOf2_32(SEW) &amp;&amp; SEW &gt;= 8 &amp;&amp; SEW &lt;= 64;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L64'><span>64:10</span></a></span>) to (<span class='line-number'><a href='#L64'><span>64:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (64:10)
     Condition C2 --> (64:32)
     Condition C3 --> (64:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.27M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVAsmParser.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>inline static bool isValidSEW(unsigned SEW) {</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>  return isPowerOf2_32(SEW) &amp;&amp; <div class='tooltip'>SEW &gt;= 8<span class='tooltip-content'>1.58k</span></div> &amp;&amp; <div class='tooltip'>SEW &lt;= 64<span class='tooltip-content'>1.58k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.58k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.58k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.57k</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L64'><span>64:10</span></a></span>) to (<span class='line-number'><a href='#L64'><span>64:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (64:10)
     Condition C2 --> (64:32)
     Condition C3 --> (64:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ValueTracking.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVTargetParser.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>1.68M</pre></td><td class='code'><pre>inline static bool isValidSEW(unsigned SEW) {</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>1.68M</pre></td><td class='code'><pre>  return isPowerOf2_32(SEW) &amp;&amp; SEW &gt;= 8 &amp;&amp; SEW &lt;= 64;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.68M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.68M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L64' href='#L64'><span>64:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.68M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L64'><span>64:10</span></a></span>) to (<span class='line-number'><a href='#L64'><span>64:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (64:10)
     Condition C2 --> (64:32)
     Condition C3 --> (64:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.68M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCV.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SanitizerArgs.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Clang.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Flang.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SemaChecking.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ItaniumMangle.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Type.cpp:llvm::RISCVVType::isValidSEW(unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Is this a LMUL value that can be encoded into the VTYPE format.</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>9.68k</pre></td><td class='code'><pre>inline static bool isValidLMUL(unsigned LMUL, bool Fractional) {</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>9.68k</pre></td><td class='code'><pre>  return isPowerOf2_32(LMUL) &amp;&amp; <div class='tooltip'>LMUL &lt;= 8<span class='tooltip-content'>9.68k</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>9.65k</span></div><div class='tooltip'>!Fractional<span class='tooltip-content'>9.65k</span></div> || <div class='tooltip'>LMUL != 1<span class='tooltip-content'>2.45k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:62</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.13k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.13k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.29k</span>, <span class='None'>False</span>: <span class='covered-line'>837</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:62</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>836</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.51k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.49k</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.88k</span>, <span class='None'>False</span>: <span class='covered-line'>1.60k</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:62</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.60k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L69'><span>69:10</span></a></span>) to (<span class='line-number'><a href='#L69'><span>69:72</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (69:10)
     Condition C2 --> (69:33)
     Condition C3 --> (69:47)
     Condition C4 --> (69:62)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  T,  T,  -  = T      }
  2 { T,  T,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L69'><span>69:10</span></a></span>) to (<span class='line-number'><a href='#L69'><span>69:72</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (69:10)
     Condition C2 --> (69:33)
     Condition C3 --> (69:47)
     Condition C4 --> (69:62)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  F  = F      }
  4 { T,  T,  T,  -  = T      }
  5 { T,  T,  F,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L69'><span>69:10</span></a></span>) to (<span class='line-number'><a href='#L69'><span>69:72</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (69:10)
     Condition C2 --> (69:33)
     Condition C3 --> (69:47)
     Condition C4 --> (69:62)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  F,  -,  -  = F      }
  2 { T,  T,  T,  -  = T      }
  3 { T,  T,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>9.68k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelLowering.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>inline static bool isValidLMUL(unsigned LMUL, bool Fractional) {</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  return isPowerOf2_32(LMUL) &amp;&amp; LMUL &lt;= 8 &amp;&amp; (!Fractional || <div class='tooltip'>LMUL != 1<span class='tooltip-content'>16</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:62</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L69'><span>69:10</span></a></span>) to (<span class='line-number'><a href='#L69'><span>69:72</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (69:10)
     Condition C2 --> (69:33)
     Condition C3 --> (69:47)
     Condition C4 --> (69:62)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  T,  T,  -  = T      }
  2 { T,  T,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVAsmParser.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>3.13k</pre></td><td class='code'><pre>inline static bool isValidLMUL(unsigned LMUL, bool Fractional) {</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>3.13k</pre></td><td class='code'><pre>  return isPowerOf2_32(LMUL) &amp;&amp; <div class='tooltip'>LMUL &lt;= 8<span class='tooltip-content'>3.13k</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>3.13k</span></div><div class='tooltip'>!Fractional<span class='tooltip-content'>3.13k</span></div> || <div class='tooltip'>LMUL != 1<span class='tooltip-content'>837</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.13k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.13k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.29k</span>, <span class='None'>False</span>: <span class='covered-line'>837</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:62</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>836</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L69'><span>69:10</span></a></span>) to (<span class='line-number'><a href='#L69'><span>69:72</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (69:10)
     Condition C2 --> (69:33)
     Condition C3 --> (69:47)
     Condition C4 --> (69:62)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  F  = F      }
  4 { T,  T,  T,  -  = T      }
  5 { T,  T,  F,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>3.13k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ValueTracking.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVTargetParser.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>6.51k</pre></td><td class='code'><pre>inline static bool isValidLMUL(unsigned LMUL, bool Fractional) {</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>6.51k</pre></td><td class='code'><pre>  return isPowerOf2_32(LMUL) &amp;&amp; LMUL &lt;= 8 &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>6.49k</span></div><div class='tooltip'>!Fractional<span class='tooltip-content'>6.49k</span></div> || <div class='tooltip'>LMUL != 1<span class='tooltip-content'>1.60k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.51k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.49k</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.88k</span>, <span class='None'>False</span>: <span class='covered-line'>1.60k</span>]
  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:62</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.60k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L69'><span>69:10</span></a></span>) to (<span class='line-number'><a href='#L69'><span>69:72</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (69:10)
     Condition C2 --> (69:33)
     Condition C3 --> (69:47)
     Condition C4 --> (69:62)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  F,  -,  -  = F      }
  2 { T,  T,  T,  -  = T      }
  3 { T,  T,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>6.51k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCV.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SanitizerArgs.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Clang.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Flang.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SemaChecking.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ItaniumMangle.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Type.cpp:llvm::RISCVVType::isValidLMUL(unsigned int, bool)</pre></div></div></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned encodeVTYPE(RISCVII::VLMUL VLMUL, unsigned SEW, bool TailAgnostic,</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     bool MaskAgnostic);</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>inline static RISCVII::VLMUL getVLMUL(unsigned VType) {</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>  unsigned VLMUL = VType &amp; 0x7;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>  return static_cast&lt;RISCVII::VLMUL&gt;(VLMUL);</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>1.41M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstrInfo.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>inline static RISCVII::VLMUL getVLMUL(unsigned VType) {</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>  unsigned VLMUL = VType &amp; 0x7;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>  return static_cast&lt;RISCVII::VLMUL&gt;(VLMUL);</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertVSETVLI.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>1.11M</pre></td><td class='code'><pre>inline static RISCVII::VLMUL getVLMUL(unsigned VType) {</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>1.11M</pre></td><td class='code'><pre>  unsigned VLMUL = VType &amp; 0x7;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>1.11M</pre></td><td class='code'><pre>  return static_cast&lt;RISCVII::VLMUL&gt;(VLMUL);</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>1.11M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstPrinter.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>inline static RISCVII::VLMUL getVLMUL(unsigned VType) {</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  unsigned VLMUL = VType &amp; 0x7;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  return static_cast&lt;RISCVII::VLMUL&gt;(VLMUL);</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ValueTracking.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVTargetParser.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>inline static RISCVII::VLMUL getVLMUL(unsigned VType) {</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  unsigned VLMUL = VType &amp; 0x7;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  return static_cast&lt;RISCVII::VLMUL&gt;(VLMUL);</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCV.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SanitizerArgs.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Clang.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Flang.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SemaChecking.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ItaniumMangle.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Type.cpp:llvm::RISCVVType::getVLMUL(unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Decode VLMUL into 1,2,4,8 and fractional indicator.</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::pair&lt;unsigned, bool&gt; decodeVLMUL(RISCVII::VLMUL VLMUL);</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>inline static RISCVII::VLMUL encodeLMUL(unsigned LMUL, bool Fractional) {</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>  assert(isValidLMUL(LMUL, Fractional) &amp;&amp; &quot;Unsupported LMUL&quot;);</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>  unsigned LmulLog2 = Log2_32(LMUL);</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>  return static_cast&lt;RISCVII::VLMUL&gt;(Fractional ? <div class='tooltip'>8 - LmulLog2<span class='tooltip-content'>1.23k</span></div> : <div class='tooltip'>LmulLog2<span class='tooltip-content'>3.60k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>418</span>, <span class='None'>False</span>: <span class='covered-line'>1.14k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>801</span>, <span class='None'>False</span>: <span class='covered-line'>2.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelLowering.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>inline static RISCVII::VLMUL encodeLMUL(unsigned LMUL, bool Fractional) {</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  assert(isValidLMUL(LMUL, Fractional) &amp;&amp; &quot;Unsupported LMUL&quot;);</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  unsigned LmulLog2 = Log2_32(LMUL);</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  return static_cast&lt;RISCVII::VLMUL&gt;(Fractional ? <div class='tooltip'>8 - LmulLog2<span class='tooltip-content'>16</span></div> : <div class='tooltip'>LmulLog2<span class='tooltip-content'>16</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVAsmParser.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>inline static RISCVII::VLMUL encodeLMUL(unsigned LMUL, bool Fractional) {</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>  assert(isValidLMUL(LMUL, Fractional) &amp;&amp; &quot;Unsupported LMUL&quot;);</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>  unsigned LmulLog2 = Log2_32(LMUL);</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>  return static_cast&lt;RISCVII::VLMUL&gt;(Fractional ? <div class='tooltip'>8 - LmulLog2<span class='tooltip-content'>418</span></div> : <div class='tooltip'>LmulLog2<span class='tooltip-content'>1.14k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>418</span>, <span class='None'>False</span>: <span class='covered-line'>1.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ValueTracking.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVTargetParser.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>inline static RISCVII::VLMUL encodeLMUL(unsigned LMUL, bool Fractional) {</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>  assert(isValidLMUL(LMUL, Fractional) &amp;&amp; &quot;Unsupported LMUL&quot;);</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>  unsigned LmulLog2 = Log2_32(LMUL);</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>  return static_cast&lt;RISCVII::VLMUL&gt;(Fractional ? <div class='tooltip'>8 - LmulLog2<span class='tooltip-content'>801</span></div> : <div class='tooltip'>LmulLog2<span class='tooltip-content'>2.44k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>801</span>, <span class='None'>False</span>: <span class='covered-line'>2.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCV.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SanitizerArgs.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Clang.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Flang.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SemaChecking.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ItaniumMangle.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Type.cpp:llvm::RISCVVType::encodeLMUL(unsigned int, bool)</pre></div></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>1.53M</pre></td><td class='code'><pre>inline static unsigned decodeVSEW(unsigned VSEW) {</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>1.53M</pre></td><td class='code'><pre>  assert(VSEW &lt; 8 &amp;&amp; &quot;Unexpected VSEW value&quot;);</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>1.53M</pre></td><td class='code'><pre>  return 1 &lt;&lt; (VSEW + 3);</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>1.53M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstrInfo.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>inline static unsigned decodeVSEW(unsigned VSEW) {</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>  assert(VSEW &lt; 8 &amp;&amp; &quot;Unexpected VSEW value&quot;);</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>  return 1 &lt;&lt; (VSEW + 3);</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelLowering.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>inline static unsigned decodeVSEW(unsigned VSEW) {</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  assert(VSEW &lt; 8 &amp;&amp; &quot;Unexpected VSEW value&quot;);</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  return 1 &lt;&lt; (VSEW + 3);</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertVSETVLI.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>inline static unsigned decodeVSEW(unsigned VSEW) {</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>  assert(VSEW &lt; 8 &amp;&amp; &quot;Unexpected VSEW value&quot;);</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>  return 1 &lt;&lt; (VSEW + 3);</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelDAGToDAG.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>inline static unsigned decodeVSEW(unsigned VSEW) {</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  assert(VSEW &lt; 8 &amp;&amp; &quot;Unexpected VSEW value&quot;);</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  return 1 &lt;&lt; (VSEW + 3);</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstPrinter.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>inline static unsigned decodeVSEW(unsigned VSEW) {</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  assert(VSEW &lt; 8 &amp;&amp; &quot;Unexpected VSEW value&quot;);</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  return 1 &lt;&lt; (VSEW + 3);</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ValueTracking.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>274</pre></td><td class='code'><pre>inline static unsigned decodeVSEW(unsigned VSEW) {</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>274</pre></td><td class='code'><pre>  assert(VSEW &lt; 8 &amp;&amp; &quot;Unexpected VSEW value&quot;);</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>274</pre></td><td class='code'><pre>  return 1 &lt;&lt; (VSEW + 3);</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>274</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVTargetParser.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>inline static unsigned decodeVSEW(unsigned VSEW) {</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  assert(VSEW &lt; 8 &amp;&amp; &quot;Unexpected VSEW value&quot;);</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  return 1 &lt;&lt; (VSEW + 3);</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCV.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SanitizerArgs.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Clang.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Flang.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SemaChecking.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ItaniumMangle.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Type.cpp:llvm::RISCVVType::decodeVSEW(unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>843k</pre></td><td class='code'><pre>inline static unsigned encodeSEW(unsigned SEW) {</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>843k</pre></td><td class='code'><pre>  assert(isValidSEW(SEW) &amp;&amp; &quot;Unexpected SEW value&quot;);</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>843k</pre></td><td class='code'><pre>  return Log2_32(SEW) - 3;</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>843k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVISelLowering.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>inline static unsigned encodeSEW(unsigned SEW) {</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  assert(isValidSEW(SEW) &amp;&amp; &quot;Unexpected SEW value&quot;);</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  return Log2_32(SEW) - 3;</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertVSETVLI.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ValueTracking.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVTargetParser.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>843k</pre></td><td class='code'><pre>inline static unsigned encodeSEW(unsigned SEW) {</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>843k</pre></td><td class='code'><pre>  assert(isValidSEW(SEW) &amp;&amp; &quot;Unexpected SEW value&quot;);</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>843k</pre></td><td class='code'><pre>  return Log2_32(SEW) - 3;</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>843k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCV.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SanitizerArgs.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Clang.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Flang.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SemaChecking.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ItaniumMangle.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Type.cpp:llvm::RISCVVType::encodeSEW(unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>1.53M</pre></td><td class='code'><pre>inline static unsigned getSEW(unsigned VType) {</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>1.53M</pre></td><td class='code'><pre>  unsigned VSEW = (VType &gt;&gt; 3) &amp; 0x7;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.53M</pre></td><td class='code'><pre>  return decodeVSEW(VSEW);</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>1.53M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstrInfo.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>inline static unsigned getSEW(unsigned VType) {</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>  unsigned VSEW = (VType &gt;&gt; 3) &amp; 0x7;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>  return decodeVSEW(VSEW);</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertVSETVLI.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>inline static unsigned getSEW(unsigned VType) {</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>  unsigned VSEW = (VType &gt;&gt; 3) &amp; 0x7;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>  return decodeVSEW(VSEW);</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>1.25M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstPrinter.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>inline static unsigned getSEW(unsigned VType) {</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  unsigned VSEW = (VType &gt;&gt; 3) &amp; 0x7;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  return decodeVSEW(VSEW);</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ValueTracking.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVTargetParser.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>inline static unsigned getSEW(unsigned VType) {</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  unsigned VSEW = (VType &gt;&gt; 3) &amp; 0x7;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  return decodeVSEW(VSEW);</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCV.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SanitizerArgs.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Clang.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Flang.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SemaChecking.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ItaniumMangle.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Type.cpp:llvm::RISCVVType::getSEW(unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>734k</pre></td><td class='code'><pre>inline static bool isTailAgnostic(unsigned VType) { return VType &amp; 0x40; }</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInstrInfo.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>inline static bool isTailAgnostic(unsigned VType) { return VType &amp; 0x40; }</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertVSETVLI.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>578k</pre></td><td class='code'><pre>inline static bool isTailAgnostic(unsigned VType) { return VType &amp; 0x40; }</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ValueTracking.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVTargetParser.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>inline static bool isTailAgnostic(unsigned VType) { return VType &amp; 0x40; }</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCV.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SanitizerArgs.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Clang.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Flang.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SemaChecking.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ItaniumMangle.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Type.cpp:llvm::RISCVVType::isTailAgnostic(unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>330k</pre></td><td class='code'><pre>inline static bool isMaskAgnostic(unsigned VType) { return VType &amp; 0x80; }</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmPrinter.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstrInfo.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterInfo.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFrameLowering.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVSubtarget.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelLowering.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMachineFunctionInfo.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetMachine.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVDeadRegisterDefinitions.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMakeCompressible.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVGatherScatterLowering.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCodeGenPrepare.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostRAExpandPseudoInsts.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMergeBaseOffset.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVOptWInstrs.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandPseudoInsts.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVFoldMasks.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVInsertVSETVLI.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>189k</pre></td><td class='code'><pre>inline static bool isMaskAgnostic(unsigned VType) { return VType &amp; 0x80; }</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertReadWriteCSR.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInsertWriteVXRM.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVISelDAGToDAG.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMoveMerger.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPushPopOptimizer.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRedundantCopyElimination.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVExpandAtomicPseudoInsts.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetObjectFile.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetTransformInfo.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVCallLowering.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstructionSelector.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVLegalizerInfo.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPostLegalizerCombiner.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVO0PreLegalizerCombiner.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVPreLegalizerCombiner.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVRegisterBankInfo.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmParser.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVBaseInfo.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVInstPrinter.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCExpr.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCTargetDesc.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVAsmBackend.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVMCCodeEmitter.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVTargetStreamer.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCVELFStreamer.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ValueTracking.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>RISCVTargetParser.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>inline static bool isMaskAgnostic(unsigned VType) { return VType &amp; 0x80; }</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: RISCV.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SanitizerArgs.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Clang.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Flang.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: SemaChecking.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ItaniumMangle.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Type.cpp:llvm::RISCVVType::isMaskAgnostic(unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void printVType(unsigned VType, raw_ostream &amp;OS);</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned getSEWLMULRatio(unsigned SEW, RISCVII::VLMUL VLMul);</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;RISCVII::VLMUL&gt;</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>getSameRatioLMUL(unsigned SEW, RISCVII::VLMUL VLMUL, unsigned EEW);</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace RISCVVType</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr></table></div></body></html>