
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003301    0.033244    0.259575    0.498666 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033244    0.000227    0.498892 v fanout66/A (sg13g2_buf_2)
     4    0.030953    0.096547    0.161897    0.660789 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.096584    0.001768    0.662557 v fanout65/A (sg13g2_buf_8)
     8    0.033479    0.044450    0.152108    0.814665 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.044450    0.000756    0.815421 v _205_/A (sg13g2_nand2_1)
     1    0.003978    0.042968    0.054843    0.870264 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.042969    0.000307    0.870571 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.005639    0.075158    0.087403    0.957974 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.075158    0.000229    0.958203 v _211_/A (sg13g2_xnor2_1)
     1    0.001690    0.042827    0.104154    1.062357 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.042827    0.000062    1.062419 v _299_/D (sg13g2_dfrbpq_1)
                                              1.062419   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035626    0.000587    0.239282 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.489282   clock uncertainty
                                  0.000000    0.489282   clock reconvergence pessimism
                                 -0.053753    0.435529   library hold time
                                              0.435529   data required time
---------------------------------------------------------------------------------------------
                                              0.435529   data required time
                                             -1.062419   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626890   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003301    0.033244    0.259575    0.498666 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033244    0.000227    0.498892 v fanout66/A (sg13g2_buf_2)
     4    0.030953    0.096547    0.161897    0.660789 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.096584    0.001768    0.662557 v fanout65/A (sg13g2_buf_8)
     8    0.033479    0.044450    0.152108    0.814665 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.044470    0.001509    0.816174 v _206_/A (sg13g2_xnor2_1)
     2    0.009322    0.108389    0.143688    0.959862 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.108389    0.000309    0.960171 v _208_/A (sg13g2_xor2_1)
     1    0.001593    0.037865    0.110926    1.071097 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.037865    0.000115    1.071212 v _298_/D (sg13g2_dfrbpq_1)
                                              1.071212   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.489091   clock uncertainty
                                  0.000000    0.489091   clock reconvergence pessimism
                                 -0.051755    0.437336   library hold time
                                              0.437336   data required time
---------------------------------------------------------------------------------------------
                                              0.437336   data required time
                                             -1.071212   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633876   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000391    0.239086 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003110    0.032513    0.258811    0.497898 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032513    0.000218    0.498116 v fanout71/A (sg13g2_buf_2)
     4    0.034937    0.107217    0.168799    0.666915 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.107252    0.001871    0.668786 v fanout69/A (sg13g2_buf_8)
     8    0.035077    0.045796    0.158061    0.826847 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.045807    0.000818    0.827665 v _202_/A (sg13g2_xor2_1)
     2    0.010603    0.077929    0.146751    0.974416 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.077934    0.000687    0.975103 v _204_/A (sg13g2_xor2_1)
     1    0.002361    0.040875    0.103708    1.078811 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.040875    0.000090    1.078900 v _297_/D (sg13g2_dfrbpq_1)
                                              1.078900   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000391    0.239086 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.489086   clock uncertainty
                                  0.000000    0.489086   clock reconvergence pessimism
                                 -0.052967    0.436119   library hold time
                                              0.436119   data required time
---------------------------------------------------------------------------------------------
                                              0.436119   data required time
                                             -1.078900   data arrival time
---------------------------------------------------------------------------------------------
                                              0.642781   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003301    0.033244    0.259575    0.498666 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033244    0.000227    0.498892 v fanout66/A (sg13g2_buf_2)
     4    0.030953    0.096547    0.161897    0.660789 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.096584    0.001768    0.662557 v fanout65/A (sg13g2_buf_8)
     8    0.033479    0.044450    0.152108    0.814665 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.044516    0.002753    0.817418 v _182_/A (sg13g2_nand2_1)
     1    0.004531    0.046049    0.057498    0.874916 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.046049    0.000178    0.875094 ^ _217_/A (sg13g2_nor3_1)
     1    0.004370    0.043132    0.066291    0.941385 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.043133    0.000304    0.941689 v _218_/A2 (sg13g2_o21ai_1)
     1    0.004865    0.089519    0.137996    1.079685 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.089519    0.000311    1.079996 ^ _219_/A (sg13g2_inv_1)
     1    0.001706    0.032944    0.055592    1.135587 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.032944    0.000064    1.135651 v _301_/D (sg13g2_dfrbpq_1)
                                              1.135651   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000738    0.240818 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.490818   clock uncertainty
                                  0.000000    0.490818   clock reconvergence pessimism
                                 -0.049305    0.441513   library hold time
                                              0.441513   data required time
---------------------------------------------------------------------------------------------
                                              0.441513   data required time
                                             -1.135651   data arrival time
---------------------------------------------------------------------------------------------
                                              0.694138   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.027328    0.003244    1.003244 v rst (in)
                                                         rst (net)
                      0.027328    0.000000    1.003244 v input1/A (sg13g2_buf_1)
     2    0.012989    0.079519    0.130526    1.133771 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.079521    0.000508    1.134279 v _292_/A (sg13g2_inv_1)
     1    0.005705    0.055982    0.073182    1.207461 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.055982    0.000236    1.207697 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.207697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000738    0.240818 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.490818   clock uncertainty
                                  0.000000    0.490818   clock reconvergence pessimism
                                 -0.177594    0.313224   library removal time
                                              0.313224   data required time
---------------------------------------------------------------------------------------------
                                              0.313224   data required time
                                             -1.207697   data arrival time
---------------------------------------------------------------------------------------------
                                              0.894473   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000671    0.240751 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001621    0.029958    0.255018    0.495769 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029958    0.000063    0.495831 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.008757    0.088282    0.587783    1.083614 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088282    0.000707    1.084322 ^ fanout79/A (sg13g2_buf_8)
     7    0.044480    0.054852    0.148693    1.233014 ^ fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.054985    0.002249    1.235264 ^ _128_/A (sg13g2_inv_2)
     5    0.024692    0.075379    0.085228    1.320492 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.075379    0.000059    1.320551 v _293_/D (sg13g2_dfrbpq_1)
                                              1.320551   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000671    0.240751 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.490751   clock uncertainty
                                  0.000000    0.490751   clock reconvergence pessimism
                                 -0.066396    0.424355   library hold time
                                              0.424355   data required time
---------------------------------------------------------------------------------------------
                                              0.424355   data required time
                                             -1.320551   data arrival time
---------------------------------------------------------------------------------------------
                                              0.896196   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000671    0.240751 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001621    0.029958    0.255018    0.495769 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029958    0.000063    0.495831 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.008757    0.088282    0.587783    1.083614 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.088282    0.000707    1.084322 ^ fanout79/A (sg13g2_buf_8)
     7    0.044480    0.054852    0.148693    1.233014 ^ fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.054979    0.002203    1.235218 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002295    0.048369    0.099116    1.334333 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.048369    0.000081    1.334414 v _294_/D (sg13g2_dfrbpq_1)
                                              1.334414   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000642    0.240722 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.490722   clock uncertainty
                                  0.000000    0.490722   clock reconvergence pessimism
                                 -0.055518    0.435204   library hold time
                                              0.435204   data required time
---------------------------------------------------------------------------------------------
                                              0.435204   data required time
                                             -1.334414   data arrival time
---------------------------------------------------------------------------------------------
                                              0.899210   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.027328    0.003244    1.003244 v rst (in)
                                                         rst (net)
                      0.027328    0.000000    1.003244 v input1/A (sg13g2_buf_1)
     2    0.012989    0.079519    0.130526    1.133771 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.079520    0.000455    1.134226 v fanout80/A (sg13g2_buf_8)
     8    0.038626    0.046897    0.145558    1.279785 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.047350    0.003147    1.282932 v _285_/A (sg13g2_inv_1)
     1    0.005088    0.046812    0.057545    1.340477 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.046812    0.000207    1.340684 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.340684   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000642    0.240722 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.490722   clock uncertainty
                                  0.000000    0.490722   clock reconvergence pessimism
                                 -0.174048    0.316674   library removal time
                                              0.316674   data required time
---------------------------------------------------------------------------------------------
                                              0.316674   data required time
                                             -1.340684   data arrival time
---------------------------------------------------------------------------------------------
                                              1.024010   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.027328    0.003244    1.003244 v rst (in)
                                                         rst (net)
                      0.027328    0.000000    1.003244 v input1/A (sg13g2_buf_1)
     2    0.012989    0.079519    0.130526    1.133771 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.079520    0.000455    1.134226 v fanout80/A (sg13g2_buf_8)
     8    0.038626    0.046897    0.145558    1.279785 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.047359    0.003197    1.282982 v _129_/A (sg13g2_inv_1)
     1    0.005236    0.047665    0.058247    1.341229 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.047665    0.000213    1.341443 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.341443   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000671    0.240751 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.490751   clock uncertainty
                                  0.000000    0.490751   clock reconvergence pessimism
                                 -0.174378    0.316373   library removal time
                                              0.316373   data required time
---------------------------------------------------------------------------------------------
                                              0.316373   data required time
                                             -1.341443   data arrival time
---------------------------------------------------------------------------------------------
                                              1.025070   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.027328    0.003244    1.003244 v rst (in)
                                                         rst (net)
                      0.027328    0.000000    1.003244 v input1/A (sg13g2_buf_1)
     2    0.012989    0.079519    0.130526    1.133771 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.079520    0.000455    1.134226 v fanout80/A (sg13g2_buf_8)
     8    0.038626    0.046897    0.145558    1.279785 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.047322    0.002994    1.282778 v _287_/A (sg13g2_inv_1)
     1    0.005274    0.047874    0.058412    1.341190 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.047875    0.000215    1.341406 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.341406   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000714    0.240794 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.490794   clock uncertainty
                                  0.000000    0.490794   clock reconvergence pessimism
                                 -0.174459    0.316335   library removal time
                                              0.316335   data required time
---------------------------------------------------------------------------------------------
                                              0.316335   data required time
                                             -1.341406   data arrival time
---------------------------------------------------------------------------------------------
                                              1.025071   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.027328    0.003244    1.003244 v rst (in)
                                                         rst (net)
                      0.027328    0.000000    1.003244 v input1/A (sg13g2_buf_1)
     2    0.012989    0.079519    0.130526    1.133771 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.079520    0.000455    1.134226 v fanout80/A (sg13g2_buf_8)
     8    0.038626    0.046897    0.145558    1.279785 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.047298    0.002855    1.282640 v _290_/A (sg13g2_inv_1)
     1    0.005074    0.046724    0.057459    1.340099 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.046724    0.000207    1.340306 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.340306   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035626    0.000587    0.239282 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.489282   clock uncertainty
                                  0.000000    0.489282   clock reconvergence pessimism
                                 -0.174289    0.314993   library removal time
                                              0.314993   data required time
---------------------------------------------------------------------------------------------
                                              0.314993   data required time
                                             -1.340306   data arrival time
---------------------------------------------------------------------------------------------
                                              1.025312   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.027328    0.003244    1.003244 v rst (in)
                                                         rst (net)
                      0.027328    0.000000    1.003244 v input1/A (sg13g2_buf_1)
     2    0.012989    0.079519    0.130526    1.133771 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.079520    0.000455    1.134226 v fanout80/A (sg13g2_buf_8)
     8    0.038626    0.046897    0.145558    1.279785 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.047329    0.003034    1.282819 v _286_/A (sg13g2_inv_1)
     1    0.005425    0.048744    0.059123    1.341942 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.048744    0.000223    1.342164 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.342164   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000615    0.240695 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.490695   clock uncertainty
                                  0.000000    0.490695   clock reconvergence pessimism
                                 -0.174708    0.315988   library removal time
                                              0.315988   data required time
---------------------------------------------------------------------------------------------
                                              0.315988   data required time
                                             -1.342164   data arrival time
---------------------------------------------------------------------------------------------
                                              1.026177   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.027328    0.003244    1.003244 v rst (in)
                                                         rst (net)
                      0.027328    0.000000    1.003244 v input1/A (sg13g2_buf_1)
     2    0.012989    0.079519    0.130526    1.133771 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.079520    0.000455    1.134226 v fanout80/A (sg13g2_buf_8)
     8    0.038626    0.046897    0.145558    1.279785 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.047245    0.002533    1.282317 v _288_/A (sg13g2_inv_1)
     1    0.005224    0.047575    0.058146    1.340464 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.047575    0.000211    1.340674 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.340674   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000391    0.239086 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.489086   clock uncertainty
                                  0.000000    0.489086   clock reconvergence pessimism
                                 -0.174618    0.314469   library removal time
                                              0.314469   data required time
---------------------------------------------------------------------------------------------
                                              0.314469   data required time
                                             -1.340674   data arrival time
---------------------------------------------------------------------------------------------
                                              1.026206   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.027328    0.003244    1.003244 v rst (in)
                                                         rst (net)
                      0.027328    0.000000    1.003244 v input1/A (sg13g2_buf_1)
     2    0.012989    0.079519    0.130526    1.133771 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.079520    0.000455    1.134226 v fanout80/A (sg13g2_buf_8)
     8    0.038626    0.046897    0.145558    1.279785 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.047273    0.002708    1.282492 v _291_/A (sg13g2_inv_1)
     1    0.005881    0.051376    0.061250    1.343742 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.051376    0.000243    1.343986 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.343986   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000443    0.239138 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.489138   clock uncertainty
                                  0.000000    0.489138   clock reconvergence pessimism
                                 -0.176088    0.313050   library removal time
                                              0.313050   data required time
---------------------------------------------------------------------------------------------
                                              0.313050   data required time
                                             -1.343986   data arrival time
---------------------------------------------------------------------------------------------
                                              1.030936   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002817    0.027328    0.003244    1.003244 v rst (in)
                                                         rst (net)
                      0.027328    0.000000    1.003244 v input1/A (sg13g2_buf_1)
     2    0.012989    0.079519    0.130526    1.133771 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.079520    0.000455    1.134226 v fanout80/A (sg13g2_buf_8)
     8    0.038626    0.046897    0.145558    1.279785 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.047254    0.002588    1.282372 v _289_/A (sg13g2_inv_1)
     1    0.006027    0.052219    0.061929    1.344301 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.052219    0.000248    1.344549 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.344549   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.489091   clock uncertainty
                                  0.000000    0.489091   clock reconvergence pessimism
                                 -0.176414    0.312677   library removal time
                                              0.312677   data required time
---------------------------------------------------------------------------------------------
                                              0.312677   data required time
                                             -1.344549   data arrival time
---------------------------------------------------------------------------------------------
                                              1.031872   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000738    0.240818 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001709    0.030449    0.255420    0.496238 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.030449    0.000065    0.496303 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.012263    0.109482    0.607467    1.103770 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.109487    0.000885    1.104655 ^ fanout57/A (sg13g2_buf_8)
     8    0.041759    0.053610    0.156965    1.261620 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.054016    0.002757    1.264377 ^ _195_/B (sg13g2_xor2_1)
     2    0.009512    0.072607    0.135544    1.399922 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.072607    0.000302    1.400223 v _196_/B (sg13g2_xor2_1)
     1    0.001556    0.037830    0.087152    1.487375 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.037831    0.000060    1.487435 v _295_/D (sg13g2_dfrbpq_2)
                                              1.487435   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000615    0.240695 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.490695   clock uncertainty
                                  0.000000    0.490695   clock reconvergence pessimism
                                 -0.051277    0.439419   library hold time
                                              0.439419   data required time
---------------------------------------------------------------------------------------------
                                              0.439419   data required time
                                             -1.487435   data arrival time
---------------------------------------------------------------------------------------------
                                              1.048017   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000615    0.240695 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.003678    0.037091    0.276177    0.516873 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037091    0.000111    0.516983 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.008673    0.087794    0.591512    1.108496 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.087794    0.000684    1.109180 ^ fanout74/A (sg13g2_buf_8)
     8    0.047588    0.057023    0.149798    1.258978 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.057226    0.002143    1.261120 ^ _194_/A (sg13g2_and2_1)
     1    0.004584    0.049819    0.138159    1.399279 ^ _194_/X (sg13g2_and2_1)
                                                         _027_ (net)
                      0.049820    0.000299    1.399579 ^ _197_/B1 (sg13g2_a21oi_1)
     2    0.009797    0.064023    0.078093    1.477672 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.064031    0.000611    1.478283 v _200_/A (sg13g2_xor2_1)
     1    0.002342    0.040749    0.097136    1.575419 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.040750    0.000139    1.575558 v _296_/D (sg13g2_dfrbpq_1)
                                              1.575558   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000714    0.240794 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.490794   clock uncertainty
                                  0.000000    0.490794   clock reconvergence pessimism
                                 -0.052449    0.438345   library hold time
                                              0.438345   data required time
---------------------------------------------------------------------------------------------
                                              0.438345   data required time
                                             -1.575558   data arrival time
---------------------------------------------------------------------------------------------
                                              1.137213   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000443    0.239138 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009005    0.059644    0.282399    0.521537 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.059645    0.000280    0.521817 v output2/A (sg13g2_buf_1)
     1    0.006565    0.048664    0.121028    0.642846 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.048665    0.000274    0.643120 v sign (out)
                                              0.643120   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.643120   data arrival time
---------------------------------------------------------------------------------------------
                                              1.393120   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000443    0.239138 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009153    0.072473    0.288317    0.527455 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.072473    0.000228    0.527683 ^ hold1/A (sg13g2_dlygate4sd3_1)
     1    0.006665    0.076469    0.601237    1.128920 ^ hold1/X (sg13g2_dlygate4sd3_1)
                                                         net37 (net)
                      0.076469    0.000491    1.129411 ^ _214_/A (sg13g2_xnor2_1)
     1    0.002139    0.047354    0.107959    1.237370 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.047354    0.000136    1.237506 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001679    0.053231    0.589228    1.826734 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.053231    0.000063    1.826797 v _300_/D (sg13g2_dfrbpq_1)
                                              1.826797   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000443    0.239138 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.489138   clock uncertainty
                                  0.000000    0.489138   clock reconvergence pessimism
                                 -0.057943    0.431195   library hold time
                                              0.431195   data required time
---------------------------------------------------------------------------------------------
                                              0.431195   data required time
                                             -1.826797   data arrival time
---------------------------------------------------------------------------------------------
                                              1.395602   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000443    0.239138 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009005    0.059644    0.282399    0.521537 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.059646    0.000376    0.521913 v _127_/A (sg13g2_inv_1)
     1    0.003830    0.042156    0.056244    0.578156 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.042156    0.000263    0.578419 ^ output3/A (sg13g2_buf_1)
     1    0.007100    0.059041    0.114513    0.692933 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.059041    0.000303    0.693236 ^ signB (out)
                                              0.693236   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.693236   data arrival time
---------------------------------------------------------------------------------------------
                                              1.443236   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003399    0.039662    0.262167    0.501258 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039662    0.000235    0.501493 ^ fanout66/A (sg13g2_buf_2)
     4    0.031733    0.113880    0.168324    0.669817 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.113914    0.001858    0.671675 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.003595    0.047377    0.075933    0.747608 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.047377    0.000273    0.747881 v _179_/B (sg13g2_nand2_1)
     2    0.006706    0.063408    0.075322    0.823203 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.063408    0.000213    0.823416 ^ _281_/B (sg13g2_nor2_1)
     1    0.005100    0.043797    0.064568    0.887984 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.043809    0.000649    0.888633 v output35/A (sg13g2_buf_1)
     1    0.008300    0.056748    0.119932    1.008565 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.056752    0.000536    1.009101 v sine_out[8] (out)
                                              1.009101   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.009101   data arrival time
---------------------------------------------------------------------------------------------
                                              1.759101   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003399    0.039662    0.262167    0.501258 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039662    0.000235    0.501493 ^ fanout66/A (sg13g2_buf_2)
     4    0.031733    0.113880    0.168324    0.669817 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.113912    0.001818    0.671636 ^ fanout65/A (sg13g2_buf_8)
     8    0.034083    0.048836    0.154611    0.826247 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.048887    0.002640    0.828887 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.003698    0.034871    0.092115    0.921001 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.034871    0.000227    0.921228 v output13/A (sg13g2_buf_1)
     1    0.007544    0.052907    0.112578    1.033806 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.052907    0.000195    1.034001 v sine_out[18] (out)
                                              1.034001   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.034001   data arrival time
---------------------------------------------------------------------------------------------
                                              1.784001   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003399    0.039662    0.262167    0.501258 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039662    0.000235    0.501493 ^ fanout66/A (sg13g2_buf_2)
     4    0.031733    0.113880    0.168324    0.669817 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.113913    0.001842    0.671659 ^ _135_/A (sg13g2_nor2_1)
     1    0.003252    0.049693    0.084791    0.756450 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.049693    0.000129    0.756579 v _174_/A (sg13g2_nand2_1)
     1    0.003678    0.042332    0.055529    0.812108 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.042332    0.000276    0.812384 ^ _175_/B (sg13g2_nand2_1)
     1    0.005923    0.073529    0.096008    0.908392 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.073530    0.000420    0.908812 v output22/A (sg13g2_buf_1)
     1    0.007582    0.053734    0.132166    1.040977 v output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.053734    0.000162    1.041140 v sine_out[26] (out)
                                              1.041140   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.041140   data arrival time
---------------------------------------------------------------------------------------------
                                              1.791140   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000391    0.239086 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003208    0.038711    0.261300    0.500386 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038711    0.000226    0.500612 ^ fanout71/A (sg13g2_buf_2)
     4    0.035942    0.126873    0.176515    0.677127 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.127096    0.004378    0.681505 ^ fanout68/A (sg13g2_buf_8)
     8    0.034370    0.049720    0.160566    0.842072 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.049753    0.002067    0.844139 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.002641    0.050268    0.085015    0.929154 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.050268    0.000101    0.929254 v output36/A (sg13g2_buf_1)
     1    0.008274    0.056719    0.123084    1.052338 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.056723    0.000529    1.052867 v sine_out[9] (out)
                                              1.052867   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.052867   data arrival time
---------------------------------------------------------------------------------------------
                                              1.802867   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003399    0.039662    0.262167    0.501258 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039662    0.000235    0.501493 ^ fanout66/A (sg13g2_buf_2)
     4    0.031733    0.113880    0.168324    0.669817 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.113914    0.001858    0.671675 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.003595    0.047377    0.075933    0.747608 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.047377    0.000273    0.747881 v _179_/B (sg13g2_nand2_1)
     2    0.006706    0.063408    0.075322    0.823203 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.063408    0.000200    0.823403 ^ _180_/B (sg13g2_nand2_1)
     1    0.005839    0.074561    0.104495    0.927899 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.074562    0.000436    0.928334 v output24/A (sg13g2_buf_1)
     1    0.007886    0.055176    0.133741    1.062075 v output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.055180    0.000512    1.062587 v sine_out[28] (out)
                                              1.062587   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.062587   data arrival time
---------------------------------------------------------------------------------------------
                                              1.812587   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003399    0.039662    0.262167    0.501258 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039662    0.000235    0.501493 ^ fanout66/A (sg13g2_buf_2)
     4    0.031733    0.113880    0.168324    0.669817 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.113912    0.001818    0.671636 ^ fanout65/A (sg13g2_buf_8)
     8    0.034083    0.048836    0.154611    0.826247 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.048867    0.002011    0.828257 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.004321    0.064093    0.107401    0.935658 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.064094    0.000303    0.935961 v output23/A (sg13g2_buf_1)
     1    0.007540    0.053383    0.127242    1.063204 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.053383    0.000195    1.063399 v sine_out[27] (out)
                                              1.063399   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.063399   data arrival time
---------------------------------------------------------------------------------------------
                                              1.813399   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003399    0.039662    0.262167    0.501258 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039662    0.000235    0.501493 ^ fanout66/A (sg13g2_buf_2)
     4    0.031733    0.113880    0.168324    0.669817 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.113912    0.001818    0.671636 ^ fanout65/A (sg13g2_buf_8)
     8    0.034083    0.048836    0.154611    0.826247 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.048899    0.002888    0.829135 ^ _155_/A1 (sg13g2_a221oi_1)
     1    0.004511    0.043879    0.117275    0.946410 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.043880    0.000267    0.946677 v output12/A (sg13g2_buf_1)
     1    0.007544    0.053059    0.117103    1.063780 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.053059    0.000195    1.063975 v sine_out[17] (out)
                                              1.063975   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.063975   data arrival time
---------------------------------------------------------------------------------------------
                                              1.813975   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000391    0.239086 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003208    0.038711    0.261300    0.500386 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038711    0.000226    0.500612 ^ fanout71/A (sg13g2_buf_2)
     4    0.035942    0.126873    0.176515    0.677127 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.127096    0.004378    0.681505 ^ fanout68/A (sg13g2_buf_8)
     8    0.034370    0.049720    0.160566    0.842072 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.049757    0.002208    0.844280 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.004383    0.057308    0.097372    0.941652 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.057308    0.000262    0.941914 v output5/A (sg13g2_buf_1)
     1    0.008312    0.056967    0.126935    1.068849 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.056967    0.000230    1.069078 v sine_out[10] (out)
                                              1.069078   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.069078   data arrival time
---------------------------------------------------------------------------------------------
                                              1.819078   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000391    0.239086 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003208    0.038711    0.261300    0.500386 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038711    0.000226    0.500612 ^ fanout71/A (sg13g2_buf_2)
     4    0.035942    0.126873    0.176515    0.677127 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.127096    0.004378    0.681505 ^ fanout68/A (sg13g2_buf_8)
     8    0.034370    0.049720    0.160566    0.842072 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.049762    0.002371    0.844442 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.004795    0.058966    0.100292    0.944734 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.058967    0.000297    0.945031 v output6/A (sg13g2_buf_1)
     1    0.007745    0.054272    0.125492    1.070523 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.054272    0.000200    1.070723 v sine_out[11] (out)
                                              1.070723   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.070723   data arrival time
---------------------------------------------------------------------------------------------
                                              1.820723   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000391    0.239086 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003208    0.038711    0.261300    0.500386 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038711    0.000226    0.500612 ^ fanout71/A (sg13g2_buf_2)
     4    0.035942    0.126873    0.176515    0.677127 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.127096    0.004378    0.681505 ^ fanout68/A (sg13g2_buf_8)
     8    0.034370    0.049720    0.160566    0.842072 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.049752    0.002036    0.844108 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.004916    0.059460    0.101143    0.945251 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.059461    0.000311    0.945561 v output8/A (sg13g2_buf_1)
     1    0.007589    0.053533    0.125125    1.070686 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.053533    0.000170    1.070856 v sine_out[13] (out)
                                              1.070856   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.070856   data arrival time
---------------------------------------------------------------------------------------------
                                              1.820856   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000714    0.240794 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.014136    0.102124    0.311550    0.552345 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.102134    0.001058    0.553402 ^ fanout72/A (sg13g2_buf_8)
     8    0.037590    0.050351    0.150861    0.704263 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.050804    0.003453    0.707716 ^ _158_/A (sg13g2_nor2_1)
     3    0.013606    0.083257    0.100334    0.808051 v _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.083282    0.000408    0.808459 v _159_/A2 (sg13g2_a21oi_1)
     1    0.003377    0.069436    0.131721    0.940180 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.069437    0.000133    0.940313 ^ _160_/B (sg13g2_nor2_1)
     1    0.008508    0.060699    0.082032    1.022345 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.060728    0.000537    1.022883 v output14/A (sg13g2_buf_1)
     1    0.007544    0.053342    0.125565    1.148448 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.053342    0.000195    1.148643 v sine_out[19] (out)
                                              1.148643   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.148643   data arrival time
---------------------------------------------------------------------------------------------
                                              1.898643   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003399    0.039662    0.262167    0.501258 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039662    0.000235    0.501493 ^ fanout66/A (sg13g2_buf_2)
     4    0.031733    0.113880    0.168324    0.669817 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.113970    0.002018    0.671835 ^ fanout64/A (sg13g2_buf_8)
     8    0.048858    0.058943    0.163046    0.834881 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.059228    0.002717    0.837598 ^ fanout63/A (sg13g2_buf_8)
     8    0.041241    0.051621    0.130194    0.967792 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.051805    0.001667    0.969459 ^ _275_/A (sg13g2_nor2_1)
     1    0.004084    0.039783    0.062234    1.031693 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.039784    0.000241    1.031934 v output30/A (sg13g2_buf_1)
     1    0.008349    0.056919    0.118099    1.150033 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.056923    0.000543    1.150576 v sine_out[3] (out)
                                              1.150576   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.150576   data arrival time
---------------------------------------------------------------------------------------------
                                              1.900576   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000391    0.239086 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003208    0.038711    0.261300    0.500386 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038711    0.000226    0.500612 ^ fanout71/A (sg13g2_buf_2)
     4    0.035942    0.126873    0.176515    0.677127 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.127096    0.004378    0.681505 ^ fanout68/A (sg13g2_buf_8)
     8    0.034370    0.049720    0.160566    0.842072 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.049759    0.002273    0.844345 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.013538    0.063084    0.150063    0.994408 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.063114    0.000548    0.994956 ^ _277_/A (sg13g2_nor2_1)
     1    0.003722    0.042547    0.065983    1.060939 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.042547    0.000242    1.061181 v output32/A (sg13g2_buf_1)
     1    0.008487    0.057579    0.120221    1.181401 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.057579    0.000235    1.181636 v sine_out[5] (out)
                                              1.181636   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.181636   data arrival time
---------------------------------------------------------------------------------------------
                                              1.931636   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000391    0.239086 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003208    0.038711    0.261300    0.500386 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038711    0.000226    0.500612 ^ fanout71/A (sg13g2_buf_2)
     4    0.035942    0.126873    0.176515    0.677127 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.127096    0.004378    0.681505 ^ fanout68/A (sg13g2_buf_8)
     8    0.034370    0.049720    0.160566    0.842072 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.049759    0.002273    0.844345 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.013538    0.063084    0.150063    0.994408 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.063113    0.000533    0.994941 ^ _276_/A (sg13g2_nor2_1)
     1    0.004501    0.045886    0.069234    1.064176 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.045887    0.000276    1.064451 v output31/A (sg13g2_buf_1)
     1    0.008180    0.056146    0.120664    1.185115 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.056146    0.000219    1.185335 v sine_out[4] (out)
                                              1.185335   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.185335   data arrival time
---------------------------------------------------------------------------------------------
                                              1.935335   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000391    0.239086 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003208    0.038711    0.261300    0.500386 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038711    0.000226    0.500612 ^ fanout71/A (sg13g2_buf_2)
     4    0.035942    0.126873    0.176515    0.677127 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.127096    0.004378    0.681505 ^ fanout68/A (sg13g2_buf_8)
     8    0.034370    0.049720    0.160566    0.842072 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.049759    0.002273    0.844345 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.013538    0.063084    0.150063    0.994408 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.063085    0.000356    0.994764 ^ _278_/A (sg13g2_nor2_1)
     1    0.005841    0.051625    0.074804    1.069568 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.051632    0.000339    1.069906 v output33/A (sg13g2_buf_1)
     1    0.008520    0.057930    0.124771    1.194678 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.057933    0.000514    1.195191 v sine_out[6] (out)
                                              1.195191   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.195191   data arrival time
---------------------------------------------------------------------------------------------
                                              1.945191   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000391    0.239086 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003208    0.038711    0.261300    0.500386 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038711    0.000226    0.500612 ^ fanout71/A (sg13g2_buf_2)
     4    0.035942    0.126873    0.176515    0.677127 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.127096    0.004378    0.681505 ^ fanout68/A (sg13g2_buf_8)
     8    0.034370    0.049720    0.160566    0.842072 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.049759    0.002273    0.844345 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.013538    0.063084    0.150063    0.994408 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.063085    0.000346    0.994754 ^ _279_/A (sg13g2_nor2_1)
     1    0.006023    0.052424    0.075538    1.070292 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.052427    0.000405    1.070697 v output34/A (sg13g2_buf_1)
     1    0.008445    0.057581    0.124871    1.195569 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.057584    0.000499    1.196068 v sine_out[7] (out)
                                              1.196068   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.196068   data arrival time
---------------------------------------------------------------------------------------------
                                              1.946068   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000714    0.240794 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.013858    0.083452    0.302386    0.543180 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.083465    0.001030    0.544210 v fanout72/A (sg13g2_buf_8)
     8    0.036691    0.045885    0.146184    0.690393 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.046389    0.003551    0.693944 v _257_/B2 (sg13g2_a22oi_1)
     1    0.003984    0.091568    0.098351    0.792295 ^ _257_/Y (sg13g2_a22oi_1)
                                                         _081_ (net)
                      0.091568    0.000244    0.792539 ^ _258_/A_N (sg13g2_nand2b_1)
     1    0.004417    0.047865    0.132005    0.924544 ^ _258_/Y (sg13g2_nand2b_1)
                                                         _082_ (net)
                      0.047866    0.000176    0.924720 ^ _274_/A1 (sg13g2_a22oi_1)
     1    0.007685    0.097058    0.129063    1.053783 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.097066    0.000703    1.054486 v output15/A (sg13g2_buf_1)
     1    0.008619    0.059142    0.147931    1.202417 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.059147    0.000557    1.202975 v sine_out[1] (out)
                                              1.202975   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.202975   data arrival time
---------------------------------------------------------------------------------------------
                                              1.952975   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003399    0.039662    0.262167    0.501258 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039662    0.000235    0.501493 ^ fanout66/A (sg13g2_buf_2)
     4    0.031733    0.113880    0.168324    0.669817 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.113970    0.002018    0.671835 ^ fanout64/A (sg13g2_buf_8)
     8    0.048858    0.058943    0.163046    0.834881 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.059228    0.002717    0.837598 ^ fanout63/A (sg13g2_buf_8)
     8    0.041241    0.051621    0.130194    0.967792 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.051933    0.002191    0.969983 ^ _212_/A (sg13g2_nor2_1)
     2    0.012326    0.080477    0.095700    1.065683 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.080489    0.000780    1.066463 v output26/A (sg13g2_buf_1)
     1    0.008294    0.057254    0.138514    1.204977 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.057254    0.000224    1.205201 v sine_out[2] (out)
                                              1.205201   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.205201   data arrival time
---------------------------------------------------------------------------------------------
                                              1.955201   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000391    0.239086 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003110    0.032513    0.258811    0.497898 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.032513    0.000218    0.498116 v fanout71/A (sg13g2_buf_2)
     4    0.034937    0.107217    0.168799    0.666915 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.107252    0.001871    0.668786 v fanout69/A (sg13g2_buf_8)
     8    0.035077    0.045796    0.158061    0.826847 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.045826    0.001834    0.828681 v _215_/A (sg13g2_nand3_1)
     2    0.009823    0.081844    0.087553    0.916234 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.081848    0.000462    0.916696 ^ _284_/B (sg13g2_and2_1)
     1    0.006160    0.058849    0.164723    1.081419 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.058851    0.000376    1.081795 ^ output7/A (sg13g2_buf_1)
     1    0.007685    0.062876    0.126014    1.207809 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.062876    0.000200    1.208009 ^ sine_out[12] (out)
                                              1.208009   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.208009   data arrival time
---------------------------------------------------------------------------------------------
                                              1.958009   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003301    0.033244    0.259575    0.498666 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033244    0.000227    0.498892 v fanout66/A (sg13g2_buf_2)
     4    0.030953    0.096547    0.161897    0.660789 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.096584    0.001768    0.662557 v fanout65/A (sg13g2_buf_8)
     8    0.033479    0.044450    0.152108    0.814665 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.044520    0.002798    0.817463 v _150_/A (sg13g2_and2_1)
     3    0.011435    0.072640    0.139321    0.956784 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.072645    0.000688    0.957471 v _165_/A1 (sg13g2_a21oi_1)
     1    0.004288    0.064053    0.122562    1.080033 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.064054    0.000268    1.080301 ^ output18/A (sg13g2_buf_1)
     1    0.007544    0.062146    0.128104    1.208405 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.062146    0.000195    1.208601 ^ sine_out[22] (out)
                                              1.208601   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.208601   data arrival time
---------------------------------------------------------------------------------------------
                                              1.958600   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003301    0.033244    0.259575    0.498666 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033244    0.000227    0.498892 v fanout66/A (sg13g2_buf_2)
     4    0.030953    0.096547    0.161897    0.660789 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.096584    0.001768    0.662557 v fanout65/A (sg13g2_buf_8)
     8    0.033479    0.044450    0.152108    0.814665 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.044520    0.002798    0.817463 v _150_/A (sg13g2_and2_1)
     3    0.011435    0.072640    0.139321    0.956784 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.072644    0.000631    0.957415 v _162_/A1 (sg13g2_a21oi_1)
     1    0.004616    0.066839    0.125601    1.083017 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.066840    0.000288    1.083305 ^ output16/A (sg13g2_buf_1)
     1    0.007544    0.062205    0.129569    1.212874 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.062205    0.000195    1.213069 ^ sine_out[20] (out)
                                              1.213069   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.213069   data arrival time
---------------------------------------------------------------------------------------------
                                              1.963069   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000714    0.240794 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.013858    0.083452    0.302386    0.543180 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.083465    0.001030    0.544210 v fanout72/A (sg13g2_buf_8)
     8    0.036691    0.045885    0.146184    0.690393 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.046181    0.002494    0.692887 v _137_/A (sg13g2_nand3_1)
     5    0.025059    0.171977    0.156848    0.849735 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.171999    0.001574    0.851309 ^ _166_/A (sg13g2_nor2_1)
     1    0.003244    0.039033    0.102867    0.954176 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.039033    0.000128    0.954304 v _167_/B (sg13g2_nor2_1)
     1    0.007566    0.121328    0.121067    1.075371 ^ _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.121331    0.000492    1.075863 ^ output19/A (sg13g2_buf_1)
     1    0.007543    0.063665    0.154588    1.230451 ^ output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.063665    0.000195    1.230646 ^ sine_out[23] (out)
                                              1.230646   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.230646   data arrival time
---------------------------------------------------------------------------------------------
                                              1.980646   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003301    0.033244    0.259575    0.498666 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033244    0.000227    0.498892 v fanout66/A (sg13g2_buf_2)
     4    0.030953    0.096547    0.161897    0.660789 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.096584    0.001768    0.662557 v fanout65/A (sg13g2_buf_8)
     8    0.033479    0.044450    0.152108    0.814665 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.044520    0.002798    0.817463 v _150_/A (sg13g2_and2_1)
     3    0.011435    0.072640    0.139321    0.956784 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.072645    0.000671    0.957455 v _164_/A1 (sg13g2_a21oi_1)
     1    0.005881    0.077850    0.137346    1.094801 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.077850    0.000358    1.095158 ^ output17/A (sg13g2_buf_1)
     1    0.007544    0.062442    0.135358    1.230516 ^ output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.062442    0.000195    1.230711 ^ sine_out[21] (out)
                                              1.230711   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.230711   data arrival time
---------------------------------------------------------------------------------------------
                                              1.980711   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003399    0.039662    0.262167    0.501258 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039662    0.000235    0.501493 ^ fanout66/A (sg13g2_buf_2)
     4    0.031733    0.113880    0.168324    0.669817 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.113970    0.002018    0.671835 ^ fanout64/A (sg13g2_buf_8)
     8    0.048858    0.058943    0.163046    0.834881 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.059228    0.002717    0.837598 ^ fanout63/A (sg13g2_buf_8)
     8    0.041241    0.051621    0.130194    0.967792 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.051734    0.000943    0.968735 ^ _148_/A1 (sg13g2_a21oi_1)
     1    0.009533    0.062659    0.134710    1.103445 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.062672    0.000734    1.104179 v output11/A (sg13g2_buf_1)
     1    0.007575    0.053523    0.126684    1.230863 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.053523    0.000168    1.231031 v sine_out[16] (out)
                                              1.231031   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.231031   data arrival time
---------------------------------------------------------------------------------------------
                                              1.981031   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003301    0.033244    0.259575    0.498666 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033244    0.000227    0.498892 v fanout66/A (sg13g2_buf_2)
     4    0.030953    0.096547    0.161897    0.660789 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.096584    0.001768    0.662557 v fanout65/A (sg13g2_buf_8)
     8    0.033479    0.044450    0.152108    0.814665 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.044517    0.002761    0.817426 v _181_/A (sg13g2_and2_1)
     4    0.014857    0.089700    0.153009    0.970435 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.089714    0.001119    0.971554 v _186_/B1 (sg13g2_a21oi_1)
     1    0.007585    0.099316    0.115271    1.086825 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.099355    0.000580    1.087405 ^ output27/A (sg13g2_buf_1)
     1    0.009066    0.071963    0.153045    1.240450 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.071966    0.000563    1.241013 ^ sine_out[30] (out)
                                              1.241013   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.241013   data arrival time
---------------------------------------------------------------------------------------------
                                              1.991013   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000391    0.239086 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003208    0.038711    0.261300    0.500386 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.038711    0.000226    0.500612 ^ fanout71/A (sg13g2_buf_2)
     4    0.035942    0.126873    0.176515    0.677127 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.127017    0.003543    0.680671 ^ fanout70/A (sg13g2_buf_1)
     5    0.019364    0.134583    0.210288    0.890959 ^ fanout70/X (sg13g2_buf_1)
                                                         net70 (net)
                      0.134591    0.001181    0.892140 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.010806    0.130992    0.189759    1.081899 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.131001    0.000869    1.082767 v output29/A (sg13g2_buf_1)
     1    0.008202    0.058216    0.159429    1.242196 v output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.058220    0.000533    1.242729 v sine_out[32] (out)
                                              1.242729   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.242729   data arrival time
---------------------------------------------------------------------------------------------
                                              1.992729   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003301    0.033244    0.259575    0.498666 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033244    0.000227    0.498892 v fanout66/A (sg13g2_buf_2)
     4    0.030953    0.096547    0.161897    0.660789 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.096584    0.001768    0.662557 v fanout65/A (sg13g2_buf_8)
     8    0.033479    0.044450    0.152108    0.814665 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.044517    0.002761    0.817426 v _181_/A (sg13g2_and2_1)
     4    0.014857    0.089700    0.153009    0.970435 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.089710    0.000999    0.971433 v _187_/B1 (sg13g2_o21ai_1)
     1    0.010694    0.101074    0.119939    1.091372 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.101090    0.001010    1.092382 ^ output28/A (sg13g2_buf_1)
     1    0.008633    0.069351    0.151746    1.244128 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.069354    0.000544    1.244672 ^ sine_out[31] (out)
                                              1.244672   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.244672   data arrival time
---------------------------------------------------------------------------------------------
                                              1.994673   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003301    0.033244    0.259575    0.498666 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033244    0.000227    0.498892 v fanout66/A (sg13g2_buf_2)
     4    0.030953    0.096547    0.161897    0.660789 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.096584    0.001768    0.662557 v fanout65/A (sg13g2_buf_8)
     8    0.033479    0.044450    0.152108    0.814665 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.044517    0.002761    0.817426 v _181_/A (sg13g2_and2_1)
     4    0.014857    0.089700    0.153009    0.970435 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.089709    0.000961    0.971396 v _184_/B1 (sg13g2_a21oi_1)
     1    0.008070    0.103512    0.118733    1.090129 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.103518    0.000634    1.090762 ^ output25/A (sg13g2_buf_1)
     1    0.009132    0.072478    0.154915    1.245677 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.072481    0.000582    1.246259 ^ sine_out[29] (out)
                                              1.246259   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.246259   data arrival time
---------------------------------------------------------------------------------------------
                                              1.996259   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003399    0.039662    0.262167    0.501258 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039662    0.000235    0.501493 ^ fanout66/A (sg13g2_buf_2)
     4    0.031733    0.113880    0.168324    0.669817 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.113970    0.002018    0.671835 ^ fanout64/A (sg13g2_buf_8)
     8    0.048858    0.058943    0.163046    0.834881 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.059467    0.004068    0.838949 ^ _231_/B1 (sg13g2_a21oi_1)
     1    0.004177    0.039251    0.058872    0.897820 v _231_/Y (sg13g2_a21oi_1)
                                                         _056_ (net)
                      0.039252    0.000317    0.898138 v _232_/B1 (sg13g2_o21ai_1)
     1    0.005656    0.059504    0.069356    0.967493 ^ _232_/Y (sg13g2_o21ai_1)
                                                         _057_ (net)
                      0.059535    0.000576    0.968069 ^ _256_/A1 (sg13g2_a22oi_1)
     1    0.008301    0.101500    0.139223    1.107292 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.101541    0.000581    1.107873 v output4/A (sg13g2_buf_1)
     1    0.008148    0.057024    0.147776    1.255650 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.057028    0.000526    1.256176 v sine_out[0] (out)
                                              1.256176   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.256176   data arrival time
---------------------------------------------------------------------------------------------
                                              2.006176   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003399    0.039662    0.262167    0.501258 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039662    0.000235    0.501493 ^ fanout66/A (sg13g2_buf_2)
     4    0.031733    0.113880    0.168324    0.669817 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.113970    0.002018    0.671835 ^ fanout64/A (sg13g2_buf_8)
     8    0.048858    0.058943    0.163046    0.834881 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.059192    0.002471    0.837352 ^ _168_/A (sg13g2_nor2_1)
     2    0.007215    0.057136    0.078553    0.915905 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.057139    0.000459    0.916364 v _169_/B (sg13g2_nand2_1)
     1    0.003461    0.043765    0.064703    0.981068 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.043765    0.000135    0.981203 ^ _170_/B (sg13g2_nand2_1)
     1    0.011342    0.121875    0.134126    1.115329 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.121884    0.000861    1.116191 v output20/A (sg13g2_buf_1)
     1    0.007532    0.054719    0.153328    1.269519 v output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.054719    0.000195    1.269714 v sine_out[24] (out)
                                              1.269714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.269714   data arrival time
---------------------------------------------------------------------------------------------
                                              2.019714   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001383    0.133406 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018602    0.035625    0.105289    0.238695 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035625    0.000396    0.239091 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003399    0.039662    0.262167    0.501258 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039662    0.000235    0.501493 ^ fanout66/A (sg13g2_buf_2)
     4    0.031733    0.113880    0.168324    0.669817 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.113970    0.002018    0.671835 ^ fanout64/A (sg13g2_buf_8)
     8    0.048858    0.058943    0.163046    0.834881 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.059192    0.002471    0.837352 ^ _168_/A (sg13g2_nor2_1)
     2    0.007215    0.057136    0.078553    0.915905 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.057138    0.000402    0.916307 v _171_/B (sg13g2_nand2_1)
     1    0.003243    0.045810    0.063685    0.979992 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.045810    0.000127    0.980119 ^ _172_/B (sg13g2_nand2_1)
     1    0.015018    0.155307    0.160381    1.140500 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.155322    0.001297    1.141797 v output21/A (sg13g2_buf_1)
     1    0.007562    0.055959    0.166405    1.308203 v output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.055959    0.000196    1.308399 v sine_out[25] (out)
                                              1.308399   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.308399   data arrival time
---------------------------------------------------------------------------------------------
                                              2.058399   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000714    0.240794 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.014136    0.102124    0.311550    0.552345 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.102134    0.001058    0.553402 ^ fanout72/A (sg13g2_buf_8)
     8    0.037590    0.050351    0.150861    0.704263 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.051047    0.004568    0.708831 ^ _142_/B (sg13g2_or2_1)
     7    0.034359    0.224184    0.244512    0.953343 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.224234    0.002781    0.956124 ^ _143_/B (sg13g2_nor2_1)
     2    0.006817    0.053707    0.123076    1.079200 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.053710    0.000404    1.079603 v _147_/A (sg13g2_nand2_1)
     2    0.007615    0.065241    0.075533    1.155137 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.065255    0.000763    1.155900 ^ _149_/B (sg13g2_nand2_1)
     1    0.005269    0.069763    0.101177    1.257077 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.069769    0.000682    1.257759 v output10/A (sg13g2_buf_1)
     1    0.007567    0.053606    0.130200    1.387959 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.053606    0.000196    1.388155 v sine_out[15] (out)
                                              1.388155   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.388155   data arrival time
---------------------------------------------------------------------------------------------
                                              2.138155   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014425    0.048341    0.019226    0.019226 ^ clk (in)
                                                         clk (net)
                      0.048353    0.000000    0.019226 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022037    0.038307    0.112797    0.132023 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.038322    0.001397    0.133420 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020979    0.037246    0.106661    0.240080 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037246    0.000714    0.240794 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.014136    0.102124    0.311550    0.552345 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.102134    0.001058    0.553402 ^ fanout72/A (sg13g2_buf_8)
     8    0.037590    0.050351    0.150861    0.704263 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.051047    0.004568    0.708831 ^ _142_/B (sg13g2_or2_1)
     7    0.034359    0.224184    0.244512    0.953343 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.224234    0.002781    0.956124 ^ _143_/B (sg13g2_nor2_1)
     2    0.006817    0.053707    0.123076    1.079200 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.053710    0.000400    1.079600 v _144_/B (sg13g2_nand2_1)
     2    0.009917    0.080043    0.093011    1.172611 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.080048    0.000546    1.173156 ^ _145_/B (sg13g2_nand2_1)
     1    0.005793    0.075545    0.111409    1.284565 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.075545    0.000350    1.284916 v output9/A (sg13g2_buf_1)
     1    0.007565    0.053696    0.133095    1.418010 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.053696    0.000197    1.418208 v sine_out[14] (out)
                                              1.418208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.418208   data arrival time
---------------------------------------------------------------------------------------------
                                              2.168208   slack (MET)



