-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_Divide_by_zero_handler.vhd
-- Created: 2024-08-10 11:14:30
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_Divide_by_zero_handler
-- Source Path: HDLRx/full_rx/rx_demodulator_full/ofdm_separator/Real Divide HDL Optimized/ForEach - Real Divide/Divide 
-- by zero handle
-- Hierarchy Level: 5
-- Model version: 1.14
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_Divide_by_zero_handler IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        yIn                               :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En23
        yOut                              :   OUT   std_logic_vector(15 DOWNTO 0)  -- int16
        );
END full_rx_ip_src_Divide_by_zero_handler;


ARCHITECTURE rtl OF full_rx_ip_src_Divide_by_zero_handler IS

  -- Component Declarations
  COMPONENT full_rx_ip_src_Compare_To_Zero
    PORT( u                               :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En23
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_rx_ip_src_Compare_To_Zero
    USE ENTITY work.full_rx_ip_src_Compare_To_Zero(rtl);

  -- Signals
  SIGNAL Compare_To_Zero_out1             : std_logic;
  SIGNAL Delay13_out1                     : std_logic;
  SIGNAL switch_compare_1                 : std_logic;
  SIGNAL Constant3_out1                   : signed(15 DOWNTO 0);  -- int16
  SIGNAL Constant4_out1                   : signed(15 DOWNTO 0);  -- int16
  SIGNAL Switch_out1                      : signed(15 DOWNTO 0);  -- int16
  SIGNAL Delay3_out1                      : signed(15 DOWNTO 0);  -- int16

BEGIN
  u_Compare_To_Zero : full_rx_ip_src_Compare_To_Zero
    PORT MAP( u => yIn,  -- sfix25_En23
              y => Compare_To_Zero_out1
              );

  Delay13_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay13_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_2_0 = '1' THEN
        Delay13_out1 <= Compare_To_Zero_out1;
      END IF;
    END IF;
  END PROCESS Delay13_process;


  
  switch_compare_1 <= '1' WHEN Delay13_out1 > '0' ELSE
      '0';

  Constant3_out1 <= to_signed(-16#8000#, 16);

  Constant4_out1 <= to_signed(16#7FFF#, 16);

  
  Switch_out1 <= Constant3_out1 WHEN switch_compare_1 = '0' ELSE
      Constant4_out1;

  Delay3_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay3_out1 <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_2_0 = '1' THEN
        Delay3_out1 <= Switch_out1;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  yOut <= std_logic_vector(Delay3_out1);

END rtl;

