timestamp 1428737360
version 7.5
tech scmos
style lambda=1.0(scna20_orb)
scale 1000 1 100
resistclasses 26670 59550 23860 19690 27260 2000000 49 26 2505830
use dp1v4 dp1v4_7 1 0 -1453 0 1 232
use dp1v4 dp1v4_6 1 0 -1240 0 1 232
use dp1v4 dp1v4_5 1 0 -1027 0 1 232
use dp1v4 dp1v4_4 1 0 -814 0 1 232
use dp1v4 dp1v4_3 1 0 -601 0 1 232
use dp1v4 dp1v4_2 1 0 -388 0 1 232
use dp1v4 dp1v4_1 1 0 -175 0 1 232
use dp1v4 dp1v4_0 1 0 38 0 1 232
use lowbit lowbit_0 1 0 211 0 1 304
use lowbit lowbit_1 1 0 384 0 1 304
use lowbit lowbit_2 1 0 558 0 1 304
use lowbit lowbit_3 1 0 732 0 1 304
use lowbit lowbit_4 1 0 905 0 1 304
use lowbit lowbit_5 1 0 1079 0 1 304
use lowbit lowbit_6 1 0 1254 0 1 304
use lowbit lowbit_7 1 0 1428 0 1 304
node "quo0" 1 8056 1571 -2 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0
node "quo1" 1 8132 1397 -2 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 428 222 0 0
node "lowmuxout" 0 380 1282 41 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0
node "quo2" 1 8056 1222 -2 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0
node "quo3" 1 8132 1048 -2 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 428 222 0 0
node "quo4" 1 8056 875 -2 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0
node "quo5" 1 8056 701 -2 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0
node "quo6" 1 8056 527 -2 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0
node "quo7" 1 8056 354 -2 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0
node "rem8" 0 1672 165 -2 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88 52 0 0
node "rem9" 0 1824 -48 -2 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96 56 0 0
node "rem10" 0 2052 -261 -2 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 108 62 0 0
node "rem11" 0 1748 -474 -2 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92 54 0 0
node "rem12" 0 2432 -687 -2 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128 72 0 0
node "rem13" 0 1672 -900 -2 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88 52 0 0
node "rem14" 0 1824 -1113 -2 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96 56 0 0
node "rem15" 1 5928 -1326 -3 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 312 164 0 0
node "Shiftout" 0 456 1341 178 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0
node "dend0" 0 304 1474 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "dend1" 0 304 1300 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "dend2" 0 304 1125 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "dend3" 0 304 951 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "dend4" 0 304 778 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "dend5" 0 304 604 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "dend6" 0 304 430 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "dend7" 0 304 257 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "divin0" 0 228 35 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0
node "divin1" 0 228 -178 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0
node "divin2" 0 228 -391 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0
node "divin3" 0 228 -604 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0
node "divin4" 0 228 -817 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0
node "divin5" 0 228 -1030 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0
node "divin6" 0 228 -1243 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0
node "m2_n1456_395#" 0 228 -1456 395 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0
node "Vdd" 0 2444 1610 0 m1 0 0 0 0 0 0 0 0 0 0 0 0 52 34 0 0 0 0
node "shift" 0 2444 1610 7 m1 0 0 0 0 0 0 0 0 0 0 0 0 52 34 0 0 0 0
node "notshift" 0 2444 1610 14 m1 0 0 0 0 0 0 0 0 0 0 0 0 52 34 0 0 0 0
node "inbit" 0 2444 1610 33 m1 0 0 0 0 0 0 0 0 0 0 0 0 52 34 0 0 0 0
node "Gnd" 0 2444 1610 40 m1 0 0 0 0 0 0 0 0 0 0 0 0 52 34 0 0 0 0
node "S1" 0 2444 1610 52 m1 0 0 0 0 0 0 0 0 0 0 0 0 52 34 0 0 0 0
node "S0" 0 2444 1610 71 m1 0 0 0 0 0 0 0 0 0 0 0 0 52 34 0 0 0 0
node "S0n" 0 2444 1610 89 m1 0 0 0 0 0 0 0 0 0 0 0 0 52 34 0 0 0 0
node "S1n" 0 2444 1610 98 m1 0 0 0 0 0 0 0 0 0 0 0 0 52 34 0 0 0 0
node "Vdd" 17 265080 213 106 m1 0 0 0 0 0 0 0 0 0 0 0 0 5640 2828 0 0 0 0
node "sign" 39 595868 -1456 -8 v 0 0 0 0 0 0 0 0 0 0 0 0 12332 6182 920 476 0 0
node "Cout" 0 564 -1491 147 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "Add" 17 267712 209 151 m1 0 0 0 0 0 0 0 0 0 0 0 0 5696 2856 0 0 0 0
node "m1_85_215#" 0 752 85 215 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "m1_n128_215#" 0 752 -128 215 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "m1_n341_215#" 0 752 -341 215 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "m1_n554_215#" 0 752 -554 215 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "m1_n767_215#" 0 752 -767 215 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "m1_n980_215#" 0 752 -980 215 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "m1_n1193_215#" 0 752 -1193 215 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "m1_n1406_215#" 0 752 -1406 215 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "Gnd" 17 267712 213 215 m1 0 0 0 0 0 0 0 0 0 0 0 0 5696 2856 0 0 0 0
node "m1_213_229#" 16 252672 213 229 m1 0 0 0 0 0 0 0 0 0 0 0 0 5376 2696 0 0 0 0
node "m1_n1467_229#" 1 11080 -1467 229 v 0 0 0 0 0 0 0 0 0 0 0 0 32 32 536 276 0 0
node "reset" 17 265080 213 355 m1 0 0 0 0 0 0 0 0 0 0 0 0 5640 2828 0 0 0 0
node "notclk" 17 265080 213 362 m1 0 0 0 0 0 0 0 0 0 0 0 0 5640 2828 0 0 0 0
node "clk" 17 265080 213 369 m1 0 0 0 0 0 0 0 0 0 0 0 0 5640 2828 0 0 0 0
node "notclockload" 17 265080 213 376 m1 0 0 0 0 0 0 0 0 0 0 0 0 5640 2828 0 0 0 0
node "clockload" 17 265080 213 383 m1 0 0 0 0 0 0 0 0 0 0 0 0 5640 2828 0 0 0 0
node "Vdd" 17 265080 213 391 m1 0 0 0 0 0 0 0 0 0 0 0 0 5640 2828 0 0 0 0
cap "Vdd" "sign" 720
cap "dp1v4_7/mux1_0/w_n105_n16#" "dp1v4_7/mux1_0/a_n97_n12#" 228
cap "dp1v4_7/shift1_0/w_28_n220#" "dp1v4_7/mux1_0/a_n97_n12#" 720
cap "dp1v4_7/shift1_0/IN0" "dp1v4_7/mux1_0/a_n97_n12#" 720
cap "dp1v4_7/shift1_0/w_n10_n214#" "dp1v4_7/mux1_0/a_n97_n12#" 720
cap "dp1v4_7/shift1_0/a_n15_n206#" "dp1v4_7/mux1_0/a_n97_n12#" 1523
cap "dp1v4_7/shift1_0/a_n24_n198#" "dp1v4_7/mux1_0/a_n97_n12#" 152
cap "dp1v4_7/mux1_0/a_n93_n19#" "dp1v4_7/mux1_0/a_n97_n12#" 720
cap "dp1v4_7/shift1_0/a_n24_n198#" "dp1v4_7/remainder" 720
cap "dp1v4_7/shift1_0/w_28_n220#" "dp1v4_7/remainder" 720
cap "dp1v4_7/shift1_0/a_n15_n206#" "dp1v4_7/remainder" 720
cap "dp1v4_6/remainder" "dp1v4_6/shift1_0/a_n24_n198#" 720
cap "dp1v4_6/remainder" "dp1v4_6/shift1_0/a_n15_n206#" 720
cap "dp1v4_6/remainder" "dp1v4_6/shift1_0/w_28_n220#" 720
cap "dp1v4_5/shift1_0/w_28_n220#" "dp1v4_5/remainder" 720
cap "dp1v4_5/remainder" "dp1v4_5/shift1_0/a_n24_n198#" 720
cap "dp1v4_5/shift1_0/a_n15_n206#" "dp1v4_5/remainder" 720
cap "dp1v4_4/remainder" "dp1v4_4/notshift" 720
cap "dp1v4_4/remainder" "dp1v4_4/Vdd" 720
cap "dp1v4_4/remainder" "dp1v4_4/shift" 720
cap "dp1v4_3/remainder" "dp1v4_3/notshift" 720
cap "dp1v4_3/shift" "dp1v4_3/remainder" 720
cap "dp1v4_3/Vdd" "dp1v4_3/remainder" 720
cap "dp1v4_2/notshift" "dp1v4_2/remainder" 720
cap "dp1v4_2/Vdd" "dp1v4_2/remainder" 720
cap "dp1v4_2/shift" "dp1v4_2/remainder" 720
cap "dp1v4_1/remainder" "dp1v4_1/shift" 720
cap "dp1v4_1/Vdd" "dp1v4_1/remainder" 720
cap "dp1v4_1/remainder" "dp1v4_1/notshift" 720
cap "dp1v4_0/remainder" "lowbit_0/m1_n22_n290#" 720
cap "dp1v4_0/remainder" "lowbit_0/m1_n22_n304#" 720
cap "dp1v4_0/remainder" "lowbit_0/m1_n22_n297#" 720
cap "lowbit_0/m1_145_n304#" "lowbit_0/m1_87_n223#" 720
cap "lowbit_0/m1_145_n297#" "lowbit_0/m1_87_n223#" 720
cap "lowbit_0/m1_87_n223#" "lowbit_0/m1_145_n290#" 720
cap "lowbit_0/m1_87_n223#" "lowbit_0/mux1_0/a_n50_1#" 540
cap "lowbit_0/m1_145_n264#" "lowbit_0/m1_87_n223#" 720
cap "lowbit_0/m1_87_n223#" "lowbit_0/m1_145_n271#" 720
cap "lowbit_0/mux1_0/a_n93_n19#" "lowbit_0/m1_87_n223#" 720
cap "lowbit_0/m1_87_n223#" "lowbit_0/mux1_0/a_n112_0#" 720
cap "lowbit_1/m1_87_n223#" "lowbit_1/mux1_0/a_n93_n19#" 720
cap "lowbit_1/m1_87_n223#" "lowbit_1/m1_145_n297#" 720
cap "lowbit_1/m1_145_n271#" "lowbit_1/m1_87_n223#" 720
cap "lowbit_1/mux1_0/a_n112_0#" "lowbit_1/m1_87_n223#" 720
cap "lowbit_1/m1_87_n223#" "lowbit_1/m1_145_n290#" 720
cap "lowbit_1/m1_145_n264#" "lowbit_1/m1_87_n223#" 720
cap "lowbit_1/m1_87_n223#" "lowbit_1/m1_145_n304#" 720
cap "lowbit_1/mux1_0/a_n50_1#" "lowbit_1/m1_87_n223#" 540
cap "lowbit_2/m1_87_n223#" "lowbit_2/mux1_0/a_n93_n19#" 720
cap "lowbit_2/m1_87_n223#" "lowbit_2/m1_145_n290#" 720
cap "lowbit_2/m1_87_n223#" "lowbit_2/m1_145_n297#" 720
cap "lowbit_2/m1_87_n223#" "lowbit_2/m1_145_n271#" 720
cap "lowbit_2/m1_87_n223#" "lowbit_2/m1_145_n264#" 720
cap "lowbit_2/m1_87_n223#" "lowbit_2/mux1_0/a_n112_0#" 720
cap "lowbit_2/m1_87_n223#" "lowbit_2/m1_145_n304#" 720
cap "lowbit_2/m1_87_n223#" "lowbit_2/mux1_0/a_n50_1#" 540
cap "lowbit_3/m1_87_n223#" "lowbit_3/mux1_0/a_n112_0#" 720
cap "lowbit_3/m1_87_n223#" "lowbit_3/m1_145_n304#" 720
cap "lowbit_3/m1_87_n223#" "lowbit_3/m1_145_n297#" 720
cap "lowbit_3/m1_87_n223#" "lowbit_3/m1_145_n264#" 720
cap "lowbit_3/m1_87_n223#" "lowbit_3/m1_145_n290#" 720
cap "lowbit_3/m1_87_n223#" "lowbit_3/mux1_0/a_n50_1#" 540
cap "lowbit_3/m1_87_n223#" "lowbit_3/m1_145_n271#" 720
cap "lowbit_3/m1_87_n223#" "lowbit_3/mux1_0/a_n93_n19#" 720
cap "lowbit_4/m1_145_n304#" "lowbit_4/m1_87_n223#" 720
cap "lowbit_4/m1_87_n223#" "lowbit_4/mux1_0/a_n112_0#" 720
cap "lowbit_4/m1_145_n271#" "lowbit_4/m1_87_n223#" 720
cap "lowbit_4/m1_145_n290#" "lowbit_4/m1_87_n223#" 720
cap "lowbit_4/m1_87_n223#" "lowbit_4/m1_145_n297#" 720
cap "lowbit_4/m1_145_n264#" "lowbit_4/m1_87_n223#" 720
cap "lowbit_4/mux1_0/a_n93_n19#" "lowbit_4/m1_87_n223#" 720
cap "lowbit_4/m1_87_n223#" "lowbit_4/mux1_0/a_n50_1#" 540
cap "lowbit_5/m1_87_n223#" "lowbit_5/mux1_0/a_n50_1#" 540
cap "lowbit_5/m1_87_n223#" "lowbit_5/m1_145_n290#" 720
cap "lowbit_5/mux1_0/a_n93_n19#" "lowbit_5/m1_87_n223#" 720
cap "lowbit_5/m1_87_n223#" "lowbit_5/mux1_0/a_n112_0#" 720
cap "lowbit_5/m1_87_n223#" "lowbit_5/m1_145_n271#" 720
cap "lowbit_5/m1_87_n223#" "lowbit_5/m1_145_n304#" 720
cap "lowbit_5/m1_145_n297#" "lowbit_5/m1_87_n223#" 720
cap "lowbit_5/m1_145_n264#" "lowbit_5/m1_87_n223#" 720
cap "lowbit_7/mux1_0/a_n112_0#" "lowbit_6/m1_87_n223#" 720
cap "lowbit_6/m1_87_n223#" "lowbit_7/m1_n22_n271#" 720
cap "lowbit_7/mux1_0/a_n93_n19#" "lowbit_6/m1_87_n223#" 720
cap "lowbit_6/m1_87_n223#" "lowbit_7/mux1_0/a_n50_1#" 540
cap "lowbit_6/m1_87_n223#" "lowbit_7/m1_n22_n264#" 720
cap "lowbit_6/m1_87_n223#" "lowbit_7/m1_n22_n297#" 720
cap "lowbit_6/m1_87_n223#" "lowbit_7/m1_n22_n304#" 720
cap "lowbit_6/m1_87_n223#" "lowbit_7/m1_n22_n290#" 720
cap "lowbit_7/mux1_0/a_n112_0#" "sign" 720
cap "lowbit_7/m1_87_n223#" "lowbit_7/m1_145_n297#" 720
cap "lowbit_7/m1_145_n290#" "sign" 720
cap "sign" "lowbit_7/m1_145_n304#" 720
cap "lowbit_7/m1_145_n271#" "lowbit_7/m1_87_n223#" 720
cap "lowbit_7/m1_145_n264#" "lowbit_7/m1_87_n223#" 720
cap "lowbit_7/m1_87_n223#" "lowbit_7/mux1_0/a_n93_n19#" 720
cap "lowbit_7/mux1_0/a_n50_1#" "lowbit_7/m1_87_n223#" 540
cap "sign" "lowbit_7/m1_145_n297#" 720
cap "lowbit_7/mux1_0/a_n112_0#" "lowbit_7/m1_87_n223#" 720
cap "lowbit_7/m1_145_n264#" "sign" 720
cap "lowbit_7/m1_145_n271#" "sign" 720
cap "sign" "lowbit_7/mux1_0/a_n93_n19#" 720
cap "sign" "lowbit_7/mux1_0/a_n50_1#" 540
cap "lowbit_7/m1_87_n223#" "lowbit_7/m1_145_n304#" 720
cap "lowbit_7/m1_145_n290#" "lowbit_7/m1_87_n223#" 720
cap "dp1v4_0/Vdd" "lowbit_0/m1_13_n190#" 720
cap "lowbit_0/mux1_0/a_n82_n12#" "dp1v4_0/Add" 720
cap "lowbit_0/mux1_0/a_n82_n12#" "dp1v4_0/Vdd" 720
cap "lowbit_0/m2_87_n199#" "dp1v4_0/Add" 720
cap "dp1v4_0/Vdd" "lowbit_0/m2_87_n199#" 1665
cap "lowbit_0/m1_13_n190#" "Vdd" 720
cap "lowbit_0/m2_87_n199#" "Vdd" 1215
cap "lowbit_0/mux1_0/a_n92_n1#" "lowbit_0/m1_13_n190#" 720
cap "lowbit_0/mux1_0/a_n50_1#" "lowbit_0/m1_13_n190#" 180
cap "lowbit_0/m1_13_n190#" "Add" 720
cap "lowbit_1/m1_13_n190#" "Vdd" 720
cap "lowbit_1/m2_46_n202#" "Vdd" 720
cap "lowbit_1/m2_87_n199#" "Add" 720
cap "lowbit_1/m2_46_n202#" "Add" 720
cap "lowbit_1/m1_13_n190#" "Add" 720
cap "Vdd" "lowbit_1/m2_87_n199#" 2880
cap "Vdd" "lowbit_2/mux1_0/a_n82_n12#" 720
cap "Add" "lowbit_2/mux1_0/a_n82_n12#" 720
cap "Vdd" "lowbit_2/m1_13_n190#" 720
cap "lowbit_1/m1_13_n190#" "Vdd" 720
cap "lowbit_1/m1_13_n190#" "lowbit_1/mux1_0/a_n50_1#" 180
cap "lowbit_1/m1_13_n190#" "lowbit_1/mux1_0/a_n92_n1#" 720
cap "lowbit_2/m1_13_n190#" "lowbit_2/mux1_0/a_n50_1#" 180
cap "lowbit_2/m1_13_n190#" "Vdd" 720
cap "lowbit_2/m2_87_n199#" "Add" 720
cap "lowbit_2/m1_13_n190#" "lowbit_2/mux1_0/a_n92_n1#" 720
cap "lowbit_2/m2_87_n199#" "Vdd" 2880
cap "lowbit_2/m1_13_n190#" "Add" 720
cap "Add" "lowbit_3/mux1_0/a_n82_n12#" 720
cap "Vdd" "lowbit_3/mux1_0/a_n82_n12#" 720
cap "lowbit_3/m1_13_n190#" "Vdd" 720
cap "lowbit_3/mux1_0/a_n50_1#" "lowbit_3/m1_13_n190#" 180
cap "lowbit_3/mux1_0/a_n92_n1#" "lowbit_3/m1_13_n190#" 720
cap "Add" "lowbit_3/m1_13_n190#" 720
cap "Add" "lowbit_3/m2_87_n199#" 720
cap "Vdd" "lowbit_3/m1_13_n190#" 720
cap "Vdd" "lowbit_3/m2_87_n199#" 2880
cap "Vdd" "lowbit_4/m2_87_n199#" 2475
cap "lowbit_4/mux1_0/a_n82_n12#" "Vdd" 720
cap "lowbit_4/m1_13_n190#" "Vdd" 720
cap "Add" "lowbit_4/m2_87_n199#" 720
cap "lowbit_4/mux1_0/a_n82_n12#" "Add" 720
cap "Vdd" "lowbit_4/m2_87_n199#" 405
cap "lowbit_4/m1_13_n190#" "lowbit_4/mux1_0/a_n50_1#" 180
cap "Add" "lowbit_4/m1_13_n190#" 720
cap "Vdd" "lowbit_5/m1_13_n190#" 720
cap "Vdd" "lowbit_4/m1_13_n190#" 720
cap "lowbit_4/m1_13_n190#" "lowbit_4/mux1_0/a_n92_n1#" 720
cap "Add" "lowbit_5/m2_46_n202#" 720
cap "Vdd" "lowbit_5/m2_46_n202#" 720
cap "Add" "lowbit_5/m2_87_n199#" 720
cap "lowbit_5/m2_87_n199#" "Vdd" 2880
cap "Add" "lowbit_5/m1_13_n190#" 720
cap "Vdd" "lowbit_6/m1_13_n190#" 720
cap "Vdd" "lowbit_6/mux1_0/a_n82_n12#" 720
cap "lowbit_5/mux1_0/a_n92_n1#" "lowbit_5/m1_13_n190#" 720
cap "lowbit_5/m1_13_n190#" "lowbit_5/mux1_0/a_n50_1#" 180
cap "Add" "lowbit_6/mux1_0/a_n82_n12#" 720
cap "Vdd" "lowbit_5/m1_13_n190#" 720
cap "Add" "lowbit_6/m1_13_n190#" 720
cap "Vdd" "lowbit_6/m1_13_n190#" 720
cap "lowbit_6/m2_87_n199#" "Add" 720
cap "lowbit_7/mux1_0/a_n92_n1#" "lowbit_6/m1_13_n190#" 720
cap "lowbit_7/mux1_0/a_n50_1#" "lowbit_6/m1_13_n190#" 180
cap "Vdd" "lowbit_6/m2_87_n199#" 2880
cap "lowbit_7/m1_13_n190#" "Vdd" 720
cap "Add" "lowbit_7/mux1_0/a_n82_n12#" 720
cap "lowbit_7/mux1_0/a_n82_n12#" "Vdd" 720
cap "Vdd" "lowbit_7/m1_13_n190#" 720
cap "Vdd" "lowbit_7/m2_87_n199#" 2880
cap "lowbit_7/mux1_0/a_n92_n1#" "sign" 720
cap "lowbit_7/mux1_0/a_n50_1#" "sign" 180
cap "lowbit_7/mux1_0/a_n92_n1#" "lowbit_7/m1_13_n190#" 720
cap "Add" "lowbit_7/m1_13_n190#" 720
cap "Add" "lowbit_7/m2_87_n199#" 720
cap "lowbit_7/mux1_0/a_n50_1#" "lowbit_7/m1_13_n190#" 180
cap "dp1v4_0/Gnd" "lowbit_0/m2_46_n202#" 720
cap "dp1v4_0/m1_166_n3#" "lowbit_0/m2_46_n202#" 720
cap "dp1v4_0/Gnd" "lowbit_0/rr1_0/D" 720
cap "Gnd" "lowbit_0/rr1_0/Q" 720
cap "lowbit_1/rr1_0/D" "Gnd" 720
cap "lowbit_1/rr1_0/w_n47_n176#" "lowbit_1/m2_46_n202#" 720
cap "lowbit_1/rr1_0/Q" "Gnd" 720
cap "lowbit_1/m2_46_n202#" "Gnd" 720
cap "lowbit_2/m2_46_n202#" "Gnd" 720
cap "lowbit_2/m2_46_n202#" "lowbit_1/rr1_0/w_n47_n176#" 720
cap "Gnd" "lowbit_2/rr1_0/Q" 720
cap "Gnd" "lowbit_2/rr1_0/D" 720
cap "lowbit_3/m2_46_n202#" "Gnd" 720
cap "lowbit_3/m2_46_n202#" "lowbit_3/rr1_0/w_n47_n176#" 720
cap "Gnd" "lowbit_3/rr1_0/D" 720
cap "Gnd" "lowbit_3/rr1_0/Q" 720
cap "Gnd" "lowbit_4/rr1_0/D" 720
cap "lowbit_4/m2_46_n202#" "Gnd" 720
cap "lowbit_4/m2_46_n202#" "lowbit_4/rr1_0/w_n47_n176#" 720
cap "lowbit_4/rr1_0/Q" "Gnd" 720
cap "lowbit_5/rr1_0/D" "Gnd" 720
cap "Gnd" "lowbit_5/rr1_0/Q" 720
cap "lowbit_5/m2_46_n202#" "Gnd" 720
cap "lowbit_5/rr1_0/w_n47_n176#" "lowbit_5/m2_46_n202#" 720
cap "lowbit_5/rr1_0/w_n47_n176#" "lowbit_6/m2_46_n202#" 720
cap "Gnd" "lowbit_6/m2_46_n202#" 720
cap "lowbit_6/rr1_0/Q" "Gnd" 720
cap "lowbit_6/rr1_0/D" "Gnd" 720
cap "lowbit_7/rr1_0/w_n47_n176#" "lowbit_7/m2_46_n202#" 720
cap "Gnd" "lowbit_7/m2_46_n202#" 720
cap "lowbit_7/rr1_0/w_n47_n176#" "lowbit_7/rr1_0/D" 720
cap "lowbit_7/rr1_0/Q" "lowbit_7/rr1_0/w_n47_n176#" 720
cap "dp1v4_0/clk" "lowbit_0/m2_46_n202#" 720
cap "dp1v4_0/clockload" "lowbit_0/m2_46_n202#" 720
cap "lowbit_0/m2_46_n202#" "dp1v4_0/notclockload" 720
cap "dp1v4_0/Vdd" "lowbit_0/m2_46_n202#" 180
cap "lowbit_0/m2_46_n202#" "dp1v4_0/reset" 720
cap "lowbit_0/m2_46_n202#" "dp1v4_0/notclk" 720
cap "lowbit_1/rr1_0/w_n113_n176#" "lowbit_1/m2_46_n202#" 180
cap "lowbit_1/rr1_0/a_n97_n43#" "lowbit_1/m2_46_n202#" 720
cap "lowbit_1/rr1_0/m1_n113_n29#" "lowbit_1/m2_46_n202#" 720
cap "lowbit_1/rr1_0/a_n104_n156#" "lowbit_1/m2_46_n202#" 720
cap "lowbit_1/rr1_0/a_n90_n50#" "lowbit_1/m2_46_n202#" 720
cap "lowbit_1/rr1_0/m1_n113_n22#" "lowbit_1/m2_46_n202#" 720
cap "lowbit_1/m1_145_87#" "lowbit_2/m2_46_n202#" 180
cap "lowbit_1/m1_145_79#" "lowbit_2/m2_46_n202#" 720
cap "lowbit_1/m1_145_65#" "lowbit_2/m2_46_n202#" 720
cap "lowbit_1/m1_145_72#" "lowbit_2/m2_46_n202#" 720
cap "lowbit_1/m1_145_58#" "lowbit_2/m2_46_n202#" 720
cap "lowbit_1/m1_145_51#" "lowbit_2/m2_46_n202#" 720
cap "lowbit_2/m1_145_65#" "lowbit_3/m2_46_n202#" 720
cap "lowbit_2/m1_145_87#" "lowbit_3/m2_46_n202#" 180
cap "lowbit_2/m1_145_72#" "lowbit_3/m2_46_n202#" 720
cap "lowbit_2/m1_145_58#" "lowbit_3/m2_46_n202#" 720
cap "lowbit_2/m1_145_51#" "lowbit_3/m2_46_n202#" 720
cap "lowbit_2/m1_145_79#" "lowbit_3/m2_46_n202#" 720
cap "lowbit_4/m2_46_n202#" "lowbit_3/m1_145_79#" 720
cap "lowbit_4/m2_46_n202#" "lowbit_3/m1_145_58#" 720
cap "lowbit_4/m2_46_n202#" "lowbit_3/m1_145_87#" 180
cap "lowbit_4/m2_46_n202#" "lowbit_3/m1_145_72#" 720
cap "lowbit_4/m2_46_n202#" "lowbit_3/m1_145_51#" 720
cap "lowbit_4/m2_46_n202#" "lowbit_3/m1_145_65#" 720
cap "lowbit_5/rr1_0/a_n90_n50#" "lowbit_5/m2_46_n202#" 720
cap "lowbit_5/rr1_0/w_n113_n176#" "lowbit_5/m2_46_n202#" 180
cap "lowbit_5/rr1_0/a_n104_n156#" "lowbit_5/m2_46_n202#" 720
cap "lowbit_5/rr1_0/m1_n113_n22#" "lowbit_5/m2_46_n202#" 720
cap "lowbit_5/rr1_0/a_n97_n43#" "lowbit_5/m2_46_n202#" 720
cap "lowbit_5/rr1_0/m1_n113_n29#" "lowbit_5/m2_46_n202#" 720
cap "lowbit_5/m1_145_58#" "lowbit_6/m2_46_n202#" 720
cap "lowbit_5/m1_145_51#" "lowbit_6/m2_46_n202#" 720
cap "lowbit_5/m1_145_79#" "lowbit_6/m2_46_n202#" 720
cap "lowbit_5/m1_145_87#" "lowbit_6/m2_46_n202#" 180
cap "lowbit_5/m1_145_65#" "lowbit_6/m2_46_n202#" 720
cap "lowbit_5/m1_145_72#" "lowbit_6/m2_46_n202#" 720
cap "lowbit_7/m2_46_n202#" "lowbit_6/m1_145_51#" 720
cap "lowbit_7/m2_46_n202#" "lowbit_6/m1_145_58#" 720
cap "lowbit_6/m1_145_87#" "lowbit_7/m2_46_n202#" 180
cap "lowbit_7/m2_46_n202#" "lowbit_6/m1_145_72#" 720
cap "lowbit_7/m2_46_n202#" "lowbit_6/m1_145_65#" 720
cap "lowbit_7/m2_46_n202#" "lowbit_6/m1_145_79#" 720
cap "dp1v4_0/Vdd" "lowbit_0/m2_46_n202#" 540
cap "lowbit_1/rr1_0/w_n113_n176#" "lowbit_1/m2_46_n202#" 540
cap "lowbit_1/m1_145_87#" "lowbit_2/m2_46_n202#" 540
cap "lowbit_2/m1_145_87#" "lowbit_3/m2_46_n202#" 540
cap "lowbit_4/m2_46_n202#" "lowbit_3/m1_145_87#" 540
cap "lowbit_5/m2_46_n202#" "lowbit_5/rr1_0/w_n113_n176#" 540
cap "lowbit_5/m1_145_87#" "lowbit_6/m2_46_n202#" 540
cap "lowbit_7/m2_46_n202#" "lowbit_6/m1_145_87#" 540
merge "dp1v4_0/reg1_0/a_n104_n156#" "dp1v4_1/clockload" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_7/m1_145_87#" "lowbit_7/rr1_0/w_n113_n176#" -423752 0 0 0 0 0 0 0 0 0 0 0 0 -9016 -4600 0 0 0 0
merge "lowbit_7/rr1_0/w_n113_n176#" "lowbit_6/m1_145_87#"
merge "lowbit_6/m1_145_87#" "lowbit_6/rr1_0/w_n113_n176#"
merge "lowbit_6/rr1_0/w_n113_n176#" "lowbit_5/m1_145_87#"
merge "lowbit_5/m1_145_87#" "lowbit_5/rr1_0/w_n113_n176#"
merge "lowbit_5/rr1_0/w_n113_n176#" "lowbit_4/rr1_0/w_n113_n176#"
merge "lowbit_4/rr1_0/w_n113_n176#" "lowbit_3/m1_145_87#"
merge "lowbit_3/m1_145_87#" "lowbit_3/rr1_0/w_n113_n176#"
merge "lowbit_3/rr1_0/w_n113_n176#" "lowbit_2/m1_145_87#"
merge "lowbit_2/m1_145_87#" "lowbit_2/rr1_0/w_n113_n176#"
merge "lowbit_2/rr1_0/w_n113_n176#" "lowbit_1/m1_145_87#"
merge "lowbit_1/m1_145_87#" "lowbit_1/rr1_0/w_n113_n176#"
merge "lowbit_1/rr1_0/w_n113_n176#" "lowbit_0/rr1_0/w_n113_n176#"
merge "lowbit_0/rr1_0/w_n113_n176#" "lowbit_0/shift1_0/w_55_n196#"
merge "lowbit_0/shift1_0/w_55_n196#" "dp1v4_0/Vdd"
merge "dp1v4_0/Vdd" "lowbit_0/m1_n22_n304#"
merge "lowbit_0/m1_n22_n304#" "lowbit_7/m1_145_n304#"
merge "lowbit_7/m1_145_n304#" "Vdd"
merge "lowbit_7/m1_145_58#" "lowbit_7/rr1_0/a_n97_n43#" -178976 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -1976 0 0 0 0
merge "lowbit_7/rr1_0/a_n97_n43#" "lowbit_6/m1_145_58#"
merge "lowbit_6/m1_145_58#" "lowbit_6/rr1_0/a_n97_n43#"
merge "lowbit_6/rr1_0/a_n97_n43#" "lowbit_5/m1_145_58#"
merge "lowbit_5/m1_145_58#" "lowbit_5/rr1_0/a_n97_n43#"
merge "lowbit_5/rr1_0/a_n97_n43#" "lowbit_4/m1_145_58#"
merge "lowbit_4/m1_145_58#" "lowbit_4/rr1_0/a_n97_n43#"
merge "lowbit_4/rr1_0/a_n97_n43#" "lowbit_3/m1_145_58#"
merge "lowbit_3/m1_145_58#" "lowbit_3/rr1_0/a_n97_n43#"
merge "lowbit_3/rr1_0/a_n97_n43#" "lowbit_2/m1_145_58#"
merge "lowbit_2/m1_145_58#" "lowbit_2/rr1_0/a_n97_n43#"
merge "lowbit_2/rr1_0/a_n97_n43#" "lowbit_1/m1_145_58#"
merge "lowbit_1/m1_145_58#" "lowbit_1/rr1_0/a_n97_n43#"
merge "lowbit_1/rr1_0/a_n97_n43#" "lowbit_0/m1_145_58#"
merge "lowbit_0/m1_145_58#" "lowbit_0/rr1_0/a_n97_n43#"
merge "lowbit_0/rr1_0/a_n97_n43#" "dp1v4_0/notclk"
merge "dp1v4_0/notclk" "notclk"
merge "dp1v4_6/reg1_0/w_n113_n176#" "dp1v4_6/shift1_0/addsub_0/Vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0 0 0
merge "dp1v4_6/shift1_0/addsub_0/Vdd" "dp1v4_6/shift1_0/w_28_n220#"
merge "dp1v4_6/shift1_0/w_28_n220#" "dp1v4_7/Vdd"
merge "dp1v4_2/reg1_0/m1_n144_n36#" "dp1v4_3/clk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_4/remainder" "rem12" -1672 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -40 -28 0 0
merge "dp1v4_1/reg1_0/a_n97_n29#" "dp1v4_2/notclockload" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_6/mux1_0/a_n93_n19#" "lowbit_5/mux1_0/a_n93_n19#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_5/mux1_0/a_n93_n19#" "lowbit_4/mux1_0/a_n93_n19#"
merge "lowbit_4/mux1_0/a_n93_n19#" "lowbit_3/mux1_0/a_n93_n19#"
merge "lowbit_3/mux1_0/a_n93_n19#" "lowbit_2/mux1_0/a_n93_n19#"
merge "lowbit_2/mux1_0/a_n93_n19#" "lowbit_1/mux1_0/a_n93_n19#"
merge "lowbit_1/mux1_0/a_n93_n19#" "dp1v4_0/S1"
merge "dp1v4_0/S1" "lowbit_0/mux1_0/a_n93_n19#"
merge "lowbit_0/mux1_0/a_n93_n19#" "lowbit_7/mux1_0/a_n93_n19#"
merge "lowbit_7/mux1_0/a_n93_n19#" "S1"
merge "lowbit_2/shift1_0/IN0" "lowbit_1/m1_145_n271#" -5640 0 0 0 0 0 0 0 0 0 0 0 0 -120 -68 0 0 0 0
merge "dp1v4_2/shift1_0/a_n15_n206#" "dp1v4_3/shift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_7/m1_145_51#" "lowbit_7/rr1_0/a_n90_n50#" -178976 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -1976 0 0 0 0
merge "lowbit_7/rr1_0/a_n90_n50#" "lowbit_6/m1_145_51#"
merge "lowbit_6/m1_145_51#" "lowbit_6/rr1_0/a_n90_n50#"
merge "lowbit_6/rr1_0/a_n90_n50#" "lowbit_5/m1_145_51#"
merge "lowbit_5/m1_145_51#" "lowbit_5/rr1_0/a_n90_n50#"
merge "lowbit_5/rr1_0/a_n90_n50#" "lowbit_4/m1_145_51#"
merge "lowbit_4/m1_145_51#" "lowbit_4/rr1_0/a_n90_n50#"
merge "lowbit_4/rr1_0/a_n90_n50#" "lowbit_3/m1_145_51#"
merge "lowbit_3/m1_145_51#" "lowbit_3/rr1_0/a_n90_n50#"
merge "lowbit_3/rr1_0/a_n90_n50#" "lowbit_2/m1_145_51#"
merge "lowbit_2/m1_145_51#" "lowbit_2/rr1_0/a_n90_n50#"
merge "lowbit_2/rr1_0/a_n90_n50#" "lowbit_1/m1_145_51#"
merge "lowbit_1/m1_145_51#" "lowbit_1/rr1_0/a_n90_n50#"
merge "lowbit_1/rr1_0/a_n90_n50#" "lowbit_0/m1_145_51#"
merge "lowbit_0/m1_145_51#" "lowbit_0/rr1_0/a_n90_n50#"
merge "lowbit_0/rr1_0/a_n90_n50#" "dp1v4_0/reset"
merge "dp1v4_0/reset" "reset"
merge "lowbit_1/m2_46_n202#" "dend6" -532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "dp1v4_3/mux1_0/a_n93_n19#" "dp1v4_4/S1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_6/m1_13_n190#" "lowbit_6/m1_87_n223#" -3724 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 0 0
merge "lowbit_6/m1_87_n223#" "quo1"
merge "lowbit_7/m1_145_65#" "lowbit_7/rr1_0/a_n104_n156#" -178976 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -1976 0 0 0 0
merge "lowbit_7/rr1_0/a_n104_n156#" "lowbit_6/m1_145_65#"
merge "lowbit_6/m1_145_65#" "lowbit_6/rr1_0/a_n104_n156#"
merge "lowbit_6/rr1_0/a_n104_n156#" "lowbit_5/m1_145_65#"
merge "lowbit_5/m1_145_65#" "lowbit_5/rr1_0/a_n104_n156#"
merge "lowbit_5/rr1_0/a_n104_n156#" "lowbit_4/m1_145_65#"
merge "lowbit_4/m1_145_65#" "lowbit_4/rr1_0/a_n104_n156#"
merge "lowbit_4/rr1_0/a_n104_n156#" "lowbit_3/m1_145_65#"
merge "lowbit_3/m1_145_65#" "lowbit_3/rr1_0/a_n104_n156#"
merge "lowbit_3/rr1_0/a_n104_n156#" "lowbit_2/m1_145_65#"
merge "lowbit_2/m1_145_65#" "lowbit_2/rr1_0/a_n104_n156#"
merge "lowbit_2/rr1_0/a_n104_n156#" "lowbit_1/m1_145_65#"
merge "lowbit_1/m1_145_65#" "lowbit_1/rr1_0/a_n104_n156#"
merge "lowbit_1/rr1_0/a_n104_n156#" "lowbit_0/m1_145_65#"
merge "lowbit_0/m1_145_65#" "lowbit_0/rr1_0/a_n104_n156#"
merge "lowbit_0/rr1_0/a_n104_n156#" "dp1v4_0/clk"
merge "dp1v4_0/clk" "clk"
merge "dp1v4_1/reg1_0/m1_n144_n36#" "dp1v4_2/clk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_4/reg1_0/w_n113_n176#" "dp1v4_4/shift1_0/addsub_0/Vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0 0 0
merge "dp1v4_4/shift1_0/addsub_0/Vdd" "dp1v4_4/shift1_0/w_28_n220#"
merge "dp1v4_4/shift1_0/w_28_n220#" "dp1v4_5/Vdd"
merge "dp1v4_3/shift1_0/a_n24_n198#" "dp1v4_4/notshift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_7/rr1_0/w_n47_n176#" "lowbit_6/rr1_0/w_n47_n176#" -235376 0 0 0 0 0 0 0 0 0 0 0 0 -5008 -2532 0 0 0 0
merge "lowbit_6/rr1_0/w_n47_n176#" "lowbit_5/rr1_0/w_n47_n176#"
merge "lowbit_5/rr1_0/w_n47_n176#" "lowbit_4/rr1_0/w_n47_n176#"
merge "lowbit_4/rr1_0/w_n47_n176#" "lowbit_3/rr1_0/w_n47_n176#"
merge "lowbit_3/rr1_0/w_n47_n176#" "lowbit_2/rr1_0/w_n47_n176#"
merge "lowbit_2/rr1_0/w_n47_n176#" "lowbit_1/rr1_0/w_n47_n176#"
merge "lowbit_1/rr1_0/w_n47_n176#" "lowbit_0/rr1_0/w_n47_n176#"
merge "lowbit_0/rr1_0/w_n47_n176#" "dp1v4_0/m1_166_n3#"
merge "dp1v4_0/m1_166_n3#" "m1_213_229#"
merge "m1_213_229#" "lowbit_0/shift1_0/w_17_n190#"
merge "lowbit_0/shift1_0/w_17_n190#" "dp1v4_0/Gnd"
merge "dp1v4_0/Gnd" "lowbit_0/m1_n22_n264#"
merge "lowbit_0/m1_n22_n264#" "lowbit_7/m1_145_n264#"
merge "lowbit_7/m1_145_n264#" "Gnd"
merge "lowbit_7/m2_46_n202#" "dend0" -532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "dp1v4_2/shift1_0/addsub_0/m2_n22_n56#" "dp1v4_2/shift1_0/addsub_0/Gnd" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16 0 0
merge "dp1v4_2/shift1_0/addsub_0/Gnd" "dp1v4_2/shift1_0/w_n10_n214#"
merge "dp1v4_2/shift1_0/w_n10_n214#" "dp1v4_3/Gnd"
merge "dp1v4_3/Gnd" "m1_n341_215#"
merge "dp1v4_5/remainder" "rem13" -912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "lowbit_0/shift1_0/a_3_n174#" "dp1v4_0/notshift" -4512 0 0 0 0 0 0 0 0 0 0 0 0 -96 -56 0 0 0 0
merge "dp1v4_0/notshift" "lowbit_0/m1_n22_n290#"
merge "lowbit_0/shift1_0/a_12_n182#" "dp1v4_0/shift" -4512 0 0 0 0 0 0 0 0 0 0 0 0 -96 -56 0 0 0 0
merge "dp1v4_0/shift" "lowbit_0/m1_n22_n297#"
merge "lowbit_3/m1_n22_n264#" "lowbit_2/m1_145_n264#" -5640 0 0 0 0 0 0 0 0 0 0 0 0 -120 -68 0 0 0 0
merge "lowbit_7/m1_145_72#" "lowbit_7/rr1_0/m1_n113_n29#" -178976 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -1976 0 0 0 0
merge "lowbit_7/rr1_0/m1_n113_n29#" "lowbit_6/m1_145_72#"
merge "lowbit_6/m1_145_72#" "lowbit_5/m1_145_72#"
merge "lowbit_5/m1_145_72#" "lowbit_5/rr1_0/m1_n113_n29#"
merge "lowbit_5/rr1_0/m1_n113_n29#" "lowbit_4/m1_145_72#"
merge "lowbit_4/m1_145_72#" "lowbit_4/rr1_0/m1_n113_n29#"
merge "lowbit_4/rr1_0/m1_n113_n29#" "lowbit_3/m1_145_72#"
merge "lowbit_3/m1_145_72#" "lowbit_3/rr1_0/m1_n113_n29#"
merge "lowbit_3/rr1_0/m1_n113_n29#" "lowbit_2/m1_145_72#"
merge "lowbit_2/m1_145_72#" "lowbit_1/m1_145_72#"
merge "lowbit_1/m1_145_72#" "lowbit_1/rr1_0/m1_n113_n29#"
merge "lowbit_1/rr1_0/m1_n113_n29#" "lowbit_0/m1_145_72#"
merge "lowbit_0/m1_145_72#" "lowbit_0/rr1_0/m1_n113_n29#"
merge "lowbit_0/rr1_0/m1_n113_n29#" "dp1v4_0/notclockload"
merge "dp1v4_0/notclockload" "notclockload"
merge "lowbit_6/mux1_0/a_n92_n1#" "lowbit_5/mux1_0/a_n92_n1#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_5/mux1_0/a_n92_n1#" "lowbit_4/mux1_0/a_n92_n1#"
merge "lowbit_4/mux1_0/a_n92_n1#" "lowbit_3/mux1_0/a_n92_n1#"
merge "lowbit_3/mux1_0/a_n92_n1#" "lowbit_2/mux1_0/a_n92_n1#"
merge "lowbit_2/mux1_0/a_n92_n1#" "lowbit_1/mux1_0/a_n92_n1#"
merge "lowbit_1/mux1_0/a_n92_n1#" "dp1v4_0/S1n"
merge "dp1v4_0/S1n" "lowbit_0/mux1_0/a_n92_n1#"
merge "lowbit_0/mux1_0/a_n92_n1#" "lowbit_7/mux1_0/a_n92_n1#"
merge "lowbit_7/mux1_0/a_n92_n1#" "S1n"
merge "lowbit_0/m1_13_n190#" "lowbit_0/m1_87_n223#" -3648 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 0 0
merge "lowbit_0/m1_87_n223#" "quo7"
merge "dp1v4_4/shift1_0/a_n15_n206#" "dp1v4_5/shift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_6/m1_n22_n304#" "lowbit_5/m1_145_n304#" -5452 0 0 0 0 0 0 0 0 0 0 0 0 -116 -66 0 0 0 0
merge "dp1v4_3/reg1_0/w_n47_n176#" "dp1v4_4/m1_166_n3#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_0/m2_46_n202#" "dend7" -532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "dp1v4_0/reg1_0/a_n97_n29#" "dp1v4_1/notclockload" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_0/C" "dp1v4_0/Add" -245528 0 0 0 0 0 0 0 0 0 0 0 0 -5224 -2636 0 0 0 0
merge "dp1v4_0/Add" "dp1v4_0/shift1_0/addsub_0/C"
merge "dp1v4_0/shift1_0/addsub_0/C" "dp1v4_0/shift1_0/addsub_0/Add"
merge "dp1v4_0/shift1_0/addsub_0/Add" "dp1v4_1/Add"
merge "dp1v4_1/Add" "Add"
merge "lowbit_7/m1_145_n297#" "shift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_4/mux1_0/a_n50_1#" "dp1v4_5/S0n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_6/remainder" "rem14" -1064 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "dp1v4_5/shift1_0/addsub_0/m2_n22_n56#" "dp1v4_5/shift1_0/addsub_0/Gnd" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16 0 0
merge "dp1v4_5/shift1_0/addsub_0/Gnd" "dp1v4_5/shift1_0/w_n10_n214#"
merge "dp1v4_5/shift1_0/w_n10_n214#" "dp1v4_6/Gnd"
merge "dp1v4_6/Gnd" "m1_n980_215#"
merge "lowbit_2/m1_n22_n264#" "lowbit_1/m1_145_n264#" -5640 0 0 0 0 0 0 0 0 0 0 0 0 -120 -68 0 0 0 0
merge "dp1v4_4/shift1_0/addsub_0/Add" "dp1v4_5/Add" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_6/shift1_0/a_n24_n198#" "dp1v4_7/notshift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_6/shift1_0/IN0" "dp1v4_7/inbit" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_5/reg1_0/a_n104_n156#" "dp1v4_6/clockload" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_7/m1_145_79#" "lowbit_7/rr1_0/m1_n113_n22#" -178976 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -1976 0 0 0 0
merge "lowbit_7/rr1_0/m1_n113_n22#" "lowbit_6/m1_145_79#"
merge "lowbit_6/m1_145_79#" "lowbit_5/m1_145_79#"
merge "lowbit_5/m1_145_79#" "lowbit_5/rr1_0/m1_n113_n22#"
merge "lowbit_5/rr1_0/m1_n113_n22#" "lowbit_4/m1_145_79#"
merge "lowbit_4/m1_145_79#" "lowbit_4/rr1_0/m1_n113_n22#"
merge "lowbit_4/rr1_0/m1_n113_n22#" "lowbit_3/m1_145_79#"
merge "lowbit_3/m1_145_79#" "lowbit_3/rr1_0/m1_n113_n22#"
merge "lowbit_3/rr1_0/m1_n113_n22#" "lowbit_2/m1_145_79#"
merge "lowbit_2/m1_145_79#" "lowbit_1/m1_145_79#"
merge "lowbit_1/m1_145_79#" "lowbit_1/rr1_0/m1_n113_n22#"
merge "lowbit_1/rr1_0/m1_n113_n22#" "lowbit_0/m1_145_79#"
merge "lowbit_0/m1_145_79#" "lowbit_0/rr1_0/m1_n113_n22#"
merge "lowbit_0/rr1_0/m1_n113_n22#" "dp1v4_0/clockload"
merge "dp1v4_0/clockload" "clockload"
merge "lowbit_6/mux1_0/a_n112_0#" "lowbit_5/mux1_0/a_n112_0#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_5/mux1_0/a_n112_0#" "lowbit_4/mux1_0/a_n112_0#"
merge "lowbit_4/mux1_0/a_n112_0#" "lowbit_3/mux1_0/a_n112_0#"
merge "lowbit_3/mux1_0/a_n112_0#" "lowbit_2/mux1_0/a_n112_0#"
merge "lowbit_2/mux1_0/a_n112_0#" "lowbit_1/mux1_0/a_n112_0#"
merge "lowbit_1/mux1_0/a_n112_0#" "dp1v4_0/S0"
merge "dp1v4_0/S0" "lowbit_0/mux1_0/a_n112_0#"
merge "lowbit_0/mux1_0/a_n112_0#" "lowbit_7/mux1_0/a_n112_0#"
merge "lowbit_7/mux1_0/a_n112_0#" "S0"
merge "lowbit_5/m1_n22_n304#" "lowbit_4/m1_145_n304#" -5640 0 0 0 0 0 0 0 0 0 0 0 0 -120 -68 0 0 0 0
merge "dp1v4_1/shift1_0/addsub_0/x" "dp1v4_2/C" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_7/remainder" "rem15" -5092 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -220 -118 0 0
merge "dp1v4_0/mux1_0/a_n92_n1#" "dp1v4_1/S1n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_6/m1_n22_n297#" "lowbit_5/m1_145_n297#" -5452 0 0 0 0 0 0 0 0 0 0 0 0 -116 -66 0 0 0 0
merge "dp1v4_6/reg1_0/w_n47_n176#" "dp1v4_7/m1_166_n3#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_1/mux1_0/a_n50_1#" "dp1v4_2/S0n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_7/m1_145_n290#" "notshift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_4/shift1_0/addsub_0/m2_n22_n56#" "dp1v4_4/shift1_0/addsub_0/Gnd" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16 0 0
merge "dp1v4_4/shift1_0/addsub_0/Gnd" "dp1v4_4/shift1_0/w_n10_n214#"
merge "dp1v4_4/shift1_0/w_n10_n214#" "dp1v4_5/Gnd"
merge "dp1v4_5/Gnd" "m1_n767_215#"
merge "lowbit_5/m1_13_n190#" "lowbit_5/m1_87_n223#" -3344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 0 0
merge "lowbit_5/m1_87_n223#" "quo2"
merge "dp1v4_0/shift1_0/a_n24_n198#" "dp1v4_1/notshift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_4/reg1_0/w_n47_n176#" "dp1v4_5/m1_166_n3#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_3/m1_n22_n304#" "lowbit_2/m1_145_n304#" -5640 0 0 0 0 0 0 0 0 0 0 0 0 -120 -68 0 0 0 0
merge "dp1v4_5/reg1_0/a_n97_n29#" "dp1v4_6/notclockload" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_4/shift1_0/a_n24_n198#" "dp1v4_5/notshift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_5/m1_n22_n297#" "lowbit_4/m1_145_n297#" -5640 0 0 0 0 0 0 0 0 0 0 0 0 -120 -68 0 0 0 0
merge "dp1v4_2/reg1_0/w_n113_n176#" "dp1v4_2/shift1_0/addsub_0/Vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0 0 0
merge "dp1v4_2/shift1_0/addsub_0/Vdd" "dp1v4_2/shift1_0/w_28_n220#"
merge "dp1v4_2/shift1_0/w_28_n220#" "dp1v4_3/Vdd"
merge "dp1v4_6/shift1_0/addsub_0/m2_n22_n56#" "dp1v4_6/m2_47_n8#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 -16 -16 0 0
merge "dp1v4_6/m2_47_n8#" "dp1v4_6/shift1_0/addsub_0/Gnd"
merge "dp1v4_6/shift1_0/addsub_0/Gnd" "dp1v4_6/shift1_0/w_n10_n214#"
merge "dp1v4_6/shift1_0/w_n10_n214#" "dp1v4_7/Gnd"
merge "dp1v4_7/Gnd" "m1_n1193_215#"
merge "dp1v4_3/reg1_0/w_n113_n176#" "dp1v4_3/shift1_0/addsub_0/Vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0 0 0
merge "dp1v4_3/shift1_0/addsub_0/Vdd" "dp1v4_3/shift1_0/w_28_n220#"
merge "dp1v4_3/shift1_0/w_28_n220#" "dp1v4_4/Vdd"
merge "dp1v4_7/mux1_0/a_n97_n12#" "sign" -17833 0 0 0 0 0 0 0 0 0 0 0 0 -92 -54 -624 -328 0 0
merge "lowbit_5/shift1_0/a_3_n174#" "lowbit_4/m1_145_n290#" -5452 0 0 0 0 0 0 0 0 0 0 0 0 -116 -66 0 0 0 0
merge "dp1v4_3/shift1_0/addsub_0/x" "dp1v4_4/C" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_0/shift1_0/addsub_0/m2_n22_n56#" "dp1v4_0/shift1_0/addsub_0/Gnd" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16 0 0
merge "dp1v4_0/shift1_0/addsub_0/Gnd" "dp1v4_0/shift1_0/w_n10_n214#"
merge "dp1v4_0/shift1_0/w_n10_n214#" "dp1v4_1/Gnd"
merge "dp1v4_1/Gnd" "m1_85_215#"
merge "lowbit_4/shift1_0/w_17_n190#" "lowbit_4/m1_n22_n264#" -5828 0 0 0 0 0 0 0 0 0 0 0 0 -124 -70 0 0 0 0
merge "lowbit_4/m1_n22_n264#" "lowbit_3/m1_145_n264#"
merge "lowbit_7/m1_13_n190#" "lowbit_7/m1_87_n223#" -3648 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 0 0
merge "lowbit_7/m1_87_n223#" "quo0"
merge "dp1v4_4/reg1_0/m1_n144_n43#" "dp1v4_5/notclk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_6/mux1_0/a_n50_1#" "dp1v4_7/S0n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_3/shift1_0/IN0" "dp1v4_4/inbit" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_3/reg1_0/m1_n144_n43#" "dp1v4_4/notclk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_2/m1_n22_n304#" "lowbit_1/m1_145_n304#" -5640 0 0 0 0 0 0 0 0 0 0 0 0 -120 -68 0 0 0 0
merge "dp1v4_6/shift1_0/addsub_0/x" "dp1v4_7/C" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_0/reg1_0/w_n113_n176#" "dp1v4_0/shift1_0/addsub_0/Vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0 0 0
merge "dp1v4_0/shift1_0/addsub_0/Vdd" "dp1v4_0/shift1_0/w_28_n220#"
merge "dp1v4_0/shift1_0/w_28_n220#" "dp1v4_1/Vdd"
merge "dp1v4_5/reg1_0/m1_n144_n36#" "dp1v4_6/clk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_6/mux1_0/a_n112_0#" "dp1v4_7/S0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_0/remainder" "rem8" -912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "lowbit_3/m1_n22_n297#" "lowbit_2/m1_145_n297#" -5640 0 0 0 0 0 0 0 0 0 0 0 0 -120 -68 0 0 0 0
merge "lowbit_7/shift1_0/IN0" "lowbit_6/m1_145_n271#" -5640 0 0 0 0 0 0 0 0 0 0 0 0 -120 -68 0 0 0 0
merge "lowbit_6/m1_145_n271#" "lowbit_7/m1_n22_n271#"
merge "dp1v4_5/shift1_0/a_n15_n206#" "dp1v4_6/shift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_6/m2_46_n202#" "dend1" -532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "dp1v4_6/mux1_0/a_n93_n19#" "dp1v4_7/S1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_6/mux1_0/a_n50_1#" "lowbit_5/mux1_0/a_n50_1#" -11045 0 0 0 0 0 0 0 0 0 0 0 0 -235 -259 0 0 0 0
merge "lowbit_5/mux1_0/a_n50_1#" "lowbit_4/mux1_0/a_n50_1#"
merge "lowbit_4/mux1_0/a_n50_1#" "lowbit_3/mux1_0/a_n50_1#"
merge "lowbit_3/mux1_0/a_n50_1#" "lowbit_2/mux1_0/a_n50_1#"
merge "lowbit_2/mux1_0/a_n50_1#" "lowbit_1/mux1_0/a_n50_1#"
merge "lowbit_1/mux1_0/a_n50_1#" "dp1v4_0/S0n"
merge "dp1v4_0/S0n" "lowbit_0/mux1_0/a_n50_1#"
merge "lowbit_0/mux1_0/a_n50_1#" "lowbit_7/mux1_0/a_n50_1#"
merge "lowbit_7/mux1_0/a_n50_1#" "S0n"
merge "dp1v4_5/reg1_0/w_n47_n176#" "dp1v4_6/m1_166_n3#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_1/reg1_0/a_n104_n156#" "dp1v4_2/clockload" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_1/remainder" "rem9" -1064 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "dp1v4_2/reg1_0/a_n97_n29#" "dp1v4_3/notclockload" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_2/m1_n22_n297#" "lowbit_1/m1_145_n297#" -5640 0 0 0 0 0 0 0 0 0 0 0 0 -120 -68 0 0 0 0
merge "dp1v4_3/reg1_0/m1_n144_n36#" "dp1v4_4/clk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_7/m2_47_n8#" "dp1v4_7/shift1_0/addsub_0/Gnd" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16 0 0
merge "dp1v4_7/shift1_0/addsub_0/Gnd" "m1_n1406_215#"
merge "lowbit_6/shift1_0/IN0" "lowbit_5/m1_145_n271#" -5832 0 0 0 0 0 0 0 0 0 0 0 0 -116 -66 -20 -18 0 0
merge "lowbit_5/m1_145_n271#" "lowmuxout"
merge "dp1v4_5/shift1_0/a_n24_n198#" "dp1v4_6/notshift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_6/shift1_0/addsub_0/Add" "dp1v4_7/Add" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_4/m1_13_n190#" "lowbit_4/m1_87_n223#" -3724 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 0 0
merge "lowbit_4/m1_87_n223#" "quo3"
merge "dp1v4_0/shift1_0/IN0" "dp1v4_1/inbit" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_5/reg1_0/w_n113_n176#" "dp1v4_5/shift1_0/addsub_0/Vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0 0 0
merge "dp1v4_5/shift1_0/addsub_0/Vdd" "dp1v4_5/shift1_0/w_28_n220#"
merge "dp1v4_5/shift1_0/w_28_n220#" "dp1v4_6/Vdd"
merge "dp1v4_4/mux1_0/a_n92_n1#" "dp1v4_5/S1n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_5/mux1_0/a_n50_1#" "dp1v4_6/S0n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_4/shift1_0/IN0" "dp1v4_5/inbit" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_6/m1_145_n264#" "lowbit_7/m1_n22_n264#" -5640 0 0 0 0 0 0 0 0 0 0 0 0 -120 -68 0 0 0 0
merge "dp1v4_2/mux1_0/a_n112_0#" "dp1v4_3/S0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_3/m1_13_n190#" "lowbit_3/m1_87_n223#" -3648 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 0 0
merge "lowbit_3/m1_87_n223#" "quo4"
merge "lowbit_2/shift1_0/a_3_n174#" "lowbit_1/m1_145_n290#" -5452 0 0 0 0 0 0 0 0 0 0 0 0 -116 -66 0 0 0 0
merge "dp1v4_7/reg1_0/a_n109_n70#" "dp1v4_7/reg1_0/w_n47_n176#" -1056 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16 0 0
merge "dp1v4_7/reg1_0/w_n47_n176#" "m1_n1467_229#"
merge "dp1v4_1/shift1_0/IN0" "dp1v4_2/inbit" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_1/shift1_0/a_n24_n198#" "dp1v4_2/notshift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_6/reg1_0/a_n104_n156#" "dp1v4_7/clockload" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_2/mux1_0/a_n93_n19#" "dp1v4_3/S1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_2/m1_13_n190#" "lowbit_2/m1_87_n223#" -3648 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 0 0
merge "lowbit_2/m1_87_n223#" "quo5"
merge "lowbit_6/m1_n22_n264#" "lowbit_5/m1_145_n264#" -5452 0 0 0 0 0 0 0 0 0 0 0 0 -116 -66 0 0 0 0
merge "dp1v4_6/mux1_0/a_n92_n1#" "dp1v4_7/S1n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_2/shift1_0/addsub_0/x" "dp1v4_3/C" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_4/reg1_0/a_n90_n50#" "dp1v4_5/reset" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_3/shift1_0/IN0" "lowbit_2/m1_145_n271#" -5640 0 0 0 0 0 0 0 0 0 0 0 0 -120 -68 0 0 0 0
merge "dp1v4_2/mux1_0/a_n92_n1#" "dp1v4_3/S1n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_1/m1_13_n190#" "lowbit_1/m1_87_n223#" -3344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 0 0
merge "lowbit_1/m1_87_n223#" "quo6"
merge "dp1v4_3/shift1_0/addsub_0/m2_n22_n56#" "dp1v4_3/shift1_0/addsub_0/Gnd" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16 0 0
merge "dp1v4_3/shift1_0/addsub_0/Gnd" "dp1v4_3/shift1_0/w_n10_n214#"
merge "dp1v4_3/shift1_0/w_n10_n214#" "dp1v4_4/Gnd"
merge "dp1v4_4/Gnd" "m1_n554_215#"
merge "dp1v4_1/shift1_0/addsub_0/Add" "dp1v4_2/Add" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_1/reg1_0/a_n90_n50#" "dp1v4_2/reset" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_6/reg1_0/m1_n144_n43#" "dp1v4_7/notclk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_6/m1_145_n304#" "lowbit_7/m1_n22_n304#" -5640 0 0 0 0 0 0 0 0 0 0 0 0 -120 -68 0 0 0 0
merge "dp1v4_1/shift1_0/a_n15_n206#" "dp1v4_2/shift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_6/shift1_0/a_n15_n206#" "dp1v4_7/shift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_0/reg1_0/w_n47_n176#" "dp1v4_1/m1_166_n3#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_5/m2_46_n202#" "dend2" -532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "dp1v4_7/shift1_0/addsub_0/x" "Cout" -564 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0 0 0
merge "dp1v4_1/reg1_0/w_n113_n176#" "dp1v4_1/shift1_0/addsub_0/Vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0 0 0
merge "dp1v4_1/shift1_0/addsub_0/Vdd" "dp1v4_1/shift1_0/w_28_n220#"
merge "dp1v4_1/shift1_0/w_28_n220#" "dp1v4_2/Vdd"
merge "dp1v4_1/reg1_0/m1_n144_n43#" "dp1v4_2/notclk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_7/shift1_0/a_3_n174#" "lowbit_6/m1_145_n290#" -5452 0 0 0 0 0 0 0 0 0 0 0 0 -116 -66 0 0 0 0
merge "lowbit_6/m1_145_n290#" "lowbit_7/m1_n22_n290#"
merge "dp1v4_1/mux1_0/a_n92_n1#" "dp1v4_2/S1n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_2/mux1_0/a_n50_1#" "dp1v4_3/S0n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_6/m2_87_n199#" "Shiftout" -1976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -20 0 0
merge "lowbit_6/m1_145_n297#" "lowbit_7/m1_n22_n297#" -5640 0 0 0 0 0 0 0 0 0 0 0 0 -120 -68 0 0 0 0
merge "dp1v4_0/shift1_0/a_n15_n206#" "dp1v4_1/shift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_4/shift1_0/a_12_n182#" "lowbit_4/m1_n22_n297#" -5828 0 0 0 0 0 0 0 0 0 0 0 0 -124 -70 0 0 0 0
merge "lowbit_4/m1_n22_n297#" "lowbit_3/m1_145_n297#"
merge "lowbit_1/m1_n22_n264#" "lowbit_0/m1_145_n264#" -5828 0 0 0 0 0 0 0 0 0 0 0 0 -124 -70 0 0 0 0
merge "dp1v4_2/reg1_0/a_n104_n156#" "dp1v4_3/clockload" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_4/shift1_0/w_55_n196#" "lowbit_4/m1_n22_n304#" -5828 0 0 0 0 0 0 0 0 0 0 0 0 -124 -70 0 0 0 0
merge "lowbit_4/m1_n22_n304#" "lowbit_3/m1_145_n304#"
merge "dp1v4_4/mux1_0/a_n112_0#" "dp1v4_5/S0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_4/reg1_0/m1_n144_n36#" "dp1v4_5/clk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_6/reg1_0/a_n97_n29#" "dp1v4_7/notclockload" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_2/shift1_0/a_n24_n198#" "dp1v4_3/notshift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_5/mux1_0/a_n112_0#" "dp1v4_6/S0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_0/mux1_0/a_n112_0#" "dp1v4_1/S0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_0/inbit" "lowbit_0/shift1_0/IN0" -4512 0 0 0 0 0 0 0 0 0 0 0 0 -96 -56 0 0 0 0
merge "dp1v4_6/reg1_0/m1_n144_n36#" "dp1v4_7/clk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_5/mux1_0/a_n93_n19#" "dp1v4_6/S1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_5/shift1_0/addsub_0/Add" "dp1v4_6/Add" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_3/shift1_0/addsub_0/Add" "dp1v4_4/Add" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_6/shift1_0/a_3_n174#" "lowbit_5/m1_145_n290#" -5452 0 0 0 0 0 0 0 0 0 0 0 0 -116 -66 0 0 0 0
merge "dp1v4_3/mux1_0/a_n50_1#" "dp1v4_4/S0n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_0/reg1_0/m1_n144_n43#" "dp1v4_1/notclk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_1/m1_n22_n304#" "lowbit_0/m1_145_n304#" -5828 0 0 0 0 0 0 0 0 0 0 0 0 -124 -70 0 0 0 0
merge "dp1v4_3/reg1_0/a_n97_n29#" "dp1v4_4/notclockload" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_4/shift1_0/a_3_n174#" "lowbit_3/m1_145_n290#" -5452 0 0 0 0 0 0 0 0 0 0 0 0 -116 -66 0 0 0 0
merge "dp1v4_5/mux1_0/a_n92_n1#" "dp1v4_6/S1n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_1/mux1_0/a_n112_0#" "dp1v4_2/S0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_4/m2_46_n202#" "dend3" -532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "dp1v4_1/mux1_0/a_n93_n19#" "dp1v4_2/S1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_0/reg1_0/m1_n144_n36#" "dp1v4_1/clk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_1/m1_n22_n297#" "lowbit_0/m1_145_n297#" -5828 0 0 0 0 0 0 0 0 0 0 0 0 -124 -70 0 0 0 0
merge "dp1v4_6/reg1_0/a_n90_n50#" "dp1v4_7/reset" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_3/shift1_0/a_3_n174#" "lowbit_2/m1_145_n290#" -5452 0 0 0 0 0 0 0 0 0 0 0 0 -116 -66 0 0 0 0
merge "dp1v4_5/reg1_0/m1_n144_n43#" "dp1v4_6/notclk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_3/reg1_0/a_n104_n156#" "dp1v4_4/clockload" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_0/divisorin" "divin0" -228 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0
merge "dp1v4_4/reg1_0/a_n104_n156#" "dp1v4_5/clockload" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_2/reg1_0/w_n47_n176#" "dp1v4_3/m1_166_n3#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_5/reg1_0/a_n90_n50#" "dp1v4_6/reset" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_4/shift1_0/IN0" "lowbit_3/m1_145_n271#" -5828 0 0 0 0 0 0 0 0 0 0 0 0 -124 -70 0 0 0 0
merge "dp1v4_2/shift1_0/addsub_0/Add" "dp1v4_3/Add" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_1/divisorin" "divin1" -228 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0
merge "lowbit_5/m1_n22_n264#" "lowbit_4/m1_145_n264#" -5640 0 0 0 0 0 0 0 0 0 0 0 0 -120 -68 0 0 0 0
merge "dp1v4_3/reg1_0/a_n90_n50#" "dp1v4_4/reset" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_1/shift1_0/a_3_n174#" "lowbit_0/m1_145_n290#" -5452 0 0 0 0 0 0 0 0 0 0 0 0 -116 -66 0 0 0 0
merge "dp1v4_2/divisorin" "divin2" -228 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -17 0 0
merge "dp1v4_0/reg1_0/a_n90_n50#" "dp1v4_1/reset" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_3/shift1_0/a_n15_n206#" "dp1v4_4/shift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_1/shift1_0/addsub_0/m2_n22_n56#" "dp1v4_1/shift1_0/addsub_0/Gnd" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16 0 0
merge "dp1v4_1/shift1_0/addsub_0/Gnd" "dp1v4_1/shift1_0/w_n10_n214#"
merge "dp1v4_1/shift1_0/w_n10_n214#" "dp1v4_2/Gnd"
merge "dp1v4_2/Gnd" "m1_n128_215#"
merge "dp1v4_3/divisorin" "divin3" -228 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0
merge "dp1v4_5/shift1_0/addsub_0/x" "dp1v4_6/C" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_1/shift1_0/IN0" "lowbit_0/m1_145_n271#" -5828 0 0 0 0 0 0 0 0 0 0 0 0 -124 -70 0 0 0 0
merge "lowbit_3/m2_46_n202#" "dend4" -532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "dp1v4_4/divisorin" "divin4" -228 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0
merge "dp1v4_2/reg1_0/a_n90_n50#" "dp1v4_3/reset" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_4/shift1_0/addsub_0/x" "dp1v4_5/C" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_4/mux1_0/a_n93_n19#" "dp1v4_5/S1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_5/divisorin" "divin5" -228 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0
merge "dp1v4_5/shift1_0/IN0" "dp1v4_6/inbit" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_6/divisorin" "divin6" -228 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0
merge "dp1v4_3/mux1_0/a_n92_n1#" "dp1v4_4/S1n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_0/mux1_0/a_n50_1#" "dp1v4_1/S0n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_4/reg1_0/a_n97_n29#" "dp1v4_5/notclockload" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_0/shift1_0/addsub_0/x" "dp1v4_1/C" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_0/mux1_0/a_n93_n19#" "dp1v4_1/S1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_7/m1_145_n271#" "inbit" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_2/shift1_0/IN0" "dp1v4_3/inbit" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_7/divisorin" "m2_n1456_395#" -228 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0
merge "dp1v4_1/reg1_0/w_n47_n176#" "dp1v4_2/m1_166_n3#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "lowbit_2/m2_46_n202#" "dend5" -532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "lowbit_5/shift1_0/IN0" "lowbit_4/m1_145_n271#" -5640 0 0 0 0 0 0 0 0 0 0 0 0 -120 -68 0 0 0 0
merge "dp1v4_2/remainder" "rem10" -1292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -18 0 0
merge "dp1v4_3/remainder" "rem11" -988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -10 0 0
merge "dp1v4_3/mux1_0/a_n112_0#" "dp1v4_4/S0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
merge "dp1v4_2/reg1_0/m1_n144_n43#" "dp1v4_3/notclk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0
