Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/alicemare/application/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 50e50f97f90c4b8eb514deb42a6e7fa0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_tb_behav xil_defaultlib.reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_with_synch_reset_load_b...
Compiling module xil_defaultlib.reg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_tb_behav
