// Seed: 3197741414
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri id_3,
    output tri1 id_4,
    input wand id_5,
    input wand id_6
);
  assign id_4 = 1;
  assign id_3 = 1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_11 = 32'd88
) (
    input uwire id_0,
    output tri0 id_1,
    input wire id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri1 id_5,
    output supply0 id_6,
    input tri id_7,
    output supply1 id_8,
    input supply1 id_9,
    input wand id_10,
    output uwire _id_11,
    input uwire id_12,
    output wire id_13,
    output wand id_14,
    input tri id_15,
    input uwire id_16,
    output wire id_17,
    input wor id_18
);
  logic [id_11 : 1] id_20;
  ;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_7,
      id_5,
      id_1,
      id_3,
      id_4
  );
  assign modCall_1.id_0 = 0;
  assign id_14 = -1'h0;
endmodule
