<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: inheritance33132216df Pages: 1 -->
<svg width="576pt" height="33pt"
 viewBox="0.00 0.00 576.00 33.11" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(3.05 3.05) rotate(0) translate(4 97)">
<title>inheritance33132216df</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-97 1753,-97 1753,4 -4,4"/>
<!-- pyGHDL.dom.Concurrent.ConcurrentSimpleSignalAssignment -->
<g id="node1" class="node">
<title>pyGHDL.dom.Concurrent.ConcurrentSimpleSignalAssignment</title>
<g id="a_node1"><a xlink:href="../pyGHDL/pyGHDL.dom.Concurrent.html#pyGHDL.dom.Concurrent.ConcurrentSimpleSignalAssignment" xlink:title="pyGHDL.dom.Concurrent.ConcurrentSimpleSignalAssignment" target="_top">
<polygon fill="none" stroke="black" stroke-width="0.5" points="1749,-37 1434,-37 1434,-18 1749,-18 1749,-37"/>
<text text-anchor="middle" x="1591.5" y="-25" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyGHDL.dom.Concurrent.ConcurrentSimpleSignalAssignment</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.ConcurrentSimpleSignalAssignment -->
<g id="node2" class="node">
<title>pyVHDLModel.SyntaxModel.ConcurrentSimpleSignalAssignment</title>
<polygon fill="none" stroke="black" stroke-width="0.5" points="1398,-56 1068,-56 1068,-37 1398,-37 1398,-56"/>
<text text-anchor="middle" x="1233" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.ConcurrentSimpleSignalAssignment</text>
</g>
<!-- pyVHDLModel.SyntaxModel.ConcurrentSimpleSignalAssignment&#45;&gt;pyGHDL.dom.Concurrent.ConcurrentSimpleSignalAssignment -->
<g id="edge1" class="edge">
<title>pyVHDLModel.SyntaxModel.ConcurrentSimpleSignalAssignment&#45;&gt;pyGHDL.dom.Concurrent.ConcurrentSimpleSignalAssignment</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M1398.16,-37.75C1408.37,-37.21 1418.64,-36.66 1428.84,-36.12"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="1428.94,-37.86 1433.84,-35.85 1428.75,-34.37 1428.94,-37.86"/>
</g>
<!-- pyGHDL.dom.DOMMixin -->
<g id="node3" class="node">
<title>pyGHDL.dom.DOMMixin</title>
<g id="a_node3"><a xlink:href="../pyGHDL.dom.html#pyGHDL.dom.DOMMixin" xlink:title="pyGHDL.dom.DOMMixin" target="_top">
<polygon fill="none" stroke="black" stroke-width="0.5" points="1300.5,-19 1165.5,-19 1165.5,0 1300.5,0 1300.5,-19"/>
<text text-anchor="middle" x="1233" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyGHDL.dom.DOMMixin</text>
</a>
</g>
</g>
<!-- pyGHDL.dom.DOMMixin&#45;&gt;pyGHDL.dom.Concurrent.ConcurrentSimpleSignalAssignment -->
<g id="edge2" class="edge">
<title>pyGHDL.dom.DOMMixin&#45;&gt;pyGHDL.dom.Concurrent.ConcurrentSimpleSignalAssignment</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M1300.64,-12.86C1336.92,-14.7 1383.54,-17.05 1428.73,-19.33"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="1428.86,-21.09 1433.95,-19.6 1429.04,-17.6 1428.86,-21.09"/>
</g>
<!-- pyVHDLModel.LabeledEntity -->
<g id="node4" class="node">
<title>pyVHDLModel.LabeledEntity</title>
<g id="a_node4"><a xlink:title="A ``LabeledEntity`` is a mixin class for all VHDL entities that can have">
<polygon fill="none" stroke="black" stroke-width="0.5" points="155,-93 0,-93 0,-74 155,-74 155,-93"/>
<text text-anchor="middle" x="77.5" y="-81" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.LabeledEntity</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.Statement -->
<g id="node10" class="node">
<title>pyVHDLModel.SyntaxModel.Statement</title>
<polygon fill="none" stroke="black" stroke-width="0.5" points="400.5,-75 194.5,-75 194.5,-56 400.5,-56 400.5,-75"/>
<text text-anchor="middle" x="297.5" y="-63" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.Statement</text>
</g>
<!-- pyVHDLModel.LabeledEntity&#45;&gt;pyVHDLModel.SyntaxModel.Statement -->
<g id="edge9" class="edge">
<title>pyVHDLModel.LabeledEntity&#45;&gt;pyVHDLModel.SyntaxModel.Statement</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M155.05,-77.18C166.12,-76.27 177.67,-75.31 189.2,-74.36"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="189.66,-76.08 194.5,-73.92 189.37,-72.59 189.66,-76.08"/>
</g>
<!-- pyVHDLModel.ModelEntity -->
<g id="node5" class="node">
<title>pyVHDLModel.ModelEntity</title>
<g id="a_node5"><a xlink:title="``ModelEntity`` is the base class for all classes in the VHDL language model,">
<polygon fill="none" stroke="black" stroke-width="0.5" points="151,-56 4,-56 4,-37 151,-37 151,-56"/>
<text text-anchor="middle" x="77.5" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.ModelEntity</text>
</a>
</g>
</g>
<!-- pyVHDLModel.ModelEntity&#45;&gt;pyVHDLModel.SyntaxModel.Statement -->
<g id="edge8" class="edge">
<title>pyVHDLModel.ModelEntity&#45;&gt;pyVHDLModel.SyntaxModel.Statement</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M151.09,-52.83C163.34,-53.89 176.28,-55.02 189.18,-56.15"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="189.19,-57.9 194.32,-56.59 189.49,-54.42 189.19,-57.9"/>
</g>
<!-- pyVHDLModel.SyntaxModel.Assignment -->
<g id="node6" class="node">
<title>pyVHDLModel.SyntaxModel.Assignment</title>
<g id="a_node6"><a xlink:title="An ``Assignment`` is a base&#45;class for all assignment statements.">
<polygon fill="none" stroke="black" stroke-width="0.5" points="404,-38 191,-38 191,-19 404,-19 404,-38"/>
<text text-anchor="middle" x="297.5" y="-26" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.Assignment</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.SignalAssignment -->
<g id="node9" class="node">
<title>pyVHDLModel.SyntaxModel.SignalAssignment</title>
<g id="a_node9"><a xlink:title="An ``SignalAssignment`` is a base&#45;class for all signal assignment statements.">
<polygon fill="none" stroke="black" stroke-width="0.5" points="691.5,-38 448.5,-38 448.5,-19 691.5,-19 691.5,-38"/>
<text text-anchor="middle" x="570" y="-26" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.SignalAssignment</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.Assignment&#45;&gt;pyVHDLModel.SyntaxModel.SignalAssignment -->
<g id="edge7" class="edge">
<title>pyVHDLModel.SyntaxModel.Assignment&#45;&gt;pyVHDLModel.SyntaxModel.SignalAssignment</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M404.24,-28.5C416.93,-28.5 429.99,-28.5 442.93,-28.5"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="443.07,-30.25 448.07,-28.5 443.07,-26.75 443.07,-30.25"/>
</g>
<!-- pyVHDLModel.SyntaxModel.ConcurrentSignalAssignment -->
<g id="node7" class="node">
<title>pyVHDLModel.SyntaxModel.ConcurrentSignalAssignment</title>
<polygon fill="none" stroke="black" stroke-width="0.5" points="1032,-56 736,-56 736,-37 1032,-37 1032,-56"/>
<text text-anchor="middle" x="884" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.ConcurrentSignalAssignment</text>
</g>
<!-- pyVHDLModel.SyntaxModel.ConcurrentSignalAssignment&#45;&gt;pyVHDLModel.SyntaxModel.ConcurrentSimpleSignalAssignment -->
<g id="edge5" class="edge">
<title>pyVHDLModel.SyntaxModel.ConcurrentSignalAssignment&#45;&gt;pyVHDLModel.SyntaxModel.ConcurrentSimpleSignalAssignment</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M1032.16,-46.5C1042.32,-46.5 1052.6,-46.5 1062.86,-46.5"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="1062.9,-48.25 1067.9,-46.5 1062.9,-44.75 1062.9,-48.25"/>
</g>
<!-- pyVHDLModel.SyntaxModel.ConcurrentStatement -->
<g id="node8" class="node">
<title>pyVHDLModel.SyntaxModel.ConcurrentStatement</title>
<g id="a_node8"><a xlink:title="A ``ConcurrentStatement`` is a base&#45;class for all concurrent statements.">
<polygon fill="none" stroke="black" stroke-width="0.5" points="700,-75 440,-75 440,-56 700,-56 700,-75"/>
<text text-anchor="middle" x="570" y="-63" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">pyVHDLModel.SyntaxModel.ConcurrentStatement</text>
</a>
</g>
</g>
<!-- pyVHDLModel.SyntaxModel.ConcurrentStatement&#45;&gt;pyVHDLModel.SyntaxModel.ConcurrentSignalAssignment -->
<g id="edge3" class="edge">
<title>pyVHDLModel.SyntaxModel.ConcurrentStatement&#45;&gt;pyVHDLModel.SyntaxModel.ConcurrentSignalAssignment</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M700.15,-57.63C710.31,-57.02 720.62,-56.39 730.92,-55.76"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="731.08,-57.5 735.96,-55.45 730.87,-54.01 731.08,-57.5"/>
</g>
<!-- pyVHDLModel.SyntaxModel.SignalAssignment&#45;&gt;pyVHDLModel.SyntaxModel.ConcurrentSignalAssignment -->
<g id="edge4" class="edge">
<title>pyVHDLModel.SyntaxModel.SignalAssignment&#45;&gt;pyVHDLModel.SyntaxModel.ConcurrentSignalAssignment</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M691.63,-35.46C704.42,-36.2 717.55,-36.95 730.64,-37.71"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="730.76,-39.47 735.85,-38.01 730.96,-35.98 730.76,-39.47"/>
</g>
<!-- pyVHDLModel.SyntaxModel.Statement&#45;&gt;pyVHDLModel.SyntaxModel.ConcurrentStatement -->
<g id="edge6" class="edge">
<title>pyVHDLModel.SyntaxModel.Statement&#45;&gt;pyVHDLModel.SyntaxModel.ConcurrentStatement</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M400.76,-65.5C411.79,-65.5 423.13,-65.5 434.46,-65.5"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="434.67,-67.25 439.67,-65.5 434.67,-63.75 434.67,-67.25"/>
</g>
</g>
</svg>
