// Seed: 2765469321
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  supply0 id_3, id_4;
  final $display(1 == id_3);
  wire id_5;
  assign id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  wire id_5;
  assign id_1 = 1;
  module_0(
      id_4, id_4
  );
endmodule
module module_2 (
    input wand  id_0,
    input tri0  id_1,
    input uwire id_2,
    input tri0  id_3,
    input wand  id_4,
    input wire  id_5
);
  wor id_7 = 1 << 1;
endmodule
module module_3 (
    output tri0 id_0,
    output supply0 id_1,
    output wire id_2,
    output wire id_3,
    input tri0 id_4,
    output wand id_5,
    input tri1 id_6,
    input uwire id_7,
    output tri1 id_8,
    input wor id_9,
    inout tri0 id_10,
    input supply1 id_11,
    input tri id_12
    , id_37,
    input tri0 id_13,
    output wor id_14,
    input supply0 id_15,
    output tri0 id_16,
    input tri0 id_17,
    output tri1 id_18,
    input tri id_19,
    output tri0 id_20,
    output supply1 id_21,
    output tri0 id_22,
    input supply0 id_23,
    output logic id_24,
    input supply1 id_25,
    input wor id_26,
    input tri1 id_27,
    input supply1 id_28,
    output wand id_29,
    input tri1 id_30,
    input supply0 id_31,
    input wire id_32,
    input tri0 id_33,
    input tri1 id_34,
    input tri0 id_35
);
  always @(id_34 or id_31#(.id_12(1))) id_24 <= #1 1 == 1;
  module_2(
      id_35, id_34, id_30, id_27, id_34, id_13
  );
endmodule
