// Seed: 4003267802
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri id_4
);
  assign id_4 = -id_3 ? id_0 : -1'b0;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd72,
    parameter id_3 = 32'd5
) (
    input  tri1 _id_0,
    output tri1 id_1,
    input  tri  id_2,
    input  tri1 _id_3,
    output tri  id_4
);
  always @(1 or 1) id_1 += -1'b0;
  assign id_1 = id_3;
  always @(1) $signed(12);
  ;
  logic id_6;
  logic [1 'b0 : id_0] id_7 = -1;
  wire [1 : ~  id_3] id_8;
  wire id_9;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_2,
      id_4
  );
endmodule
