
---------- Begin Simulation Statistics ----------
final_tick                                 3724369000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143960                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726124                       # Number of bytes of host memory used
host_op_rate                                   282129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    81.65                       # Real time elapsed on the host
host_tick_rate                               45615875                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753773                       # Number of instructions simulated
sim_ops                                      23034774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003724                       # Number of seconds simulated
sim_ticks                                  3724369000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12256738                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9752039                       # number of cc regfile writes
system.cpu.committedInsts                    11753773                       # Number of Instructions Simulated
system.cpu.committedOps                      23034774                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.633732                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.633732                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463819                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332648                       # number of floating regfile writes
system.cpu.idleCycles                          132007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122458                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2441957                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.414546                       # Inst execution rate
system.cpu.iew.exec_refs                      4914960                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     534772                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  517057                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4684293                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                206                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9765                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               717500                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27248986                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4380188                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            274392                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25434062                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    563                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                105011                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 117208                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                106054                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            334                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41841                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80617                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33970784                       # num instructions consuming a value
system.cpu.iew.wb_count                      25271315                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.626543                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21284156                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.392697                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25323953                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31883343                       # number of integer regfile reads
system.cpu.int_regfile_writes                19248926                       # number of integer regfile writes
system.cpu.ipc                               1.577955                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.577955                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166186      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17467610     67.95%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18969      0.07%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630577      2.45%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198422      0.77%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324146      1.26%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11149      0.04%     73.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55479      0.22%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1233      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98704      0.38%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49221      0.19%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2550608      9.92%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              370665      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1867188      7.26%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178971      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25708454                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4607408                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9132000                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510939                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5035440                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      176550                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006867                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   80063     45.35%     45.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     45.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     45.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     45.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     45.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     45.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     45.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     45.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     45.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     45.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     45.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     45.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     45.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    282      0.16%     45.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     45.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     69      0.04%     45.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    92      0.05%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     45.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  11053      6.26%     51.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1349      0.76%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             80089     45.36%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3553      2.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21111410                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49788327                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20760376                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26428048                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27246710                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25708454                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2276                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4214206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             10137                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2077                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6271145                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7316732                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.513653                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.374504                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1514147     20.69%     20.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              343657      4.70%     25.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              465749      6.37%     31.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              941325     12.87%     44.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1186741     16.22%     60.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1242113     16.98%     77.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              988043     13.50%     91.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              356119      4.87%     96.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              278838      3.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7316732                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.451383                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            283297                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           237683                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4684293                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              717500                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9803251                       # number of misc regfile reads
system.cpu.numCycles                          7448739                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10313                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        72104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3562                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       146247                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3565                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2997                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2406                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1251                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3659                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3659                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2997                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        16969                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        16969                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  16969                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       579968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       579968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  579968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6656                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6656    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6656                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21483000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35277500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3724369000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             67060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        55519                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          886                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22705                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7083                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7083                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1903                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        65158                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4689                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       215699                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                220388                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       178304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8022656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8200960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7009                       # Total snoops (count)
system.tol2bus.snoopTraffic                    154112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            81151                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.045286                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.208110                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  77479     95.48%     95.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3669      4.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              81151                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          127122500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         108361999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2853000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3724369000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   75                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                67409                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67484                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  75                       # number of overall hits
system.l2.overall_hits::.cpu.data               67409                       # number of overall hits
system.l2.overall_hits::total                   67484                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1826                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4832                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6658                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1826                       # number of overall misses
system.l2.overall_misses::.cpu.data              4832                       # number of overall misses
system.l2.overall_misses::total                  6658                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    145662000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    382855500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        528517500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    145662000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    382855500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       528517500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1901                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            72241                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                74142                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1901                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           72241                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               74142                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.960547                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.066887                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.089801                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.960547                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.066887                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.089801                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79771.084337                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79233.340232                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79380.820066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79771.084337                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79233.340232                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79380.820066                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2406                       # number of writebacks
system.l2.writebacks::total                      2406                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6657                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6657                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127412000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    334486000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    461898000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127412000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    334486000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    461898000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.960547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.066873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.089787                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.960547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.066873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.089787                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69776.560789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69237.424964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69385.308698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69776.560789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69237.424964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69385.308698                       # average overall mshr miss latency
system.l2.replacements                           7007                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        53113                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            53113                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        53113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        53113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          885                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              885                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          885                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          885                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          213                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           213                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              3424                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3424                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3659                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3659                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    282896500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     282896500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          7083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.516589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.516589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77315.250068                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77315.250068                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3659                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3659                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    246306500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    246306500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.516589                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.516589                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67315.250068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67315.250068                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             75                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 75                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1826                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1826                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    145662000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    145662000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.960547                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.960547                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79771.084337                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79771.084337                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1826                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1826                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127412000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127412000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.960547                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960547                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69776.560789                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69776.560789                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         63985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             63985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     99959000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     99959000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        65158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         65158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.018002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.018002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85216.538789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85216.538789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     88179500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     88179500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.017987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.017987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75238.481229                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75238.481229                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3724369000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1998.031907                       # Cycle average of tags in use
system.l2.tags.total_refs                      145926                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9055                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.115516                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     659.612622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       219.876208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1118.543077                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.322076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.107361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.546164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975602                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1830                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1178183                       # Number of tag accesses
system.l2.tags.data_accesses                  1178183                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3724369000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004308358500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          142                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          142                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2247                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6656                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2406                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6656                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2406                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     33                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6656                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2406                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.633803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.177771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    262.982444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           141     99.30%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           142                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.809859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.772878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.141935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               90     63.38%     63.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.82%     66.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               36     25.35%     91.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      6.34%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      2.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           142                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  425984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               153984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    114.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3724238500                       # Total gap between requests
system.mem_ctrls.avgGap                     410973.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       116800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       307072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       152768                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 31361017.128002084792                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 82449402.838440552354                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 41018491.991529300809                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1825                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4831                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2406                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     52328250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    136118750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  76002455250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28673.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28176.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  31588717.89                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       116800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       309184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        425984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       116800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       116800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       153984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       153984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1825                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4831                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6656                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2406                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2406                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     31361017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     83016479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        114377496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     31361017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     31361017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     41344990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        41344990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     41344990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     31361017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     83016479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       155722486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6623                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2387                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          425                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          105                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           61                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          139                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          205                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                64265750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              33115000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          188447000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9703.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28453.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5381                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2033                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.25                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.17                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   362.276341                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   226.698282                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   334.458747                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          433     27.32%     27.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          361     22.78%     50.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          199     12.56%     62.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          142      8.96%     71.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          104      6.56%     78.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           55      3.47%     81.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           47      2.97%     84.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           35      2.21%     86.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          209     13.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                423872                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             152768                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              113.810420                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               41.018492                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         5012280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2645115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       21191520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5569740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 293797920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    439933980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1059687360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1827837915                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   490.777878                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2750547750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    124280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    849541250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         6383160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3369960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       26096700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6890400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 293797920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    394340250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1098082080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1828960470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   491.079286                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2850815750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    124280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    749273250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3724369000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3724369000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 117208                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   992703                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  667923                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1477                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4511930                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1025491                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28306826                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2423                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 351998                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 171642                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 333938                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27315                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37087966                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    69044665                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36632901                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6953318                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398413                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6689547                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      14                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  18                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2157032                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3724369000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3724369000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       750736                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           750736                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       750736                       # number of overall hits
system.cpu.icache.overall_hits::total          750736                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2876                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2876                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2876                       # number of overall misses
system.cpu.icache.overall_misses::total          2876                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    203082500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    203082500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    203082500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    203082500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       753612                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       753612                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       753612                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       753612                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003816                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003816                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003816                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003816                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70612.830320                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70612.830320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70612.830320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70612.830320                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1077                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          886                       # number of writebacks
system.cpu.icache.writebacks::total               886                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          973                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          973                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          973                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          973                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1903                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1903                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1903                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1903                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149340500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149340500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149340500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149340500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002525                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002525                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002525                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002525                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78476.353127                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78476.353127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78476.353127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78476.353127                       # average overall mshr miss latency
system.cpu.icache.replacements                    886                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       750736                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          750736                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2876                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2876                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    203082500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    203082500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       753612                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       753612                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003816                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003816                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70612.830320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70612.830320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          973                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          973                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1903                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1903                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149340500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149340500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78476.353127                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78476.353127                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3724369000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           992.564363                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              752638                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1902                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            395.708728                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   992.564363                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969301                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969301                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1016                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          945                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3016350                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3016350                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3724369000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82876                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  599256                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  659                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 334                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 262925                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  252                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    638                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4472434                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535445                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           347                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           283                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3724369000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3724369000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3724369000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      754439                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           988                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3724369000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   733042                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1632764                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4358515                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                475203                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 117208                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2387475                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2820                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28944285                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11748                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31705009                       # The number of ROB reads
system.cpu.rob.writes                        54986680                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      4237036                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4237036                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4239233                       # number of overall hits
system.cpu.dcache.overall_hits::total         4239233                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       604329                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         604329                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       604908                       # number of overall misses
system.cpu.dcache.overall_misses::total        604908                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5942096500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5942096500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5942096500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5942096500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4841365                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4841365                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4844141                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4844141                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.124826                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124826                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.124874                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.124874                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9832.552302                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9832.552302                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9823.140874                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9823.140874                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14769                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               821                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.989038                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        53113                       # number of writebacks
system.cpu.dcache.writebacks::total             53113                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       532498                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       532498                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       532498                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       532498                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        71831                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        71831                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        72241                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        72241                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1190889500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1190889500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1201629500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1201629500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014837                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014837                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014913                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014913                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16579.046651                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16579.046651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16633.622181                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16633.622181                       # average overall mshr miss latency
system.cpu.dcache.replacements                  71217                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3788882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3788882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       597240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        597240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5604758000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5604758000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4386122                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4386122                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.136166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.136166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9384.431719                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9384.431719                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       532491                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       532491                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        64749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        64749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    860922000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    860922000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13296.298012                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13296.298012                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       448154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         448154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7089                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7089                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    337338500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    337338500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455243                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455243                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015572                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015572                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47586.189872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47586.189872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         7082                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7082                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    329967500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    329967500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015557                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015557                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46592.417396                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46592.417396                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2197                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2197                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          579                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          579                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2776                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2776                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.208573                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.208573                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          410                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          410                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10740000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10740000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.147695                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.147695                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 26195.121951                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 26195.121951                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3724369000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.860885                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4311474                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             72241                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.681815                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   979.860885                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.956895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          463                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19448805                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19448805                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3724369000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3724369000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3063182                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2900232                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117441                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2518430                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2514253                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.834143                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37183                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           12022                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8665                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3357                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          477                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4163352                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115461                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6729316                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.423048                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.461723                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2182664     32.44%     32.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1041042     15.47%     47.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          495115      7.36%     55.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          296469      4.41%     59.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          289814      4.31%     63.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           80809      1.20%     65.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           55882      0.83%     66.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           84666      1.26%     67.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2202855     32.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6729316                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753773                       # Number of instructions committed
system.cpu.commit.opsCommitted               23034774                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539612                       # Number of memory references committed
system.cpu.commit.loads                       4085037                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257241                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20467877                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318597     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245135      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286824      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23034774                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2202855                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753773                       # Number of Instructions committed
system.cpu.thread0.numOps                    23034774                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             842309                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15789496                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3063182                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2560101                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6348069                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  239858                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  783                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5586                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    753614                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 20892                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7316732                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.114312                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.406685                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1859053     25.41%     25.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    66101      0.90%     26.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1816141     24.82%     51.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   134437      1.84%     52.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   154965      2.12%     55.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114143      1.56%     56.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   177688      2.43%     59.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   208712      2.85%     61.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2785492     38.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7316732                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.411235                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.119754                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
