{"files":[{"patch":"@@ -1549,0 +1549,2 @@\n+  assert_different_registers(ary, len, result, tmp);\n+\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":2,"deletions":0,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -1996,1 +1996,2 @@\n-instruct vcount_positives(iRegP_R11 ary, iRegI_R12 len, iRegI_R10 result, iRegL tmp)\n+instruct vcount_positives(iRegP_R11 ary, iRegI_R12 len, iRegI_R10 result,\n+                          vReg_V1 v1, vReg_V2 v2, vReg_V3 v3, iRegL tmp)\n@@ -2000,1 +2001,1 @@\n-  effect(USE_KILL ary, USE_KILL len, TEMP tmp);\n+  effect(TEMP_DEF result, USE_KILL ary, USE_KILL len, TEMP v1, TEMP v2, TEMP v3, TEMP tmp);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":3,"deletions":2,"binary":false,"changes":5,"status":"modified"}]}