\doxysubsubsubsection{AHB Peripheral Clock Enable Disable}
\hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable}{}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable}\index{AHB Peripheral Clock Enable Disable@{AHB Peripheral Clock Enable Disable}}


Enable or disable the AHB peripheral clock.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable_gaa6cf6cd8bf214d169901a8a976743169}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga3deb18cb63e5d380dc0987da283f7577}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d9c84356530f36e7b349d38c033928}{RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Enable or disable the AHB peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af} 
\index{AHB Peripheral Clock Enable Disable@{AHB Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_CRC\_CLK\_DISABLE@{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE@{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE}!AHB Peripheral Clock Enable Disable@{AHB Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE}{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN}})}

\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da} 
\index{AHB Peripheral Clock Enable Disable@{AHB Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_CRC\_CLK\_ENABLE@{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE@{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}!AHB Peripheral Clock Enable Disable@{AHB Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\_AHBENR\_CRCEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\_AHBENR\_CRCEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5} 
\index{AHB Peripheral Clock Enable Disable@{AHB Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}!AHB Peripheral Clock Enable Disable@{AHB Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN}})}

\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98} 
\index{AHB Peripheral Clock Enable Disable@{AHB Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}!AHB Peripheral Clock Enable Disable@{AHB Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\_AHBENR\_DMA1EN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\_AHBENR\_DMA1EN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga3deb18cb63e5d380dc0987da283f7577}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga3deb18cb63e5d380dc0987da283f7577} 
\index{AHB Peripheral Clock Enable Disable@{AHB Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_FLASH\_CLK\_DISABLE@{\_\_HAL\_RCC\_FLASH\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_FLASH\_CLK\_DISABLE@{\_\_HAL\_RCC\_FLASH\_CLK\_DISABLE}!AHB Peripheral Clock Enable Disable@{AHB Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLASH\_CLK\_DISABLE}{\_\_HAL\_RCC\_FLASH\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d9c84356530f36e7b349d38c033928}{RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN}})}

\Hypertarget{group___r_c_c___a_h_b___peripheral___clock___enable___disable_gaa6cf6cd8bf214d169901a8a976743169}\label{group___r_c_c___a_h_b___peripheral___clock___enable___disable_gaa6cf6cd8bf214d169901a8a976743169} 
\index{AHB Peripheral Clock Enable Disable@{AHB Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE@{\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE@{\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE}!AHB Peripheral Clock Enable Disable@{AHB Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE}{\_\_HAL\_RCC\_FLASH\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d9c84356530f36e7b349d38c033928}{RCC\_AHBENR\_FLASHEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d9c84356530f36e7b349d38c033928}{RCC\_AHBENR\_FLASHEN}});\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}
