/*
	DSP M56001 emulation
	Host/Emulator <-> DSP glue

	(C) 2003-2008 ARAnyM developer team

	This program is free software; you can redistribute it and/or modify
	it under the terms of the GNU General Public License as published by
	the Free Software Foundation; either version 2 of the License, or
	(at your option) any later version.

	This program is distributed in the hope that it will be useful,
	but WITHOUT ANY WARRANTY; without even the implied warranty of
	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
	GNU General Public License for more details.

	You should have received a copy of the GNU General Public License
	along with this program; if not, write to the Free Software
	Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
*/

#include "araglue.h"
#include "sysdeps.h"
#include "math.h"
#include "dsp_core.h"
#include "dsp_cpu.h"

#include <SDL.h>
#include <SDL_thread.h>

#ifndef M_PI
#define M_PI	3.141592653589793238462643383279502
#endif

#define DEBUG 0

/* More disasm infos, if wanted */
#define DSP_DISASM_HOSTREAD 0	/* Dsp->Host transfer */
#define DSP_DISASM_HOSTWRITE 0	/* Host->Dsp transfer */
#define DSP_DISASM_STATE 0		/* State changes */

/* Execute DSP instructions till the DSP waits for a read/write */
#define DSP_HOST_FORCEEXEC 0

/* Init DSP emulation */
void dsp_core_init(dsp_core_t *dsp_core)
{
	int i;

	memset(dsp_core->ram, 0,sizeof(dsp_core->ram));
	memset(dsp_core->ramint, 0,sizeof(dsp_core->ramint));
	memset(dsp_core->hostport, 0,sizeof(dsp_core->hostport));

	/* Initialize Y:rom[0x0100-0x01ff] with a sin table */
	{
		float src;
		int32 dest;

		for (i=0;i<256;i++) {
			src = (((float) i)*M_PI)/128.0;
			dest = (int32) (sin(src) * 8388608.0); /* 1<<23 */
			if (dest>8388607) {
				dest = 8388607;
			} else if (dest<-8388608) {
				dest = -8388608;
			}
			dsp_core->rom[DSP_SPACE_Y][0x100+i]=dest & 0x00ffffff;
		}
	}

	/* Initialize X:rom[0x0100-0x017f] with a mu-law table */
	{
		const uint16 mulaw_base[8]={
			0x7d7c, 0x3e7c, 0x1efc, 0x0f3c, 0x075c, 0x036c, 0x0174, 0x0078
		};

		uint32 value, offset, position;
		int j;

		position = 0x0100;
		offset = 0x040000;
		for(i=0;i<8;i++) {
			value = mulaw_base[i]<<8;

			for (j=0;j<16;j++) {
				dsp_core->rom[DSP_SPACE_X][position++]=value;
				value -= offset;
			}

			offset >>= 1;
		}
	}

	/* Initialize X:rom[0x0180-0x01ff] with a a-law table */
	{
		const int32 multiply_base[8]={
			0x1580, 0x0ac0, 0x5600, 0x2b00,
			0x1580, 0x0058, 0x0560, 0x02b0
		};
		const int32 multiply_col[4]={0x10, 0x01, 0x04, 0x02};
		const int32 multiply_line[4]={0x40, 0x04, 0x10, 0x08};
		const int32 base_values[4]={0, -1, 2, 1};
		uint32 pos=0x0180;
		
		for (i=0;i<8;i++) {
			int32 alawbase, j;

			alawbase = multiply_base[i]<<8;
			for (j=0;j<4;j++) {
				int32 alawbase1, k;
				
				alawbase1 = alawbase + ((base_values[j]*multiply_line[i & 3])<<12);

				for (k=0;k<4;k++) {
					int32 alawbase2;

					alawbase2 = alawbase1 + ((base_values[k]*multiply_col[i & 3])<<12);

					dsp_core->rom[DSP_SPACE_X][pos++]=alawbase2;
				}
			}
		}
	}
	
#if DEBUG
	fprintf(stderr, "Dsp: power-on done\n");
#endif

	dsp_core->thread = NULL;
	dsp_core->semaphore = NULL;
	dsp_core->mutex = NULL;

	dsp_core->state = DSP_HALT;
}

/* Shutdown DSP emulation */
void dsp_core_shutdown(dsp_core_t *dsp_core)
{
#if DEBUG
	fprintf(stderr, "Dsp: shutdown\n");
#endif

	if (dsp_core->thread != NULL) {

		/* Stop thread */
		dsp_core_set_state(dsp_core, DSP_STOPTHREAD);

		/* Wait for the thread to finish */
		while (dsp_core->state != DSP_HALT) {
			SDL_Delay(1);
		}

		dsp_core->thread = NULL;
	}

	/* Destroy the semaphore */
	if (dsp_core->semaphore != NULL) {
		SDL_DestroySemaphore(dsp_core->semaphore);
		dsp_core->semaphore = NULL;
	}

	/* Destroy mutex */
	if (dsp_core->mutex) {
		SDL_DestroyMutex(dsp_core->mutex);
		dsp_core->mutex = NULL;
	}
}

/* Reset */
void dsp_core_reset(dsp_core_t *dsp_core)
{
	int i;

	/* Kill existing thread and semaphore */
	dsp_core_shutdown(dsp_core);

	/* Memory */
	memset(dsp_core->periph, 0,sizeof(dsp_core->periph));
	memset(dsp_core->stack, 0,sizeof(dsp_core->stack));
	memset(dsp_core->registers, 0,sizeof(dsp_core->registers));

	dsp_core->bootstrap_pos = 0;
	
	/* Registers */
	dsp_core->pc = 0x0000;
	dsp_core->registers[DSP_REG_OMR]=0x02;
	for (i=0;i<8;i++) {
		dsp_core->registers[DSP_REG_M0+i]=0x00ffff;
	}

	/* host port init, dsp side */
	dsp_core->periph[DSP_SPACE_X][DSP_HOST_HSR]=(1<<DSP_HOST_HSR_HTDE);

	/* host port init, cpu side */
	dsp_core->hostport[CPU_HOST_CVR]=0x12;
	dsp_core->hostport[CPU_HOST_ISR]=(1<<CPU_HOST_ISR_TRDY)|(1<<CPU_HOST_ISR_TXDE);
	dsp_core->hostport[CPU_HOST_IVR]=0x0f;

	/* Other hardware registers */
	dsp_core->periph[DSP_SPACE_X][DSP_IPR]=0;
	dsp_core->periph[DSP_SPACE_X][DSP_BCR]=0xffff;

	/* Misc */
	dsp_core->loop_rep = 0;
	dsp_core->last_loop_inst = 0;

#if DEBUG
	fprintf(stderr, "Dsp: reset done\n");
#endif

	/* Create thread, semaphore, mutex if needed */
	if (dsp_core->semaphore == NULL) {
		dsp_core->semaphore = SDL_CreateSemaphore(0);
	}
	if (dsp_core->mutex == NULL) {
		dsp_core->mutex = SDL_CreateMutex();
	}
	if (dsp_core->thread == NULL) {
		dsp_core->thread = SDL_CreateThread(dsp56k_do_execute, dsp_core);
	}
}

/* Change state of DSP emulation thread */
void dsp_core_set_state(dsp_core_t *dsp_core, uint8 new_state)
{
	dsp_core_set_state_sem(dsp_core, new_state, 0);
}

void dsp_core_set_state_sem(dsp_core_t *dsp_core, uint8 new_state, int use_semaphore)
{
	if (dsp_core->state == new_state) {
		return;
	}

#if DSP_DISASM_STATE
	uint8 old_state = dsp_core->state;
#endif
	dsp_core->state = new_state;

	switch(new_state) {
		case DSP_BOOTING:
#if DSP_DISASM_STATE
			fprintf(stderr, "Dsp: state = DSP_BOOTING\n");
#endif
			SDL_SemWait(dsp_core->semaphore);
			break;
		case DSP_RUNNING:
#if DSP_DISASM_STATE
			if (old_state == DSP_BOOTING) {
				fprintf(stderr, "Dsp: bootstrap done\n");
			}
			fprintf(stderr, "Dsp: state = DSP_RUNNING\n");
#endif
			SDL_SemPost(dsp_core->semaphore);
			break;
		case DSP_WAITHOSTWRITE:
#if DSP_DISASM_STATE
			fprintf(stderr, "Dsp: state = DSP_WAITHOSTWRITE\n");
#endif
			SDL_SemWait(dsp_core->semaphore);
			break;
		case DSP_WAITHOSTREAD:
#if DSP_DISASM_STATE
			fprintf(stderr, "Dsp: state = DSP_WAITHOSTREAD\n");
#endif
			SDL_SemWait(dsp_core->semaphore);
			break;
		case DSP_HALT:
#if DSP_DISASM_STATE
			fprintf(stderr, "Dsp: state = DSP_HALT\n");
#endif
			if (use_semaphore) {
				SDL_SemWait(dsp_core->semaphore);
			}
			break;
		case DSP_STOPTHREAD:
#if DSP_DISASM_STATE
			fprintf(stderr, "Dsp: state = DSP_STOPTHREAD\n");
#endif
			SDL_SemPost(dsp_core->semaphore);
			break;
		default:
			break;
	}
}

/* Force execution of DSP instructions, till cpu has read/written host port
	Should not be needed at all, as it slows down host cpu emulation
*/

#if DSP_HOST_FORCEEXEC
static void dsp_core_force_exec(dsp_core_t *dsp_core)
{
	Uint32 start = SDL_GetTicks();

	while ((dsp_core->state == DSP_RUNNING) && (SDL_GetTicks()-start<1000)) {
		SDL_Delay(1);
	}
}
#endif

static void dsp_core_hostport_update_trdy(dsp_core_t *dsp_core)
{
	int trdy;

	/* Clear/set TRDY bit */
	dsp_core->hostport[CPU_HOST_ISR] &= 0xff-(1<<CPU_HOST_ISR_TRDY);
	trdy = (dsp_core->hostport[CPU_HOST_ISR]>>CPU_HOST_ISR_TXDE)
		& ~(dsp_core->periph[DSP_SPACE_X][DSP_HOST_HSR]>>DSP_HOST_HSR_HRDF);
	dsp_core->hostport[CPU_HOST_ISR] |= (trdy & 1)<< CPU_HOST_ISR_TRDY;
}

/* Host port transfer ? (dsp->host) */
void dsp_core_dsp2host(dsp_core_t *dsp_core)
{
	if (dsp_core->hostport[CPU_HOST_ISR] & (1<<CPU_HOST_ISR_RXDF)) {
		return;
	}
	if (dsp_core->periph[DSP_SPACE_X][DSP_HOST_HSR] & (1<<DSP_HOST_HSR_HTDE)) {
		return;
	}

	dsp_core->hostport[CPU_HOST_RXL] = dsp_core->periph[DSP_SPACE_X][DSP_HOST_HTX];
	dsp_core->hostport[CPU_HOST_RXM] = dsp_core->periph[DSP_SPACE_X][DSP_HOST_HTX]>>8;
	dsp_core->hostport[CPU_HOST_RXH] = dsp_core->periph[DSP_SPACE_X][DSP_HOST_HTX]>>16;
#if DSP_DISASM_HOSTWRITE
	fprintf(stderr, "Dsp: (D->H): Transfer 0x%06x\n", dsp_core->periph[DSP_SPACE_X][DSP_HOST_HTX]);
#endif

	/* Set HTDE bit to say that DSP can write */
	dsp_core->periph[DSP_SPACE_X][DSP_HOST_HSR] |= 1<<DSP_HOST_HSR_HTDE;
#if DSP_DISASM_HOSTWRITE
	fprintf(stderr, "Dsp: (D->H): Dsp HTDE set\n");
#endif

	/* Set RXDF bit to say that host can read */
	dsp_core->hostport[CPU_HOST_ISR] |= 1<<CPU_HOST_ISR_RXDF;
#if DSP_DISASM_HOSTWRITE
	fprintf(stderr, "Dsp: (D->H): Host RXDF set\n");
#endif
}

/* Host port transfer ? (host->dsp) */
void dsp_core_host2dsp(dsp_core_t *dsp_core)
{
	if (dsp_core->hostport[CPU_HOST_ISR] & (1<<CPU_HOST_ISR_TXDE)) {
		return;
	}
	if (dsp_core->periph[DSP_SPACE_X][DSP_HOST_HSR] & (1<<DSP_HOST_HSR_HRDF)) {
		return;
	}

	dsp_core->periph[DSP_SPACE_X][DSP_HOST_HRX] = dsp_core->hostport[CPU_HOST_TXL];
	dsp_core->periph[DSP_SPACE_X][DSP_HOST_HRX] |= dsp_core->hostport[CPU_HOST_TXM]<<8;
	dsp_core->periph[DSP_SPACE_X][DSP_HOST_HRX] |= dsp_core->hostport[CPU_HOST_TXH]<<16;
#if DSP_DISASM_HOSTREAD
	fprintf(stderr, "Dsp: (H->D): Transfer 0x%06x\n", dsp_core->periph[DSP_SPACE_X][DSP_HOST_HRX]);
#endif

	/* Set HRDF bit to say that DSP can read */
	dsp_core->periph[DSP_SPACE_X][DSP_HOST_HSR] |= 1<<DSP_HOST_HSR_HRDF;
#if DSP_DISASM_HOSTREAD
	fprintf(stderr, "Dsp: (H->D): Dsp HRDF set\n");
#endif

	/* Set TXDE bit to say that host can write */
	dsp_core->hostport[CPU_HOST_ISR] |= 1<<CPU_HOST_ISR_TXDE;
# if DSP_DISASM_HOSTREAD
	fprintf(stderr, "Dsp: (H->D): Host TXDE set\n");
# endif

	dsp_core_hostport_update_trdy(dsp_core);
}

void dsp_core_hostport_dspread(dsp_core_t *dsp_core)
{
	SDL_LockMutex(dsp_core->mutex);

	/* Clear HRDF bit to say that DSP has read */
	dsp_core->periph[DSP_SPACE_X][DSP_HOST_HSR] &= 0xff-(1<<DSP_HOST_HSR_HRDF);
#if DSP_DISASM_HOSTREAD
	fprintf(stderr, "Dsp: (H->D): Dsp HRDF cleared\n");
#endif
	dsp_core_hostport_update_trdy(dsp_core);
	dsp_core_host2dsp(dsp_core);

	SDL_UnlockMutex(dsp_core->mutex);
}

void dsp_core_hostport_dspwrite(dsp_core_t *dsp_core)
{
	SDL_LockMutex(dsp_core->mutex);

	/* Clear HTDE bit to say that DSP has written */
	dsp_core->periph[DSP_SPACE_X][DSP_HOST_HSR] &= 0xff-(1<<DSP_HOST_HSR_HTDE);
#if DSP_DISASM_HOSTWRITE
	fprintf(stderr, "Dsp: (D->H): Dsp HTDE cleared\n");
#endif

	dsp_core_dsp2host(dsp_core);

	SDL_UnlockMutex(dsp_core->mutex);
}

static void dsp_core_hostport_cpuread(dsp_core_t *dsp_core)
{
	SDL_LockMutex(dsp_core->mutex);

	/* Clear RXDF bit to say that CPU has read */
	dsp_core->hostport[CPU_HOST_ISR] &= 0xff-(1<<CPU_HOST_ISR_RXDF);
#if DSP_DISASM_HOSTWRITE
	fprintf(stderr, "Dsp: (D->H): Host RXDF cleared\n");
#endif
	dsp_core_dsp2host(dsp_core);

	SDL_UnlockMutex(dsp_core->mutex);
}

static void dsp_core_hostport_cpuwrite(dsp_core_t *dsp_core)
{
	SDL_LockMutex(dsp_core->mutex);

	/* Clear TXDE to say that CPU has written */
	dsp_core->hostport[CPU_HOST_ISR] &= 0xff-(1<<CPU_HOST_ISR_TXDE);
#if DSP_DISASM_HOSTREAD
	fprintf(stderr, "Dsp: (H->D): Host TXDE cleared\n");
#endif

	dsp_core_hostport_update_trdy(dsp_core);
	dsp_core_host2dsp(dsp_core);

	SDL_UnlockMutex(dsp_core->mutex);
}

/* Read/writes on host port */

uint8 dsp_core_read_host(dsp_core_t *dsp_core, uint8 addr)
{
	uint8 value = 0;

	switch(addr) {
		case CPU_HOST_ICR:
		case CPU_HOST_CVR:
		case CPU_HOST_ISR:
		case CPU_HOST_IVR:
			value = dsp_core->hostport[addr];
			break;
		case CPU_HOST_RX0:
		case CPU_HOST_RXH:
		case CPU_HOST_RXM:
#if DSP_HOST_FORCEEXEC
			dsp_core_force_exec(dsp_core);
#endif
			value = dsp_core->hostport[addr];
			break;
		case CPU_HOST_RXL:
#if DSP_HOST_FORCEEXEC
			dsp_core_force_exec(dsp_core);
#endif
			value = dsp_core->hostport[addr];

			if (dsp_core->state!=DSP_BOOTING) {
				dsp_core_hostport_cpuread(dsp_core);
			}

			/* Wake up DSP if it was waiting our read */
			if (dsp_core->state==DSP_WAITHOSTREAD) {
				dsp_core_set_state(dsp_core, DSP_RUNNING);
			}

			break;
	}

	return value;
}

void dsp_core_write_host(dsp_core_t *dsp_core, uint8 addr, uint8 value)
{
	switch(addr) {
		case CPU_HOST_ICR:
			dsp_core->hostport[CPU_HOST_ICR]=value & 0xfb;
			/* Set HF1 and HF0 accordingly on the host side */
			dsp_core->periph[DSP_SPACE_X][DSP_HOST_HSR] &=
					0xff-((1<<DSP_HOST_HSR_HF1)|(1<<DSP_HOST_HSR_HF0));
			dsp_core->periph[DSP_SPACE_X][DSP_HOST_HSR] |=
					dsp_core->hostport[CPU_HOST_ICR] & ((1<<DSP_HOST_HSR_HF1)|(1<<DSP_HOST_HSR_HF0));
			break;
		case CPU_HOST_CVR:
			dsp_core->hostport[CPU_HOST_CVR]=value & 0x9f;
			/* if bit 7=1, host command */
			if (value & (1<<7)) {
				dsp_core->periph[DSP_SPACE_X][DSP_HOST_HSR] |= 1<<DSP_HOST_HSR_HCP;
			}
			break;
		case CPU_HOST_ISR:
			/* Read only */
			break;
		case CPU_HOST_IVR:
			dsp_core->hostport[CPU_HOST_IVR]=value;
			break;
		case CPU_HOST_TX0:
			/* Read only */
			break;
		case CPU_HOST_TXH:
#if DSP_HOST_FORCEEXEC
			dsp_core_force_exec(dsp_core);
#endif
			dsp_core->hostport[CPU_HOST_TXH]=value;
			break;
		case CPU_HOST_TXM:
#if DSP_HOST_FORCEEXEC
			dsp_core_force_exec(dsp_core);
#endif
			dsp_core->hostport[CPU_HOST_TXM]=value;
			break;
		case CPU_HOST_TXL:
#if DSP_HOST_FORCEEXEC
			dsp_core_force_exec(dsp_core);
#endif
			dsp_core->hostport[CPU_HOST_TXL]=value;

			if (dsp_core->state!=DSP_BOOTING) {
				dsp_core_hostport_cpuwrite(dsp_core);
			}

			switch(dsp_core->state) {
				case DSP_BOOTING:
					dsp_core->ramint[DSP_SPACE_P][dsp_core->bootstrap_pos] =
						(dsp_core->hostport[CPU_HOST_TXH]<<16) |
						(dsp_core->hostport[CPU_HOST_TXM]<<8) |
						dsp_core->hostport[CPU_HOST_TXL];
#if DEBUG
					fprintf(stderr, "Dsp: bootstrap p:0x%04x = 0x%06x",
						dsp_core->bootstrap_pos,
						dsp_core->ramint[DSP_SPACE_P][dsp_core->bootstrap_pos]));
#endif
					if (++dsp_core->bootstrap_pos == 0x200) {
						dsp_core_set_state(dsp_core, DSP_RUNNING);
					}		
					break;
				case DSP_WAITHOSTWRITE:
					/* Wake up DSP if it was waiting our write */
					dsp_core_set_state(dsp_core, DSP_RUNNING);
					break;
			}

			break;
	}
}

/*
vim:ts=4:sw=4:
*/
