#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 12 22:44:04 2020
# Process ID: 20197
# Current directory: /home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.runs/synth_1
# Command line: vivado -log Basys3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Basys3.tcl
# Log file: /home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.runs/synth_1/Basys3.vds
# Journal file: /home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Basys3.tcl -notrace
Command: synth_design -top Basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20286 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1872.270 ; gain = 203.715 ; free physical = 1074 ; free virtual = 10691
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Basys3' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/Entrega1/Basys3.vhd:17]
INFO: [Synth 8-3491] module 'Reg' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:7' bound to instance 'tabulador_izquierdo' of component 'Reg' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/Entrega1/Basys3.vhd:195]
INFO: [Synth 8-638] synthesizing module 'Reg' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Reg' (1#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:16]
INFO: [Synth 8-3491] module 'Reg' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:7' bound to instance 'tabulador_derecho' of component 'Reg' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/Entrega1/Basys3.vhd:199]
INFO: [Synth 8-3491] module 'Reg' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:7' bound to instance 'status' of component 'Reg' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/Entrega1/Basys3.vhd:201]
INFO: [Synth 8-3491] module 'Reg' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:7' bound to instance 'program_counter' of component 'Reg' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/Entrega1/Basys3.vhd:203]
INFO: [Synth 8-3491] module 'mux_a' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/mux_a.vhd:34' bound to instance 'mux_para_a' of component 'mux_a' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/Entrega1/Basys3.vhd:205]
INFO: [Synth 8-638] synthesizing module 'mux_a' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/mux_a.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux_a' (2#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/mux_a.vhd:42]
INFO: [Synth 8-3491] module 'mux_b' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/mux_b.vhd:34' bound to instance 'mux_para_b' of component 'mux_b' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/Entrega1/Basys3.vhd:207]
INFO: [Synth 8-638] synthesizing module 'mux_b' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/mux_b.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'mux_b' (3#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/mux_b.vhd:44]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:34' bound to instance 'operacion_alu' of component 'ALU' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/Entrega1/Basys3.vhd:209]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:49]
INFO: [Synth 8-226] default block is never used [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:165]
INFO: [Synth 8-3491] module 'conjuncion' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/conjuncion.vhd:4' bound to instance 'op_conjuncion' of component 'conjuncion' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:185]
INFO: [Synth 8-638] synthesizing module 'conjuncion' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/conjuncion.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'conjuncion' (4#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/conjuncion.vhd:12]
INFO: [Synth 8-3491] module 'com_and' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/com_and.vhd:4' bound to instance 'op_disyuncion' of component 'com_and' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:189]
INFO: [Synth 8-638] synthesizing module 'com_and' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/com_and.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'com_and' (5#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/com_and.vhd:12]
INFO: [Synth 8-3491] module 'ex_or' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/ex_or.vhd:4' bound to instance 'op_xor' of component 'ex_or' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:194]
INFO: [Synth 8-638] synthesizing module 'ex_or' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/ex_or.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ex_or' (6#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/ex_or.vhd:12]
INFO: [Synth 8-3491] module 'rshift' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/rshift.vhd:4' bound to instance 'op_rshif' of component 'rshift' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:199]
INFO: [Synth 8-638] synthesizing module 'rshift' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/rshift.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'rshift' (7#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/rshift.vhd:12]
INFO: [Synth 8-3491] module 'lshift' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/lshift.vhd:6' bound to instance 'op_lshif' of component 'lshift' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:203]
INFO: [Synth 8-638] synthesizing module 'lshift' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/lshift.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'lshift' (8#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/lshift.vhd:14]
INFO: [Synth 8-3491] module 'suma' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:4' bound to instance 'op_suma' of component 'suma' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:207]
INFO: [Synth 8-638] synthesizing module 'suma' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:13]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:5' bound to instance 'primer_bit' of component 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:27]
INFO: [Synth 8-638] synthesizing module 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:13]
INFO: [Synth 8-3491] module 'half_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/half_adder.vhd:6' bound to instance 'inst_half_adder1' of component 'half_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:34]
INFO: [Synth 8-638] synthesizing module 'half_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/half_adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (9#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/half_adder.vhd:13]
INFO: [Synth 8-3491] module 'half_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/half_adder.vhd:6' bound to instance 'inst_half_adder2' of component 'half_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (10#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:13]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:5' bound to instance 'segundo_bit' of component 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:5' bound to instance 'tercer_bit' of component 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:32]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:5' bound to instance 'cuarto_bit' of component 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:5' bound to instance 'quinto_bit' of component 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:36]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:5' bound to instance 'sexto_bit' of component 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:38]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:5' bound to instance 'septimo_bit' of component 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:40]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:5' bound to instance 'octavo_bit' of component 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:42]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:5' bound to instance 'noveno_bit' of component 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:5' bound to instance 'decimo_bit' of component 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:46]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:5' bound to instance 'decimo_primer_bit' of component 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:48]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:5' bound to instance 'decimo_segundo_bit' of component 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:50]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:5' bound to instance 'decimo_tercer_bit' of component 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:52]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:5' bound to instance 'decimo_cuarto_bit' of component 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:54]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:5' bound to instance 'decimo_quinto_bit' of component 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:56]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd:5' bound to instance 'decimo_sexto_bit' of component 'full_adder' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'suma' (11#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:13]
INFO: [Synth 8-3491] module 'resta' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/resta.vhd:5' bound to instance 'op_resta' of component 'resta' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:211]
INFO: [Synth 8-638] synthesizing module 'resta' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/resta.vhd:13]
INFO: [Synth 8-3491] module 'suma' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:4' bound to instance 'suma_conjugado' of component 'suma' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/resta.vhd:37]
INFO: [Synth 8-3491] module 'suma' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd:4' bound to instance 'suma_normal' of component 'suma' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/resta.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'resta' (12#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/resta.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:49]
INFO: [Synth 8-3491] module 'RAM' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/entrega 2/RAM.vhd:8' bound to instance 'ram_func' of component 'RAM' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/Entrega1/Basys3.vhd:211]
INFO: [Synth 8-638] synthesizing module 'RAM' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/entrega 2/RAM.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'RAM' (14#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/entrega 2/RAM.vhd:18]
INFO: [Synth 8-3491] module 'ROM' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/entrega 2/ROM.vhd:6' bound to instance 'rom_func' of component 'ROM' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/Entrega1/Basys3.vhd:213]
INFO: [Synth 8-638] synthesizing module 'ROM' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/entrega 2/ROM.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ROM' (15#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/entrega 2/ROM.vhd:13]
INFO: [Synth 8-3491] module 'ControlUnit' declared at '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:5' bound to instance 'control' of component 'ControlUnit' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/Entrega1/Basys3.vhd:216]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:19]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:38]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:39]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:41]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:42]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:43]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:44]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:45]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:48]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:49]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:50]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:51]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:52]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:53]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:54]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:57]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:58]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:59]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:60]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:61]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:62]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:63]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:66]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:67]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:68]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:69]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:70]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:71]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:72]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:75]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:76]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:77]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:78]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:79]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:80]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:81]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:84]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:85]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:86]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:87]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:88]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:89]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:90]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:93]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:94]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:95]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:98]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:99]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:100]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:103]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:104]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:105]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:108]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:110]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:111]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:115]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:119]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:120]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:121]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:124]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:127]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:130]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:133]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:136]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:139]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:142]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:145]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 17 wide and choice expression is 16 wide [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (16#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Basys3' (17#1) [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/Entrega1/Basys3.vhd:17]
WARNING: [Synth 8-3331] design lshift has unconnected port salida[0]
WARNING: [Synth 8-3331] design rshift has unconnected port salida[15]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[0]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1935.020 ; gain = 266.465 ; free physical = 1103 ; free virtual = 10721
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1935.020 ; gain = 266.465 ; free physical = 1100 ; free virtual = 10719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1935.020 ; gain = 266.465 ; free physical = 1100 ; free virtual = 10719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1935.020 ; gain = 0.000 ; free physical = 1092 ; free virtual = 10711
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/constrs_1/imports/Vivado/Basys3.xdc]
Finished Parsing XDC File [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/constrs_1/imports/Vivado/Basys3.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2050.785 ; gain = 0.000 ; free physical = 1021 ; free virtual = 10636
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2050.785 ; gain = 0.000 ; free physical = 1021 ; free virtual = 10636
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2050.785 ; gain = 382.230 ; free physical = 1080 ; free virtual = 10695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2050.785 ; gain = 382.230 ; free physical = 1080 ; free virtual = 10695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2050.785 ; gain = 382.230 ; free physical = 1083 ; free virtual = 10698
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2050.785 ; gain = 382.230 ; free physical = 1074 ; free virtual = 10689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 97    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	  69 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Basys3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mux_a 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module mux_b 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module ex_or 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
Module half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module resta 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	  69 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6040] Register program_counter/reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[0]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\status/reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\status/reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\status/reg_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2050.785 ; gain = 382.230 ; free physical = 1054 ; free virtual = 10673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM         | p_0_out    | 4096x7        | LUT            | 
|Basys3      | p_0_out    | 4096x7        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------+-----------+----------------------+------------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives       | 
+------------+---------------------+-----------+----------------------+------------------+
|Basys3      | ram_func/memory_reg | Implied   | 4 K x 16             | RAM256X1S x 256	 | 
+------------+---------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2050.785 ; gain = 382.230 ; free physical = 915 ; free virtual = 10541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2050.785 ; gain = 382.230 ; free physical = 915 ; free virtual = 10541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+---------------------+-----------+----------------------+------------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives       | 
+------------+---------------------+-----------+----------------------+------------------+
|Basys3      | ram_func/memory_reg | Implied   | 4 K x 16             | RAM256X1S x 256	 | 
+------------+---------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2050.785 ; gain = 382.230 ; free physical = 915 ; free virtual = 10541
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2050.785 ; gain = 382.230 ; free physical = 919 ; free virtual = 10547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2050.785 ; gain = 382.230 ; free physical = 919 ; free virtual = 10547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disB_OBUF[0] with 1st driver pin 'disB_OBUF[0]_inst_i_1/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disB_OBUF[0] with 2nd driver pin 'tabulador_izquierdo/reg_reg[0]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disB_OBUF[1] with 1st driver pin 'disB_OBUF[1]_inst_i_1/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disB_OBUF[1] with 2nd driver pin 'tabulador_izquierdo/reg_reg[1]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disB_OBUF[2] with 1st driver pin 'disB_OBUF[2]_inst_i_1/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disB_OBUF[2] with 2nd driver pin 'tabulador_izquierdo/reg_reg[2]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disB_OBUF[3] with 1st driver pin 'disB_OBUF[3]_inst_i_1/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disB_OBUF[3] with 2nd driver pin 'tabulador_izquierdo/reg_reg[3]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disA_OBUF[0] with 1st driver pin 'disA_OBUF[0]_inst_i_1/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disA_OBUF[0] with 2nd driver pin 'tabulador_izquierdo/reg_reg[4]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disA_OBUF[1] with 1st driver pin 'disA_OBUF[1]_inst_i_1/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disA_OBUF[1] with 2nd driver pin 'tabulador_izquierdo/reg_reg[5]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disA_OBUF[2] with 1st driver pin 'disA_OBUF[2]_inst_i_1/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disA_OBUF[2] with 2nd driver pin 'tabulador_izquierdo/reg_reg[6]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disA_OBUF[3] with 1st driver pin 'disA_OBUF[3]_inst_i_1/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disA_OBUF[3] with 2nd driver pin 'tabulador_izquierdo/reg_reg[7]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_izquierdo[8] with 1st driver pin 'memory_reg_0_255_8_8_i_2/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_izquierdo[8] with 2nd driver pin 'tabulador_izquierdo/reg_reg[8]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_izquierdo[9] with 1st driver pin 'memory_reg_0_255_9_9_i_5/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_izquierdo[9] with 2nd driver pin 'tabulador_izquierdo/reg_reg[9]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_izquierdo[10] with 1st driver pin 'memory_reg_0_255_10_10_i_5/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_izquierdo[10] with 2nd driver pin 'tabulador_izquierdo/reg_reg[10]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_izquierdo[11] with 1st driver pin 'memory_reg_0_255_11_11_i_5/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_izquierdo[11] with 2nd driver pin 'tabulador_izquierdo/reg_reg[11]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_izquierdo[12] with 1st driver pin 'memory_reg_0_255_12_12_i_5/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_izquierdo[12] with 2nd driver pin 'tabulador_izquierdo/reg_reg[12]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_izquierdo[13] with 1st driver pin 'memory_reg_0_255_13_13_i_2/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_izquierdo[13] with 2nd driver pin 'tabulador_izquierdo/reg_reg[13]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_izquierdo[14] with 1st driver pin 'memory_reg_0_255_14_14_i_2/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_izquierdo[14] with 2nd driver pin 'tabulador_izquierdo/reg_reg[14]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_izquierdo[15] with 1st driver pin 'led_OBUF[1]_inst_i_3/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_izquierdo[15] with 2nd driver pin 'tabulador_izquierdo/reg_reg[15]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disD_OBUF[0] with 1st driver pin 'disD_OBUF[0]_inst_i_1/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disD_OBUF[0] with 2nd driver pin 'tabulador_derecho/reg_reg[0]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disD_OBUF[1] with 1st driver pin 'disD_OBUF[1]_inst_i_1/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disD_OBUF[1] with 2nd driver pin 'tabulador_derecho/reg_reg[1]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disD_OBUF[2] with 1st driver pin 'disD_OBUF[2]_inst_i_1/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disD_OBUF[2] with 2nd driver pin 'tabulador_derecho/reg_reg[2]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disD_OBUF[3] with 1st driver pin 'disD_OBUF[3]_inst_i_1/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disD_OBUF[3] with 2nd driver pin 'tabulador_derecho/reg_reg[3]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disC_OBUF[0] with 1st driver pin 'disC_OBUF[0]_inst_i_1/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disC_OBUF[0] with 2nd driver pin 'tabulador_derecho/reg_reg[4]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disC_OBUF[1] with 1st driver pin 'disC_OBUF[1]_inst_i_1/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disC_OBUF[1] with 2nd driver pin 'tabulador_derecho/reg_reg[5]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disC_OBUF[2] with 1st driver pin 'disC_OBUF[2]_inst_i_1/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disC_OBUF[2] with 2nd driver pin 'tabulador_derecho/reg_reg[6]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disC_OBUF[3] with 1st driver pin 'disC_OBUF[3]_inst_i_1/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin disC_OBUF[3] with 2nd driver pin 'tabulador_derecho/reg_reg[7]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_derecho[8] with 1st driver pin 'memory_reg_0_255_8_8_i_6/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_derecho[8] with 2nd driver pin 'tabulador_derecho/reg_reg[8]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_derecho[9] with 1st driver pin 'memory_reg_0_255_9_9_i_4/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_derecho[9] with 2nd driver pin 'tabulador_derecho/reg_reg[9]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_derecho[10] with 1st driver pin 'memory_reg_0_255_10_10_i_4/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_derecho[10] with 2nd driver pin 'tabulador_derecho/reg_reg[10]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_derecho[11] with 1st driver pin 'memory_reg_0_255_11_11_i_4/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_derecho[11] with 2nd driver pin 'tabulador_derecho/reg_reg[11]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_derecho[12] with 1st driver pin 'memory_reg_0_255_12_12_i_4/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_derecho[12] with 2nd driver pin 'tabulador_derecho/reg_reg[12]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_derecho[13] with 1st driver pin 'led_OBUF[1]_inst_i_5/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_derecho[13] with 2nd driver pin 'tabulador_derecho/reg_reg[13]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_derecho[14] with 1st driver pin 'led_OBUF[3]_inst_i_4/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_derecho[14] with 2nd driver pin 'tabulador_derecho/reg_reg[14]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_derecho[15] with 1st driver pin 'led_OBUF[1]_inst_i_4/O' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd:146]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin numero_derecho[15] with 2nd driver pin 'tabulador_derecho/reg_reg[15]/Q' [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd:25]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       32|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2050.785 ; gain = 382.230 ; free physical = 919 ; free virtual = 10547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2050.785 ; gain = 382.230 ; free physical = 919 ; free virtual = 10547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2050.785 ; gain = 382.230 ; free physical = 919 ; free virtual = 10547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2050.785 ; gain = 382.230 ; free physical = 919 ; free virtual = 10547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    14|
|3     |LUT1      |    17|
|4     |LUT2      |    22|
|5     |LUT3      |    23|
|6     |LUT4      |    46|
|7     |LUT5      |    54|
|8     |LUT6      |    75|
|9     |RAM256X1S |    16|
|10    |FDRE      |    56|
|11    |IBUF      |     1|
|12    |OBUF      |    20|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+-------+------+
|      |Instance              |Module |Cells |
+------+----------------------+-------+------+
|1     |top                   |       |   345|
|2     |  program_counter     |Reg    |   193|
|3     |  ram_func            |RAM    |    16|
|4     |  tabulador_derecho   |Reg_0  |    51|
|5     |  tabulador_izquierdo |Reg_1  |    16|
+------+----------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2050.785 ; gain = 382.230 ; free physical = 919 ; free virtual = 10547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 64 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2050.785 ; gain = 266.465 ; free physical = 973 ; free virtual = 10601
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2050.793 ; gain = 382.230 ; free physical = 973 ; free virtual = 10601
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2050.793 ; gain = 0.000 ; free physical = 1042 ; free virtual = 10670
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2053.754 ; gain = 0.000 ; free physical = 982 ; free virtual = 10609
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 87 Warnings, 64 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 2053.754 ; gain = 579.305 ; free physical = 1114 ; free virtual = 10742
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2053.754 ; gain = 0.000 ; free physical = 1114 ; free virtual = 10742
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.runs/synth_1/Basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Basys3_utilization_synth.rpt -pb Basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 12 22:44:54 2020...
