
*** Running vivado
    with args -log AUDIO_FX_TOP.vds -m64 -mode batch -messageDb vivado.pb -notrace -source AUDIO_FX_TOP.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source AUDIO_FX_TOP.tcl -notrace
Command: synth_design -top AUDIO_FX_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 272.730 ; gain = 65.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/clk_divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/clk_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (2#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'note_sound' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/note_sound.v:22]
WARNING: [Synth 8-689] width (12) of port connection 'SLW_CLK' does not match port width (1) of module 'clk_divider' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/note_sound.v:52]
INFO: [Synth 8-256] done synthesizing module 'note_sound' (3#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/note_sound.v:22]
INFO: [Synth 8-638] synthesizing module 'note_music' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/note_music.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'NOTE_LED' does not match port width (4) of module 'note_sound' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/note_music.v:42]
INFO: [Synth 8-256] done synthesizing module 'note_music' (4#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/note_music.v:22]
INFO: [Synth 8-638] synthesizing module 'melody_music' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/melody_music.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'NOTE_LED' does not match port width (4) of module 'note_sound' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/melody_music.v:141]
INFO: [Synth 8-256] done synthesizing module 'melody_music' (5#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/melody_music.v:23]
INFO: [Synth 8-638] synthesizing module 'audio' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/audio.v:23]
INFO: [Synth 8-638] synthesizing module 'hello_ROM' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/.Xil/Vivado-7968-weikang/realtime/hello_ROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'hello_ROM' (6#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/.Xil/Vivado-7968-weikang/realtime/hello_ROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'audio' (7#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/audio.v:23]
INFO: [Synth 8-638] synthesizing module 'MIC_delay' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'MIC_delay' (8#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/MIC_delay.v:23]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (9#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (10#1) [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 391.945 ; gain = 185.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[11] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:82]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[10] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:82]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[9] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:82]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[8] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:82]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[7] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:82]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[6] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:82]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[5] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:82]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[4] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:82]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[3] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:82]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[2] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:82]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[1] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:82]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[0] to constant 0 [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 391.945 ; gain = 185.059
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'hello_ROM' instantiated as 'hello_sample/hello_sample' [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/sources_1/new/audio.v:42]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/.Xil/Vivado-7968-weikang/dcp/hello_ROM_in_context.xdc] for cell 'hello_sample/hello_sample'
Finished Parsing XDC File [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.runs/synth_1/.Xil/Vivado-7968-weikang/dcp/hello_ROM_in_context.xdc] for cell 'hello_sample/hello_sample'
Parsing XDC File [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ongwk/Desktop/EE2020-Design-Project/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AUDIO_FX_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AUDIO_FX_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 729.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 729.840 ; gain = 522.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 729.840 ; gain = 522.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 729.840 ; gain = 522.953
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SLW_CLK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "note_music_switch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'DA2RefComp'
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                shiftout |                               01 |                               01
                syncdata |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'DA2RefComp'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:35 ; elapsed = 00:04:40 . Memory (MB): peak = 729.840 ; gain = 522.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |MIC_delay__GB0    |           1|     30325|
|2     |MIC_delay__GB1    |           1|     29868|
|3     |AUDIO_FX_TOP__GC0 |           1|      3180|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 5000  
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	  16 Input     19 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  91 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AUDIO_FX_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
Module clk_divider__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MIC_delay 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4999  
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module clk_divider__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SPI 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_divider__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module note_sound 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     19 Bit        Muxes := 1     
Module clk_divider__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module note_sound__2 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     19 Bit        Muxes := 1     
Module note_music 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_divider__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module note_sound__1 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     19 Bit        Muxes := 1     
Module melody_music 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  91 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DA2RefComp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:04:36 ; elapsed = 00:04:42 . Memory (MB): peak = 729.840 ; gain = 522.953
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "slw_clk_20k/SLW_CLK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slw_clk_50M/SLW_CLK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slw_clk_20k/SLW_CLK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "note_sound/slw_clk_note/SLW_CLK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "note_music/slw_clk/SLW_CLK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "note_music/note_sound/slw_clk_note/SLW_CLK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "melody_music/slw_clk/SLW_CLK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "melody_music/note_sound/slw_clk_note/SLW_CLK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hello_sample/slw_clk_18k/SLW_CLK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slw_clk_20k/SLW_CLK0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slw_clk_50M/SLW_CLK0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:06:46 ; elapsed = 00:06:53 . Memory (MB): peak = 729.840 ; gain = 522.953
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:06:46 ; elapsed = 00:06:53 . Memory (MB): peak = 729.840 ; gain = 522.953

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |MIC_delay__GB0    |           1|     30288|
|2     |MIC_delay__GB1    |           1|     29868|
|3     |AUDIO_FX_TOP__GC0 |           1|      2814|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:07:00 ; elapsed = 00:07:08 . Memory (MB): peak = 729.840 ; gain = 522.953
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:07:00 ; elapsed = 00:07:08 . Memory (MB): peak = 729.840 ; gain = 522.953

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |MIC_delay__GB0    |           1|     30211|
|2     |MIC_delay__GB1    |           1|     29868|
|3     |AUDIO_FX_TOP__GC0 |           1|      1413|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:11 ; elapsed = 00:07:18 . Memory (MB): peak = 729.840 ; gain = 522.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:15 ; elapsed = 00:07:23 . Memory (MB): peak = 729.840 ; gain = 522.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |MIC_delay__GB0    |           1|     30211|
|2     |MIC_delay__GB1    |           1|     29868|
|3     |AUDIO_FX_TOP__GC0 |           1|      1398|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:20 ; elapsed = 00:07:28 . Memory (MB): peak = 742.688 ; gain = 535.801
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:07:20 ; elapsed = 00:07:28 . Memory (MB): peak = 742.688 ; gain = 535.801

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:07:20 ; elapsed = 00:07:28 . Memory (MB): peak = 742.688 ; gain = 535.801
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:21 ; elapsed = 00:07:29 . Memory (MB): peak = 742.688 ; gain = 535.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:21 ; elapsed = 00:07:29 . Memory (MB): peak = 742.688 ; gain = 535.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:21 ; elapsed = 00:07:29 . Memory (MB): peak = 742.688 ; gain = 535.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:21 ; elapsed = 00:07:29 . Memory (MB): peak = 742.688 ; gain = 535.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:21 ; elapsed = 00:07:29 . Memory (MB): peak = 742.688 ; gain = 535.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:21 ; elapsed = 00:07:29 . Memory (MB): peak = 742.688 ; gain = 535.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MIC_delay__GB0 | memory_reg[4999][11] | 2510   | 12    | NO           | YES                | YES               | 0      | 948     | 
|MIC_delay__GB1 | memory_reg[2489][11] | 2489   | 12    | NO           | YES                | YES               | 0      | 936     | 
+---------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |hello_ROM     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |hello_ROM |     1|
|2     |BUFG      |     2|
|3     |CARRY4    |    67|
|4     |LUT1      |   250|
|5     |LUT2      |    31|
|6     |LUT3      |    17|
|7     |LUT4      |    61|
|8     |LUT5      |    29|
|9     |LUT6      |   113|
|10    |SRLC32E   |  1884|
|11    |FDRE      |   362|
|12    |IBUF      |    10|
|13    |OBUF      |    18|
+------+----------+------+

Report Instance Areas: 
+------+-------------------+--------------+------+
|      |Instance           |Module        |Cells |
+------+-------------------+--------------+------+
|1     |top                |              |  2857|
|2     |  MIC_delay        |MIC_delay     |  2012|
|3     |    slw_clk_20k    |clk_divider_9 |    63|
|4     |  hello_sample     |audio         |   114|
|5     |    slw_clk_18k    |clk_divider_8 |    64|
|6     |  melody_music     |melody_music  |   185|
|7     |    note_sound     |note_sound_5  |    79|
|8     |      slw_clk_note |clk_divider_7 |    79|
|9     |    slw_clk        |clk_divider_6 |    67|
|10    |  note_music       |note_music    |   153|
|11    |    note_sound     |note_sound_2  |    78|
|12    |      slw_clk_note |clk_divider_4 |    78|
|13    |    slw_clk        |clk_divider_3 |    64|
|14    |  note_sound       |note_sound    |    78|
|15    |    slw_clk_note   |clk_divider_1 |    78|
|16    |  slw_clk_20k      |clk_divider   |    64|
|17    |  slw_clk_50M      |clk_divider_0 |    63|
|18    |  u1               |SPI           |   101|
|19    |  u2               |DA2RefComp    |    55|
+------+-------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:21 ; elapsed = 00:07:29 . Memory (MB): peak = 742.688 ; gain = 535.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:56 ; elapsed = 00:07:16 . Memory (MB): peak = 742.688 ; gain = 197.906
Synthesis Optimization Complete : Time (s): cpu = 00:07:21 ; elapsed = 00:07:29 . Memory (MB): peak = 742.688 ; gain = 535.801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  SRLC32E => SRL16E: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:22 ; elapsed = 00:07:28 . Memory (MB): peak = 742.688 ; gain = 535.801
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 742.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 22:38:29 2017...
