# Better SystemVerilog Syntax

## Introduction

"Better SystemVerilog Syntax" is a Visual Studio Code extension that provides enhanced syntax highlighting for SystemVerilog. This extension aims to improve the readability and aesthetics of SystemVerilog code by offering a superior tmLanguage support.

## Features

- **Enhanced Syntax Highlighting:** Leveraging an improved tmLanguage grammar to offer more accurate and visually appealing syntax highlighting for SystemVerilog.

## Contributing

Contributions to "Better SystemVerilog Syntax" are welcome! If you'd like to contribute, please fork the repository and use a feature branch. Pull requests are warmly welcome.

## Feedback

If you encounter any issues or have suggestions for improvements, please submit them as issues in the project repository.

## License

This project is licensed under [MIT License](LICENSE.md).
