#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Apr 28 10:55:22 2022
# Process ID: 15892
# Current directory: C:/GitHub/Zybo-Z7-10/TPS25940
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10160 C:\GitHub\Zybo-Z7-10\TPS25940\TPS25940.xpr
# Log file: C:/GitHub/Zybo-Z7-10/TPS25940/vivado.log
# Journal file: C:/GitHub/Zybo-Z7-10/TPS25940\vivado.jou
# Running On: LAPTOP-8PRCA8LS, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 34065 MB
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/Zybo-Z7-10/TPS25940/TPS25940.xpr
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
startgroup
set_property -dict [list CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.CHANNEL_ENABLE_VAUXP1_VAUXN1 {true} CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {true} CONFIG.CHANNEL_ENABLE_VAUXP9_VAUXN9 {true} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} CONFIG.CHANNEL_ENABLE_VP_VN {true}] [get_bd_cells xadc_wiz_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vn_in]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux9]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxn9]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxp9]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxp6]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxn6]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux1]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxp1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xadc_wiz_0/vauxn1]
endgroup
delete_bd_objs [get_bd_nets vn_in_0_1] [get_bd_ports vn_in_0]
set_property name A1_N [get_bd_ports vauxn1_0]
set_property name A1_P [get_bd_ports vauxp1_0]
set_property name A6_N [get_bd_ports vauxn6_0]
set_property name A6_P [get_bd_ports vauxp6_0]
set_property name A9_N [get_bd_ports vauxn9_0]
set_property name A9_P [get_bd_ports vauxp9_0]
save_bd_design
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
make_wrapper -files [get_files C:/GitHub/Zybo-Z7-10/TPS25940/TPS25940.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/GitHub/Zybo-Z7-10/TPS25940/TPS25940.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
regenerate_bd_layout
write_hw_platform -fixed -include_bit -force -file C:/GitHub/Zybo-Z7-10/TPS25940/design_1_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file C:/GitHub/Zybo-Z7-10/TPS25940/design_1_wrapper.xsa
