CAN FD IP Core
--------------

This is repository of CAN FD IP Core written in VHDL, originally developed at
Czech Technical University - Faculty of Electrical Engineering - Department
of Measurement.

The Core supports ISO and NON-ISO versions of the protocol for synthesis into
FPGAs. Core contains test framework written in VHDL and run with TCL scripts
in Modelsim Altera (or Intel) edition.

The freeware version of Modelsim can be downloaded from:
https://www.altera.com/products/design-software/model---simulation/modelsim-altera-software.html

Ondrej Ille