{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543816344159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543816344159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 03:52:23 2018 " "Processing started: Mon Dec 03 03:52:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543816344159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543816344159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Upsampling -c Upsampling " "Command: quartus_map --read_settings_files=on --write_settings_files=off Upsampling -c Upsampling" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543816344159 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543816344580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "passador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file passador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Passador-Comportamento " "Found design unit 1: Passador-Comportamento" {  } { { "Passador.vhd" "" { Text "D:/GitHub/SDA Upsampling/Passador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543816345089 ""} { "Info" "ISGN_ENTITY_NAME" "1 Passador " "Found entity 1: Passador" {  } { { "Passador.vhd" "" { Text "D:/GitHub/SDA Upsampling/Passador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543816345089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543816345089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "Memory.vhd" "" { Text "D:/GitHub/SDA Upsampling/Memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543816345092 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "D:/GitHub/SDA Upsampling/Memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543816345092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543816345092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interpolador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interpolador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Interpolador-behavioral " "Found design unit 1: Interpolador-behavioral" {  } { { "Interpolador.vhd" "" { Text "D:/GitHub/SDA Upsampling/Interpolador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543816345093 ""} { "Info" "ISGN_ENTITY_NAME" "1 Interpolador " "Found entity 1: Interpolador" {  } { { "Interpolador.vhd" "" { Text "D:/GitHub/SDA Upsampling/Interpolador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543816345093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543816345093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upsampling.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upsampling.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Upsampling-behavioral " "Found design unit 1: Upsampling-behavioral" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543816345095 ""} { "Info" "ISGN_ENTITY_NAME" "1 Upsampling " "Found entity 1: Upsampling" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543816345095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543816345095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Upsampling " "Elaborating entity \"Upsampling\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543816345158 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida Upsampling.vhd(7) " "VHDL Signal Declaration warning at Upsampling.vhd(7): used implicit default value for signal \"saida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543816345159 "|Upsampling"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeEnable Upsampling.vhd(47) " "VHDL Signal Declaration warning at Upsampling.vhd(47): used implicit default value for signal \"writeEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543816345160 "|Upsampling"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "start Upsampling.vhd(47) " "VHDL Signal Declaration warning at Upsampling.vhd(47): used implicit default value for signal \"start\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543816345160 "|Upsampling"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxTrocaLinha Upsampling.vhd(47) " "Verilog HDL or VHDL warning at Upsampling.vhd(47): object \"auxTrocaLinha\" assigned a value but never read" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543816345160 "|Upsampling"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxInicioImagem Upsampling.vhd(48) " "Verilog HDL or VHDL warning at Upsampling.vhd(48): object \"auxInicioImagem\" assigned a value but never read" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543816345160 "|Upsampling"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxValido Upsampling.vhd(48) " "Verilog HDL or VHDL warning at Upsampling.vhd(48): object \"auxValido\" assigned a value but never read" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543816345160 "|Upsampling"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result1 Upsampling.vhd(49) " "Verilog HDL or VHDL warning at Upsampling.vhd(49): object \"result1\" assigned a value but never read" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543816345160 "|Upsampling"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result2 Upsampling.vhd(49) " "Verilog HDL or VHDL warning at Upsampling.vhd(49): object \"result2\" assigned a value but never read" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543816345160 "|Upsampling"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:RegBank " "Elaborating entity \"Memory\" for hierarchy \"Memory:RegBank\"" {  } { { "Upsampling.vhd" "RegBank" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:RegBank\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:RegBank\|altsyncram:altsyncram_component\"" {  } { { "Memory.vhd" "altsyncram_component" { Text "D:/GitHub/SDA Upsampling/Memory.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:RegBank\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:RegBank\|altsyncram:altsyncram_component\"" {  } { { "Memory.vhd" "" { Text "D:/GitHub/SDA Upsampling/Memory.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543816345217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:RegBank\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:RegBank\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345217 ""}  } { { "Memory.vhd" "" { Text "D:/GitHub/SDA Upsampling/Memory.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543816345217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7a1 " "Found entity 1: altsyncram_e7a1" {  } { { "db/altsyncram_e7a1.tdf" "" { Text "D:/GitHub/SDA Upsampling/db/altsyncram_e7a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543816345280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543816345280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e7a1 Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated " "Elaborating entity \"altsyncram_e7a1\" for hierarchy \"Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Interpolador Interpolador:Interpolador1 " "Elaborating entity \"Interpolador\" for hierarchy \"Interpolador:Interpolador1\"" {  } { { "Upsampling.vhd" "Interpolador1" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Passador Passador:Passador1 " "Elaborating entity \"Passador\" for hierarchy \"Passador:Passador1\"" {  } { { "Upsampling.vhd" "Passador1" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543816345288 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\|q_a\[0\] " "Synthesized away node \"Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e7a1.tdf" "" { Text "D:/GitHub/SDA Upsampling/db/altsyncram_e7a1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory.vhd" "" { Text "D:/GitHub/SDA Upsampling/Memory.vhd" 88 0 0 } } { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543816345348 "|Upsampling|Memory:RegBank|altsyncram:altsyncram_component|altsyncram_e7a1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\|q_a\[1\] " "Synthesized away node \"Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e7a1.tdf" "" { Text "D:/GitHub/SDA Upsampling/db/altsyncram_e7a1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory.vhd" "" { Text "D:/GitHub/SDA Upsampling/Memory.vhd" 88 0 0 } } { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543816345348 "|Upsampling|Memory:RegBank|altsyncram:altsyncram_component|altsyncram_e7a1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\|q_a\[2\] " "Synthesized away node \"Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e7a1.tdf" "" { Text "D:/GitHub/SDA Upsampling/db/altsyncram_e7a1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory.vhd" "" { Text "D:/GitHub/SDA Upsampling/Memory.vhd" 88 0 0 } } { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543816345348 "|Upsampling|Memory:RegBank|altsyncram:altsyncram_component|altsyncram_e7a1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\|q_a\[3\] " "Synthesized away node \"Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e7a1.tdf" "" { Text "D:/GitHub/SDA Upsampling/db/altsyncram_e7a1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory.vhd" "" { Text "D:/GitHub/SDA Upsampling/Memory.vhd" 88 0 0 } } { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543816345348 "|Upsampling|Memory:RegBank|altsyncram:altsyncram_component|altsyncram_e7a1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\|q_a\[4\] " "Synthesized away node \"Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e7a1.tdf" "" { Text "D:/GitHub/SDA Upsampling/db/altsyncram_e7a1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory.vhd" "" { Text "D:/GitHub/SDA Upsampling/Memory.vhd" 88 0 0 } } { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543816345348 "|Upsampling|Memory:RegBank|altsyncram:altsyncram_component|altsyncram_e7a1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\|q_a\[5\] " "Synthesized away node \"Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e7a1.tdf" "" { Text "D:/GitHub/SDA Upsampling/db/altsyncram_e7a1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory.vhd" "" { Text "D:/GitHub/SDA Upsampling/Memory.vhd" 88 0 0 } } { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543816345348 "|Upsampling|Memory:RegBank|altsyncram:altsyncram_component|altsyncram_e7a1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\|q_a\[6\] " "Synthesized away node \"Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e7a1.tdf" "" { Text "D:/GitHub/SDA Upsampling/db/altsyncram_e7a1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory.vhd" "" { Text "D:/GitHub/SDA Upsampling/Memory.vhd" 88 0 0 } } { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543816345348 "|Upsampling|Memory:RegBank|altsyncram:altsyncram_component|altsyncram_e7a1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\|q_a\[7\] " "Synthesized away node \"Memory:RegBank\|altsyncram:altsyncram_component\|altsyncram_e7a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e7a1.tdf" "" { Text "D:/GitHub/SDA Upsampling/db/altsyncram_e7a1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Memory.vhd" "" { Text "D:/GitHub/SDA Upsampling/Memory.vhd" 88 0 0 } } { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543816345348 "|Upsampling|Memory:RegBank|altsyncram:altsyncram_component|altsyncram_e7a1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1543816345348 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1543816345348 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida GND " "Pin \"saida\" is stuck at GND" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543816345603 "|Upsampling|saida"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543816345603 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1543816345608 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543816345723 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543816345723 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Upsampling.vhd" "" { Text "D:/GitHub/SDA Upsampling/Upsampling.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543816345750 "|Upsampling|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1543816345750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543816345750 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543816345750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543816345750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543816345767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 03:52:25 2018 " "Processing ended: Mon Dec 03 03:52:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543816345767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543816345767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543816345767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543816345767 ""}
