ARM GAS  /tmp/ccILl1Qg.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"arm_max_pool_s8.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.compare_and_replace_if_larger_q7,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	compare_and_replace_if_larger_q7:
  26              	.LVL0:
  27              	.LFB47:
  28              		.file 1 "Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * SPDX-FileCopyrightText: Copyright 2010-2022 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * Title:        arm_max_pool_s8.c
  22:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * Description:  Pooling function implementations
  23:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * $Date:        26 October 2022
  25:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * $Revision:    V.3.0.2
  26:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * Target Processor:  Cortex-M CPUs
  28:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  *
  29:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * -------------------------------------------------------------------- */
  30:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
ARM GAS  /tmp/ccILl1Qg.s 			page 2


  31:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** #include "arm_nnfunctions.h"
  32:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** #include "arm_nnsupportfunctions.h"
  33:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
  34:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** static void compare_and_replace_if_larger_q7(int8_t *base, const int8_t *target, int32_t length)
  35:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** {
  29              		.loc 1 35 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              		.loc 1 35 1 is_stmt 0 view .LVU1
  35 0000 F0B4     		push	{r4, r5, r6, r7}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 16
  38              		.cfi_offset 4, -16
  39              		.cfi_offset 5, -12
  40              		.cfi_offset 6, -8
  41              		.cfi_offset 7, -4
  36:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** #if defined(ARM_MATH_MVEI)
  37:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     int32_t loop_count = (length + 15) / 16;
  38:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     for (int i = 0; i < loop_count; i++)
  39:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     {
  40:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         mve_pred16_t p = vctp8q((uint32_t)length);
  41:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         const int8x16_t op_1 = vldrbq_z_s8(base, p);
  42:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         const int8x16_t op_2 = vldrbq_z_s8(target, p);
  43:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         const int8x16_t max = vmaxq_x_s8(op_1, op_2, p);
  44:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         vstrbq_p_s8(base, max, p);
  45:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         base += 16;
  46:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         target += 16;
  47:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         length -= 16;
  48:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     }
  49:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** #else
  50:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     int8_t *dst = base;
  42              		.loc 1 50 5 is_stmt 1 view .LVU2
  43              	.LVL1:
  51:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     const int8_t *src = target;
  44              		.loc 1 51 5 view .LVU3
  52:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     union arm_nnword ref_max;
  45              		.loc 1 52 5 view .LVU4
  53:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     union arm_nnword comp_max;
  46              		.loc 1 53 5 view .LVU5
  54:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     int32_t cnt = length >> 2;
  47              		.loc 1 54 5 view .LVU6
  48              		.loc 1 54 13 is_stmt 0 view .LVU7
  49 0002 9610     		asrs	r6, r2, #2
  50              	.LVL2:
  55:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
  56:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     while (cnt > 0l)
  51              		.loc 1 56 5 is_stmt 1 view .LVU8
  52              		.loc 1 56 11 is_stmt 0 view .LVU9
  53 0004 02E0     		b	.L2
  54              	.LVL3:
  55              	.L6:
  57:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     {
  58:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         ref_max.word = arm_nn_read_s8x4(dst);
  59:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         comp_max.word = arm_nn_read_s8x4_ia(&src);
  60:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
ARM GAS  /tmp/ccILl1Qg.s 			page 3


  61:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         if (comp_max.bytes[0] > ref_max.bytes[0])
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
  63:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             ref_max.bytes[0] = comp_max.bytes[0];
  64:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         }
  65:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         if (comp_max.bytes[1] > ref_max.bytes[1])
  66:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
  67:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             ref_max.bytes[1] = comp_max.bytes[1];
  68:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         }
  69:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         if (comp_max.bytes[2] > ref_max.bytes[2])
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
  71:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             ref_max.bytes[2] = comp_max.bytes[2];
  72:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         }
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         if (comp_max.bytes[3] > ref_max.bytes[3])
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             ref_max.bytes[3] = comp_max.bytes[3];
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         }
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         arm_nn_write_s8x4_ia(&dst, ref_max.word);
  56              		.loc 1 78 9 is_stmt 1 view .LVU10
  57              	.LBB21:
  58              	.LBI21:
  59              		.file 2 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-FileCopyrightText: Copyright 2010-2023 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Title:        arm_nnsupportfunctions.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Description:  Public header file of support functions for CMSIS NN Library
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Date:        13 Februari 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Revision:    V.15.0.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef _ARM_NNSUPPORTFUNCTIONS_H_
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define _ARM_NNSUPPORTFUNCTIONS_H_
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "Internal/arm_nn_compiler.h"
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_math_types.h"
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_types.h"
ARM GAS  /tmp/ccILl1Qg.s 			page 4


  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include <stdbool.h>
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef __cplusplus
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** extern "C" {
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define USE_FAST_DW_CONV_S16_FUNCTION(dw_conv_params, filter_dims, input_dims)                     
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     (dw_conv_params->ch_mult == 1 && dw_conv_params->dilation.w == 1 && dw_conv_params->dilation.h 
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      filter_dims->w * filter_dims->h < 512)
  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define LEFT_SHIFT(_shift) (_shift > 0 ? _shift : 0)
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define RIGHT_SHIFT(_shift) (_shift > 0 ? 0 : -_shift)
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_ZERO(x) (x) == 0 ? ~0 : 0
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_NON_ZERO(x) (x) != 0 ? ~0 : 0
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define SELECT_USING_MASK(mask, a, b) ((mask) & (a)) ^ (~(mask) & (b))
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MAX(A, B) ((A) > (B) ? (A) : (B))
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MIN(A, B) ((A) < (B) ? (A) : (B))
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CLAMP(x, h, l) MAX(MIN((x), (h)), (l))
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define REDUCE_MULTIPLIER(_mult) ((_mult < 0x7FFF0000) ? ((_mult + (1 << 15)) >> 16) : 0x7FFF)
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Number of channels processed in a block for DW Conv(MVE)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Requirement: Greater than 0 & less than 128
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // This can be fine tuned to match number of input channels for best performance.
  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // A layer with lower number of channels than CH_IN_BLOCK_MVE will result in higher
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // scratch buffer usage and a layer with higher number of channels than CH_IN_BLOCK_MVE
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // will result in lower scratch buffer usage.
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CH_IN_BLOCK_MVE (124)
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack four 8 bit values.
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_S8x4_32x1(v0, v1, v2, v3)                                                             
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     ((((int32_t)(v0) << 0) & (int32_t)0x000000FF) | (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | 
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | (((int32_t)(v3) << 24) & (int32_t)0xFF000000))
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack two 16 bit values.
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_Q15x2_32x1(v0, v1) (((int32_t)v0 & (int32_t)0xFFFF) | ((int32_t)v1 << 16))
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for SIMD access of q31/s16/s8 types
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nnword
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t word;
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< q31 type */
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int16_t half_words[2];
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s16 type */
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int8_t bytes[4];
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s8 type */
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for data type long long
ARM GAS  /tmp/ccILl1Qg.s 			page 5


  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** struct arm_nn_double
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     uint32_t low;
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t high;
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nn_long_long
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t long_long;
 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     struct arm_nn_double word;
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup groupSupport Private
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Internal Support functions. Not intended to be called direclty by a CMSIS-NN user.
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup supportConversion Data Conversion
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Perform data type conversion in-between neural network operations
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Converts the elements from a s8 vector to a s16 vector with an added offset
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    src        pointer to the s8 input vector
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   dst        pointer to the s16 output vector
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    block_size length of the input vector
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    offset     s8 offset to be added to each input vector element.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * \par Description:
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * The equation used for the conversion process is:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * <pre>
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  dst[n] = (int16_t) src[n] + offset;   0 <= n < block_size.
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * </pre>
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_q7_to_q15_with_offset(const int8_t *src, int16_t *dst, uint32_t block_size, int16_t offset
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise conv on an im2col buffer where the input channel equals output channel.
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    row     pointer to row
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    col     pointer to im2col buffer, always consists of 2 columns.
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    num_ch   number of channels
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_shift  pointer to per output channel requantization shift parameter.
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_mult   pointer to per output channel requantization multiplier parameter.
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_offset      output tensor offset.
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_min   minimum value to clamp the output to. Range : int8
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_max   maximum value to clamp the output to. Range : int8
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    kernel_size   number of elements in one column.
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    output_bias per output channel bias. Range : int32
ARM GAS  /tmp/ccILl1Qg.s 			page 6


 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   out         pointer to output
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details     Supported framework: TensorFlow Lite micro.
 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_depthwise_conv_s8_core(const int8_t *row,
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *col,
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_ch,
 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_min,
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_max,
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t kernel_size,
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out);
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_row    pointer to row operand
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_col    pointer to col operand
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch    number of rows of input_row
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_batches  number of column batches. Range: 1 to 4
 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_shift  pointer to per output channel requantization shift parameter.
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_mult   pointer to per output channel requantization multiplier parameter
 177:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset    output tensor offset.
 178:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_offset    input tensor(col) offset.
 179:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_offset    kernel offset(row). Not used.
 180:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_min   minimum value to clamp the output to. Range : int8
 181:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_max   maximum value to clamp the output to. Range : int8
 182:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_len       number of elements in each row
 183:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          per output channel bias. Range : int32
 184:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out           pointer to output
 185:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 186:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 187:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 188:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 189:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   Supported framework: TensorFlow Lite
 190:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 191:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_s8(const int8_t *input_row,
 192:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int8_t *input_col,
 193:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t output_ch,
 194:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t col_batches,
 195:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_shift,
 196:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_mult,
 197:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t out_offset,
 198:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t col_offset,
 199:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t row_offset,
 200:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_min,
 201:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_max,
 202:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t row_len,
 203:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *const bias,
 204:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            int8_t *out);
 205:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 206:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization for 16 bit
ARM GAS  /tmp/ccILl1Qg.s 			page 7


 207:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 208:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 209:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 210:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 211:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 212:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int16
 213:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int16
 214:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 215:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int64
 216:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 217:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 218:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 219:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 220:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 221:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 222:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 223:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 224:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 225:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 226:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_mat_mult_kernel_s16(const int8_t *input_a,
 227:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t *input_b,
 228:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t output_ch,
 229:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_shift,
 230:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_mult,
 231:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_min,
 232:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_max,
 233:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t num_col_a,
 234:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int64_t *const output_bias,
 235:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     int16_t *out_0);
 236:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 238:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Vector by Matrix multiplication with requantization and storage of result.
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements          number of row elements
 240:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       skipped_row_elements  number of row elements skipped due to padding.
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                        row_elements + skipped_row_elements = (kernel_x * kernel_
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base_ref          pointer to row operand
 243:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base_ref          pointer to col operand
 244:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      out_ch                Number of output channels
 245:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params           Pointer to convolution parameters like offsets and activa
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params          Pointer to per-channel quantization parameters
 247:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias                  Pointer to optional per-channel bias
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output                Pointer to output where int8 results are stored.
 249:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function performs matrix(row_base_ref) multiplication with vector(col_base_ref) 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *             scaled result is stored in memory.
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 252:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Pseudo-code
 253:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      *output = 0
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      sum_col = 0
 255:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (j = 0; j < out_ch; j++)
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (i = 0; i < row_elements; i++)
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          *output += row_base_ref[i] * col_base_ref[i]
 258:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          sum_col += col_base_ref[i]
 259:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      scale sum_col using quant_params and bias
 260:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      store result in 'output'
 261:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 262:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 263:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
ARM GAS  /tmp/ccILl1Qg.s 			page 8


 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mul_core_1x_s8(int32_t row_elements,
 265:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t skipped_row_elements,
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *row_base_ref,
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *col_base_ref,
 268:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t out_ch,
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_conv_params *conv_params,
 270:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_per_channel_quant_params *quant_params
 271:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t *bias,
 272:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int8_t *output);
 273:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 274:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 275:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication with requantization & activation function for four rows and one col
 276:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements  number of row elements
 277:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       offset        offset between rows. Can be the same as row_elements.
 278:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                For e.g, in a 1x1 conv scenario with stride as 1.
 279:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base      pointer to row operand
 280:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base      pointer to col operand
 281:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_ch        Number of output channels
 282:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params   Pointer to convolution parameters like offsets and activation val
 283:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params  Pointer to per-channel quantization parameters
 284:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          Pointer to per-channel bias
 285:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output        Pointer to output where int8 results are stored.
 286:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 287:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns the updated output pointer or NULL if implementation is not ava
 288:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 289:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Compliant to TFLM int8 specification. MVE implementation only
 290:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 291:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mul_core_4x_s8(const int32_t row_elements,
 292:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t offset,
 293:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *row_base,
 294:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *col_base,
 295:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t out_ch,
 296:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_conv_params *conv_params,
 297:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_per_channel_quant_params *quant_params,
 298:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t *bias,
 299:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   int8_t *output);
 300:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 301:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 302:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 303:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        This function assumes:
 304:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - LHS input matrix NOT transposed (nt)
 305:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - RHS input matrix transposed (t)
 306:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 307:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  @note This operation also performs the broadcast bias addition before the requantization
 308:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 309:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs                Pointer to the LHS input matrix
 310:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs                Pointer to the RHS input matrix
 311:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  bias               Pointer to the bias vector. The length of this vector is equal to
 312:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * output columns (or RHS input rows)
 313:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] dst                Pointer to the output matrix with "m" rows and "n" columns
 314:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_multipliers    Pointer to the multipliers vector needed for the per-channel requ
 315:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                The length of this vector is equal to the number of output column
 316:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * rows)
 317:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_shifts         Pointer to the shifts vector needed for the per-channel requantiz
 318:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * of this vector is equal to the number of output columns (or RHS input rows)
 319:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_rows           Number of LHS input rows
 320:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_rows           Number of RHS input rows
ARM GAS  /tmp/ccILl1Qg.s 			page 9


 321:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols           Number of LHS/RHS input columns
 322:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_offset         Offset to be applied to the LHS input value
 323:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_offset         Offset to be applied the output result
 324:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_min     Minimum value to clamp down the output. Range : int8
 325:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_max     Maximum value to clamp up the output. Range : int8
 326:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols_offset    Offset between input columns. Used to handle non-unity strides
 327:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                Expected value : x * rhs_cols, where x >= 1
 328:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 329:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 330:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 331:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 332:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mult_nt_t_s8(const int8_t *lhs,
 333:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int8_t *rhs,
 334:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *bias,
 335:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             int8_t *dst,
 336:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_multipliers,
 337:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_shifts,
 338:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_rows,
 339:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_rows,
 340:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols,
 341:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_offset,
 342:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t dst_offset,
 343:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_min,
 344:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_max,
 345:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols_offset);
 346:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 347:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 348:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication
 349:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 350:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 351:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 352:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 353:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 354:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side vec
 355:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 Range: -127 to 128
 356:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_offset      Offset to be added to the output values. Range: -127 to 128
 357:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 358:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 359:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 360:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 361:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 362:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 363:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      address_offset  Memory position offset for dst. First output is stored at 'dst',
 364:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + address_offset' and so on. Default value is typ
 365:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 366:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 367:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 368:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 369:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s8(const int8_t *lhs,
 370:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int8_t *rhs,
 371:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t *bias,
 372:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              int8_t *dst,
 373:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t lhs_offset,
 374:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_offset,
 375:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_multiplier,
 376:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_shift,
 377:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_cols,
ARM GAS  /tmp/ccILl1Qg.s 			page 10


 378:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_rows,
 379:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_min,
 380:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_max,
 381:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t address_offset);
 382:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 383:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 384:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s16 Vector by Matrix (transposed) multiplication
 385:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 386:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 387:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 388:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 389:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 390:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 391:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 392:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 393:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 394:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 395:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 396:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 397:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 398:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 399:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 400:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s16(const int16_t *lhs,
 401:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *rhs,
 402:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int64_t *bias,
 403:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int16_t *dst,
 404:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_multiplier,
 405:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_shift,
 406:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_cols,
 407:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_rows,
 408:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_min,
 409:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_max);
 410:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 411:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 412:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication with s16 output
 413:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 414:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 415:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 416:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 417:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side
 418:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 vector. Range: -127 to 128
 419:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      scatter_offset  Address offset for dst. First output is stored at 'dst', the
 420:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + scatter_offset' and so on.
 421:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 422:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 423:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 424:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 425:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 426:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 427:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 428:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 429:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 430:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 431:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_svdf_s8(const int8_t *lhs,
 432:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 433:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int16_t *dst,
 434:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
ARM GAS  /tmp/ccILl1Qg.s 			page 11


 435:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t scatter_offset,
 436:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_multiplier,
 437:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_shift,
 438:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_cols,
 439:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_rows,
 440:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 441:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max);
 442:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 443:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 444:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in padded 
 445:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        the padding is -lhs_offset(Range: int8). Dimensions are the same for lhs and rhs.
 446:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 447:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 448:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 449:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 450:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 451:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 452:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 453:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 454:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 455:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 456:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 457:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 458:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 459:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 460:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 461:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 462:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 463:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 464:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 465:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 466:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 467:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 468:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 469:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 470:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 471:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 472:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_padded_s8(const int8_t *lhs,
 473:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int8_t *rhs,
 474:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t lhs_offset,
 475:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t active_ch,
 476:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t total_ch,
 477:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_shift,
 478:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_mult,
 479:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t out_offset,
 480:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_min,
 481:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_max,
 482:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const uint16_t row_x_col,
 483:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *const output_bias,
 484:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          int8_t *out);
 485:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 486:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 487:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 488:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 489:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 490:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 491:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
ARM GAS  /tmp/ccILl1Qg.s 			page 12


 492:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 493:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 494:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 495:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 496:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 497:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 498:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 499:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 500:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 501:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 502:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 503:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 504:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 505:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 506:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 507:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 508:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 509:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 510:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 511:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 512:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 513:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 514:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 515:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_s8(const int8_t *lhs,
 516:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 517:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 518:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t active_ch,
 519:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t total_ch,
 520:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_shift,
 521:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_mult,
 522:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t out_offset,
 523:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 524:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max,
 525:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const uint16_t row_x_col,
 526:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *const output_bias,
 527:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int8_t *out);
 528:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 529:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 530:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 531:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 532:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 533:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 534:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 535:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      num_ch          Number of channels in LHS/RHS
 536:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 537:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 538:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 539:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 540:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 541:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 542:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 543:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 544:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 545:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 546:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 547:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 548:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
ARM GAS  /tmp/ccILl1Qg.s 			page 13


 549:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 550:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 551:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 552:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 553:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 554:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 555:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_depthwise_conv_nt_t_s16(const int16_t *lhs,
 556:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int8_t *rhs,
 557:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t num_ch,
 558:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_shift,
 559:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_mult,
 560:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_min,
 561:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_max,
 562:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t row_x_col,
 563:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int64_t *const output_bias,
 564:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         int16_t *out);
 565:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 566:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 567:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 s16 elements and post increment pointer.
 568:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_q15   Pointer to pointer that holds address of input.
 569:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 570:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_q15x2_ia(const int16_t **in_q15)
 572:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 574:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_q15, 4);
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 577:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 579:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 580:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 581:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 582:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 from s8 pointer and post increment pointer.
 583:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       Pointer to pointer that holds address of input.
 584:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 585:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4_ia(const int8_t **in_s8)
 587:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 591:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 593:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 594:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 595:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 596:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 int16 values from int16 pointer.
 597:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in     pointer to address of input.
 598:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32    value
 599:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 600:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s16x2(const int16_t *in)
 601:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 604:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
ARM GAS  /tmp/ccILl1Qg.s 			page 14


 606:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 607:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 608:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 609:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 values.
 610:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       pointer to address of input.
 611:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32 value
 612:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 613:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4(const int8_t *in_s8)
 614:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 617:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 619:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 620:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 621:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 622:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Write four s8 to s8 pointer and increment pointer afterwards.
 623:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in       Double pointer to input value
 624:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     value    Four bytes to copy
 625:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 626:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_nn_write_s8x4_ia(int8_t **in, int32_t value)
  60              		.loc 2 626 27 view .LVU11
  61              	.LBB22:
 627:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 628:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(*in, &value, 4);
  62              		.loc 2 628 5 view .LVU12
  63 0006 40F8045B 		str	r5, [r0], #4	@ unaligned
  64              	.LVL4:
 629:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in += 4;
  65              		.loc 2 629 5 view .LVU13
  66              		.loc 2 629 5 is_stmt 0 view .LVU14
  67              	.LBE22:
  68              	.LBE21:
  79:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
  80:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         cnt--;
  69              		.loc 1 80 9 is_stmt 1 view .LVU15
  70              		.loc 1 80 12 is_stmt 0 view .LVU16
  71 000a 013E     		subs	r6, r6, #1
  72              	.LVL5:
  73              	.L2:
  56:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     {
  74              		.loc 1 56 11 is_stmt 1 view .LVU17
  75 000c 002E     		cmp	r6, #0
  76 000e 22DD     		ble	.L12
  58:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         comp_max.word = arm_nn_read_s8x4_ia(&src);
  77              		.loc 1 58 9 view .LVU18
  78              	.LVL6:
  79              	.LBB23:
  80              	.LBI23:
 613:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  81              		.loc 2 613 30 view .LVU19
  82              	.LBB24:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
  83              		.loc 2 615 5 view .LVU20
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  84              		.loc 2 616 5 view .LVU21
  85 0010 0368     		ldr	r3, [r0]	@ unaligned
ARM GAS  /tmp/ccILl1Qg.s 			page 15


  86              	.LVL7:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
  87              		.loc 2 618 5 view .LVU22
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
  88              		.loc 2 618 5 is_stmt 0 view .LVU23
  89              	.LBE24:
  90              	.LBE23:
  58:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         comp_max.word = arm_nn_read_s8x4_ia(&src);
  91              		.loc 1 58 22 view .LVU24
  92 0012 1D46     		mov	r5, r3
  93              	.LVL8:
  59:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
  94              		.loc 1 59 9 is_stmt 1 view .LVU25
  95              	.LBB25:
  96              	.LBI25:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  97              		.loc 2 586 30 view .LVU26
  98              	.LBB26:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
  99              		.loc 2 588 5 view .LVU27
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 100              		.loc 2 589 5 view .LVU28
 101 0014 51F8044B 		ldr	r4, [r1], #4	@ unaligned
 102              	.LVL9:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 103              		.loc 2 590 5 view .LVU29
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 104              		.loc 2 592 5 view .LVU30
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 105              		.loc 2 592 5 is_stmt 0 view .LVU31
 106              	.LBE26:
 107              	.LBE25:
  61:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 108              		.loc 1 61 9 is_stmt 1 view .LVU32
 109 0018 67B2     		sxtb	r7, r4
  61:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 110              		.loc 1 61 12 is_stmt 0 view .LVU33
 111 001a 4FFA83FC 		sxtb	ip, r3
 112 001e 6745     		cmp	r7, ip
 113 0020 01DD     		ble	.L3
  63:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         }
 114              		.loc 1 63 13 is_stmt 1 view .LVU34
  63:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         }
 115              		.loc 1 63 30 is_stmt 0 view .LVU35
 116 0022 67F30705 		bfi	r5, r7, #0, #8
 117              	.LVL10:
 118              	.L3:
  65:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 119              		.loc 1 65 9 is_stmt 1 view .LVU36
 120 0026 44F30727 		sbfx	r7, r4, #8, #8
  65:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 121              		.loc 1 65 12 is_stmt 0 view .LVU37
 122 002a 43F3072C 		sbfx	ip, r3, #8, #8
 123 002e BC45     		cmp	ip, r7
 124 0030 01DA     		bge	.L4
  67:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         }
 125              		.loc 1 67 13 is_stmt 1 view .LVU38
ARM GAS  /tmp/ccILl1Qg.s 			page 16


  67:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         }
 126              		.loc 1 67 30 is_stmt 0 view .LVU39
 127 0032 67F30F25 		bfi	r5, r7, #8, #8
 128              	.L4:
  69:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 129              		.loc 1 69 9 is_stmt 1 view .LVU40
 130 0036 44F30747 		sbfx	r7, r4, #16, #8
  69:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 131              		.loc 1 69 12 is_stmt 0 view .LVU41
 132 003a 43F3074C 		sbfx	ip, r3, #16, #8
 133 003e BC45     		cmp	ip, r7
 134 0040 01DA     		bge	.L5
  71:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         }
 135              		.loc 1 71 13 is_stmt 1 view .LVU42
  71:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         }
 136              		.loc 1 71 30 is_stmt 0 view .LVU43
 137 0042 67F31745 		bfi	r5, r7, #16, #8
 138              	.L5:
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 139              		.loc 1 73 9 is_stmt 1 view .LVU44
 140 0046 2716     		asrs	r7, r4, #24
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 141              		.loc 1 73 12 is_stmt 0 view .LVU45
 142 0048 1B16     		asrs	r3, r3, #24
 143 004a B3EB246F 		cmp	r3, r4, asr #24
 144 004e DADA     		bge	.L6
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         }
 145              		.loc 1 75 13 is_stmt 1 view .LVU46
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         }
 146              		.loc 1 75 30 is_stmt 0 view .LVU47
 147 0050 67F31F65 		bfi	r5, r7, #24, #8
 148 0054 D7E7     		b	.L6
 149              	.L12:
  81:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     }
  82:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     cnt = length & 0x3;
 150              		.loc 1 83 5 is_stmt 1 view .LVU48
 151              		.loc 1 83 9 is_stmt 0 view .LVU49
 152 0056 02F00302 		and	r2, r2, #3
 153              	.LVL11:
  84:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     while (cnt > 0l)
 154              		.loc 1 84 5 is_stmt 1 view .LVU50
 155              		.loc 1 84 11 is_stmt 0 view .LVU51
 156 005a 02E0     		b	.L8
 157              	.L9:
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     {
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         if (*src > *dst)
  87:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
  88:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             *dst = *src;
  89:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         }
  90:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         dst++;
 158              		.loc 1 90 9 is_stmt 1 view .LVU52
 159              		.loc 1 90 12 is_stmt 0 view .LVU53
 160 005c 0130     		adds	r0, r0, #1
 161              	.LVL12:
  91:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         src++;
 162              		.loc 1 91 9 is_stmt 1 view .LVU54
ARM GAS  /tmp/ccILl1Qg.s 			page 17


 163              		.loc 1 91 12 is_stmt 0 view .LVU55
 164 005e 0131     		adds	r1, r1, #1
 165              	.LVL13:
  92:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         cnt--;
 166              		.loc 1 92 9 is_stmt 1 view .LVU56
 167              		.loc 1 92 12 is_stmt 0 view .LVU57
 168 0060 013A     		subs	r2, r2, #1
 169              	.LVL14:
 170              	.L8:
  84:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     {
 171              		.loc 1 84 11 is_stmt 1 view .LVU58
 172 0062 002A     		cmp	r2, #0
 173 0064 07DD     		ble	.L13
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 174              		.loc 1 86 9 view .LVU59
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 175              		.loc 1 86 13 is_stmt 0 view .LVU60
 176 0066 91F90030 		ldrsb	r3, [r1]
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 177              		.loc 1 86 18 view .LVU61
 178 006a 90F90040 		ldrsb	r4, [r0]
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 179              		.loc 1 86 12 view .LVU62
 180 006e A342     		cmp	r3, r4
 181 0070 F4DD     		ble	.L9
  88:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         }
 182              		.loc 1 88 13 is_stmt 1 view .LVU63
  88:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         }
 183              		.loc 1 88 18 is_stmt 0 view .LVU64
 184 0072 0370     		strb	r3, [r0]
 185 0074 F2E7     		b	.L9
 186              	.L13:
  93:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     }
  94:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** #endif
  95:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** }
 187              		.loc 1 95 1 view .LVU65
 188 0076 F0BC     		pop	{r4, r5, r6, r7}
 189              	.LCFI1:
 190              		.cfi_restore 7
 191              		.cfi_restore 6
 192              		.cfi_restore 5
 193              		.cfi_restore 4
 194              		.cfi_def_cfa_offset 0
 195              	.LVL15:
 196              		.loc 1 95 1 view .LVU66
 197 0078 7047     		bx	lr
 198              		.cfi_endproc
 199              	.LFE47:
 201              		.section	.text.clamp_output,"ax",%progbits
 202              		.align	1
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 206              		.fpu fpv4-sp-d16
 208              	clamp_output:
 209              	.LVL16:
 210              	.LFB48:
ARM GAS  /tmp/ccILl1Qg.s 			page 18


  96:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** static void clamp_output(int8_t *source, int32_t length, const int32_t act_min, const int32_t act_m
  98:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** {
 211              		.loc 1 98 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              		@ link register save eliminated.
 216              		.loc 1 98 1 is_stmt 0 view .LVU68
 217 0000 F0B4     		push	{r4, r5, r6, r7}
 218              	.LCFI2:
 219              		.cfi_def_cfa_offset 16
 220              		.cfi_offset 4, -16
 221              		.cfi_offset 5, -12
 222              		.cfi_offset 6, -8
 223              		.cfi_offset 7, -4
  99:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** #if defined(ARM_MATH_MVEI)
 100:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     int32_t loop_count = (length + 15) / 16;
 101:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     const int8x16_t vmin = vdupq_n_s8((int8_t)act_min);
 102:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     const int8x16_t vmax = vdupq_n_s8((int8_t)act_max);
 103:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 104:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     for (int i = 0; i < loop_count; i++)
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     {
 106:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         mve_pred16_t p = vctp8q((uint32_t)length);
 107:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         length -= 16;
 108:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         const int8x16_t src = vldrbq_z_s8(source, p);
 109:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         int8x16_t res = vmaxq_x_s8(src, vmin, p);
 110:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         res = vminq_x_s8(res, vmax, p);
 111:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         vstrbq_p_s8(source, res, p);
 112:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         source += 16;
 113:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     }
 114:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** #else
 115:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     union arm_nnword in;
 224              		.loc 1 115 5 is_stmt 1 view .LVU69
 116:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     int32_t cnt = length >> 2;
 225              		.loc 1 116 5 view .LVU70
 226              		.loc 1 116 13 is_stmt 0 view .LVU71
 227 0002 8F10     		asrs	r7, r1, #2
 228              	.LVL17:
 117:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 118:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     while (cnt > 0l)
 229              		.loc 1 118 5 is_stmt 1 view .LVU72
 230              	.L15:
 231              		.loc 1 118 11 view .LVU73
 232 0004 002F     		cmp	r7, #0
 233 0006 2EDD     		ble	.L20
 119:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     {
 120:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         in.word = arm_nn_read_s8x4(source);
 234              		.loc 1 120 9 view .LVU74
 235              	.LVL18:
 236              	.LBB27:
 237              	.LBI27:
 613:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 238              		.loc 2 613 30 view .LVU75
 239              	.LBB28:
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 240              		.loc 2 615 5 view .LVU76
ARM GAS  /tmp/ccILl1Qg.s 			page 19


 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 241              		.loc 2 616 5 view .LVU77
 242 0008 0468     		ldr	r4, [r0]	@ unaligned
 243              	.LVL19:
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 244              		.loc 2 618 5 view .LVU78
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 245              		.loc 2 618 5 is_stmt 0 view .LVU79
 246              	.LBE28:
 247              	.LBE27:
 121:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 122:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         in.bytes[0] = MAX(in.bytes[0], act_min);
 248              		.loc 1 122 9 is_stmt 1 view .LVU80
 249              		.loc 1 122 23 is_stmt 0 view .LVU81
 250 000a 65B2     		sxtb	r5, r4
 251 000c 9542     		cmp	r5, r2
 252 000e B8BF     		it	lt
 253 0010 1546     		movlt	r5, r2
 254              		.loc 1 122 21 view .LVU82
 255 0012 6DB2     		sxtb	r5, r5
 123:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         in.bytes[0] = MIN(in.bytes[0], act_max);
 256              		.loc 1 123 9 is_stmt 1 view .LVU83
 257              		.loc 1 123 23 is_stmt 0 view .LVU84
 258 0014 9D42     		cmp	r5, r3
 259 0016 A8BF     		it	ge
 260 0018 1D46     		movge	r5, r3
 261              		.loc 1 123 21 view .LVU85
 262 001a 65F30706 		bfi	r6, r5, #0, #8
 124:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         in.bytes[1] = MAX(in.bytes[1], act_min);
 263              		.loc 1 124 9 is_stmt 1 view .LVU86
 264              		.loc 1 124 23 is_stmt 0 view .LVU87
 265 001e 44F30725 		sbfx	r5, r4, #8, #8
 266 0022 9542     		cmp	r5, r2
 267 0024 B8BF     		it	lt
 268 0026 1546     		movlt	r5, r2
 269              		.loc 1 124 21 view .LVU88
 270 0028 6DB2     		sxtb	r5, r5
 125:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         in.bytes[1] = MIN(in.bytes[1], act_max);
 271              		.loc 1 125 9 is_stmt 1 view .LVU89
 272              		.loc 1 125 23 is_stmt 0 view .LVU90
 273 002a 9D42     		cmp	r5, r3
 274 002c A8BF     		it	ge
 275 002e 1D46     		movge	r5, r3
 276              		.loc 1 125 21 view .LVU91
 277 0030 65F30F26 		bfi	r6, r5, #8, #8
 126:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         in.bytes[2] = MAX(in.bytes[2], act_min);
 278              		.loc 1 126 9 is_stmt 1 view .LVU92
 279              		.loc 1 126 23 is_stmt 0 view .LVU93
 280 0034 44F30745 		sbfx	r5, r4, #16, #8
 281 0038 9542     		cmp	r5, r2
 282 003a B8BF     		it	lt
 283 003c 1546     		movlt	r5, r2
 284              		.loc 1 126 21 view .LVU94
 285 003e 6DB2     		sxtb	r5, r5
 127:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         in.bytes[2] = MIN(in.bytes[2], act_max);
 286              		.loc 1 127 9 is_stmt 1 view .LVU95
 287              		.loc 1 127 23 is_stmt 0 view .LVU96
ARM GAS  /tmp/ccILl1Qg.s 			page 20


 288 0040 9D42     		cmp	r5, r3
 289 0042 A8BF     		it	ge
 290 0044 1D46     		movge	r5, r3
 291              		.loc 1 127 21 view .LVU97
 292 0046 65F31746 		bfi	r6, r5, #16, #8
 128:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         in.bytes[3] = MAX(in.bytes[3], act_min);
 293              		.loc 1 128 9 is_stmt 1 view .LVU98
 294              		.loc 1 128 23 is_stmt 0 view .LVU99
 295 004a 2416     		asrs	r4, r4, #24
 296 004c 9442     		cmp	r4, r2
 297 004e B8BF     		it	lt
 298 0050 1446     		movlt	r4, r2
 299              		.loc 1 128 21 view .LVU100
 300 0052 64B2     		sxtb	r4, r4
 129:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         in.bytes[3] = MIN(in.bytes[3], act_max);
 301              		.loc 1 129 9 is_stmt 1 view .LVU101
 302              		.loc 1 129 23 is_stmt 0 view .LVU102
 303 0054 9C42     		cmp	r4, r3
 304 0056 A8BF     		it	ge
 305 0058 1C46     		movge	r4, r3
 306              		.loc 1 129 21 view .LVU103
 307 005a 64F31F66 		bfi	r6, r4, #24, #8
 130:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 131:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         arm_nn_write_s8x4_ia(&source, in.word);
 308              		.loc 1 131 9 is_stmt 1 view .LVU104
 309              	.LVL20:
 310              	.LBB29:
 311              	.LBI29:
 626:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 312              		.loc 2 626 27 view .LVU105
 313              	.LBB30:
 628:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in += 4;
 314              		.loc 2 628 5 view .LVU106
 315 005e 40F8046B 		str	r6, [r0], #4	@ unaligned
 316              	.LVL21:
 317              		.loc 2 629 5 view .LVU107
 318              		.loc 2 629 5 is_stmt 0 view .LVU108
 319              	.LBE30:
 320              	.LBE29:
 132:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         cnt--;
 321              		.loc 1 132 9 is_stmt 1 view .LVU109
 322              		.loc 1 132 12 is_stmt 0 view .LVU110
 323 0062 013F     		subs	r7, r7, #1
 324              	.LVL22:
 325              		.loc 1 132 12 view .LVU111
 326 0064 CEE7     		b	.L15
 327              	.L20:
 133:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     }
 134:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 135:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     cnt = length & 0x3;
 328              		.loc 1 135 5 is_stmt 1 view .LVU112
 329              		.loc 1 135 9 is_stmt 0 view .LVU113
 330 0066 01F00301 		and	r1, r1, #3
 331              	.LVL23:
 136:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     while (cnt > 0l)
 332              		.loc 1 136 5 is_stmt 1 view .LVU114
 333              		.loc 1 136 11 is_stmt 0 view .LVU115
ARM GAS  /tmp/ccILl1Qg.s 			page 21


 334 006a 0AE0     		b	.L17
 335              	.L18:
 336              	.LBB31:
 137:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     {
 138:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         int32_t comp = *source;
 337              		.loc 1 138 9 is_stmt 1 view .LVU116
 338              		.loc 1 138 24 is_stmt 0 view .LVU117
 339 006c 90F90040 		ldrsb	r4, [r0]
 340              	.LVL24:
 139:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         comp = MAX(comp, act_min);
 341              		.loc 1 139 9 is_stmt 1 view .LVU118
 342              		.loc 1 139 14 is_stmt 0 view .LVU119
 343 0070 9442     		cmp	r4, r2
 344 0072 B8BF     		it	lt
 345 0074 1446     		movlt	r4, r2
 346              	.LVL25:
 140:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         comp = MIN(comp, act_max);
 347              		.loc 1 140 9 is_stmt 1 view .LVU120
 348              		.loc 1 140 14 is_stmt 0 view .LVU121
 349 0076 9C42     		cmp	r4, r3
 350 0078 A8BF     		it	ge
 351 007a 1C46     		movge	r4, r3
 352              	.LVL26:
 141:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         *source++ = (int8_t)comp;
 353              		.loc 1 141 9 is_stmt 1 view .LVU122
 354              		.loc 1 141 19 is_stmt 0 view .LVU123
 355 007c 00F8014B 		strb	r4, [r0], #1
 356              	.LVL27:
 142:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         cnt--;
 357              		.loc 1 142 9 is_stmt 1 view .LVU124
 358              		.loc 1 142 12 is_stmt 0 view .LVU125
 359 0080 0139     		subs	r1, r1, #1
 360              	.LVL28:
 361              	.L17:
 362              		.loc 1 142 12 view .LVU126
 363              	.LBE31:
 136:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     {
 364              		.loc 1 136 11 is_stmt 1 view .LVU127
 365 0082 0029     		cmp	r1, #0
 366 0084 F2DC     		bgt	.L18
 143:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     }
 144:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** #endif
 145:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** }
 367              		.loc 1 145 1 is_stmt 0 view .LVU128
 368 0086 F0BC     		pop	{r4, r5, r6, r7}
 369              	.LCFI3:
 370              		.cfi_restore 7
 371              		.cfi_restore 6
 372              		.cfi_restore 5
 373              		.cfi_restore 4
 374              		.cfi_def_cfa_offset 0
 375              	.LVL29:
 376              		.loc 1 145 1 view .LVU129
 377 0088 7047     		bx	lr
 378              		.cfi_endproc
 379              	.LFE48:
 381              		.section	.text.arm_max_pool_s8,"ax",%progbits
ARM GAS  /tmp/ccILl1Qg.s 			page 22


 382              		.align	1
 383              		.global	arm_max_pool_s8
 384              		.syntax unified
 385              		.thumb
 386              		.thumb_func
 387              		.fpu fpv4-sp-d16
 389              	arm_max_pool_s8:
 390              	.LVL30:
 391              	.LFB49:
 146:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 147:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** /**
 148:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  *  @ingroup Public
 149:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  */
 150:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 151:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** /**
 152:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * @addtogroup Pooling
 153:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * @{
 154:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  */
 155:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 156:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** /*
 157:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * Optimized s8 max pooling function
 158:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  *
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  * Refer to header file for details.
 160:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  *
 161:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****  */
 162:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 163:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** arm_cmsis_nn_status arm_max_pool_s8(const cmsis_nn_context *ctx,
 164:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                                     const cmsis_nn_pool_params *pool_params,
 165:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                                     const cmsis_nn_dims *input_dims,
 166:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                                     const int8_t *src,
 167:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                                     const cmsis_nn_dims *filter_dims,
 168:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                                     const cmsis_nn_dims *output_dims,
 169:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                                     int8_t *dst)
 170:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** {
 392              		.loc 1 170 1 is_stmt 1 view -0
 393              		.cfi_startproc
 394              		@ args = 12, pretend = 0, frame = 64
 395              		@ frame_needed = 0, uses_anonymous_args = 0
 396              		.loc 1 170 1 is_stmt 0 view .LVU131
 397 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 398              	.LCFI4:
 399              		.cfi_def_cfa_offset 36
 400              		.cfi_offset 4, -36
 401              		.cfi_offset 5, -32
 402              		.cfi_offset 6, -28
 403              		.cfi_offset 7, -24
 404              		.cfi_offset 8, -20
 405              		.cfi_offset 9, -16
 406              		.cfi_offset 10, -12
 407              		.cfi_offset 11, -8
 408              		.cfi_offset 14, -4
 409 0004 91B0     		sub	sp, sp, #68
 410              	.LCFI5:
 411              		.cfi_def_cfa_offset 104
 412 0006 0193     		str	r3, [sp, #4]
 413 0008 1A9B     		ldr	r3, [sp, #104]
 414              	.LVL31:
ARM GAS  /tmp/ccILl1Qg.s 			page 23


 415              		.loc 1 170 1 view .LVU132
 416 000a 1B98     		ldr	r0, [sp, #108]
 417              	.LVL32:
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     const int32_t input_y = input_dims->h;
 418              		.loc 1 171 5 is_stmt 1 view .LVU133
 419              		.loc 1 171 19 is_stmt 0 view .LVU134
 420 000c 5468     		ldr	r4, [r2, #4]
 421 000e 0694     		str	r4, [sp, #24]
 422              	.LVL33:
 172:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     const int32_t input_x = input_dims->w;
 423              		.loc 1 172 5 is_stmt 1 view .LVU135
 424              		.loc 1 172 19 is_stmt 0 view .LVU136
 425 0010 D2F808B0 		ldr	fp, [r2, #8]
 426              	.LVL34:
 173:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     const int32_t output_y = output_dims->h;
 427              		.loc 1 173 5 is_stmt 1 view .LVU137
 428              		.loc 1 173 19 is_stmt 0 view .LVU138
 429 0014 4468     		ldr	r4, [r0, #4]
 430              	.LVL35:
 431              		.loc 1 173 19 view .LVU139
 432 0016 0B94     		str	r4, [sp, #44]
 433              	.LVL36:
 174:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     const int32_t output_x = output_dims->w;
 434              		.loc 1 174 5 is_stmt 1 view .LVU140
 435              		.loc 1 174 19 is_stmt 0 view .LVU141
 436 0018 8068     		ldr	r0, [r0, #8]
 437 001a 0590     		str	r0, [sp, #20]
 438              	.LVL37:
 175:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     const int32_t stride_y = pool_params->stride.h;
 439              		.loc 1 175 5 is_stmt 1 view .LVU142
 440              		.loc 1 175 19 is_stmt 0 view .LVU143
 441 001c 4868     		ldr	r0, [r1, #4]
 442              	.LVL38:
 443              		.loc 1 175 19 view .LVU144
 444 001e 0C90     		str	r0, [sp, #48]
 445              	.LVL39:
 176:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     const int32_t stride_x = pool_params->stride.w;
 446              		.loc 1 176 5 is_stmt 1 view .LVU145
 447              		.loc 1 176 19 is_stmt 0 view .LVU146
 448 0020 0868     		ldr	r0, [r1]
 449              	.LVL40:
 450              		.loc 1 176 19 view .LVU147
 451 0022 0790     		str	r0, [sp, #28]
 452              	.LVL41:
 177:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     const int32_t kernel_y = filter_dims->h;
 453              		.loc 1 177 5 is_stmt 1 view .LVU148
 454              		.loc 1 177 19 is_stmt 0 view .LVU149
 455 0024 5868     		ldr	r0, [r3, #4]
 456              	.LVL42:
 457              		.loc 1 177 19 view .LVU150
 458 0026 0890     		str	r0, [sp, #32]
 459              	.LVL43:
 178:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     const int32_t kernel_x = filter_dims->w;
 460              		.loc 1 178 5 is_stmt 1 view .LVU151
 461              		.loc 1 178 19 is_stmt 0 view .LVU152
 462 0028 9B68     		ldr	r3, [r3, #8]
 463 002a 0993     		str	r3, [sp, #36]
ARM GAS  /tmp/ccILl1Qg.s 			page 24


 464              	.LVL44:
 179:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     const int32_t pad_y = pool_params->padding.h;
 465              		.loc 1 179 5 is_stmt 1 view .LVU153
 466              		.loc 1 179 19 is_stmt 0 view .LVU154
 467 002c CB68     		ldr	r3, [r1, #12]
 468              	.LVL45:
 180:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     const int32_t pad_x = pool_params->padding.w;
 469              		.loc 1 180 5 is_stmt 1 view .LVU155
 470              		.loc 1 180 19 is_stmt 0 view .LVU156
 471 002e 8868     		ldr	r0, [r1, #8]
 472              	.LVL46:
 473              		.loc 1 180 19 view .LVU157
 474 0030 0D90     		str	r0, [sp, #52]
 475              	.LVL47:
 181:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     const int32_t act_min = pool_params->activation.min;
 476              		.loc 1 181 5 is_stmt 1 view .LVU158
 477              		.loc 1 181 19 is_stmt 0 view .LVU159
 478 0032 0869     		ldr	r0, [r1, #16]
 479              	.LVL48:
 480              		.loc 1 181 19 view .LVU160
 481 0034 0E90     		str	r0, [sp, #56]
 482              	.LVL49:
 182:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     const int32_t act_max = pool_params->activation.max;
 483              		.loc 1 182 5 is_stmt 1 view .LVU161
 484              		.loc 1 182 19 is_stmt 0 view .LVU162
 485 0036 4969     		ldr	r1, [r1, #20]
 486              	.LVL50:
 487              		.loc 1 182 19 view .LVU163
 488 0038 0F91     		str	r1, [sp, #60]
 489              	.LVL51:
 183:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     const int32_t channel_in = input_dims->c;
 490              		.loc 1 183 5 is_stmt 1 view .LVU164
 491              		.loc 1 183 19 is_stmt 0 view .LVU165
 492 003a D2F80CA0 		ldr	r10, [r2, #12]
 493              	.LVL52:
 184:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     (void)ctx;
 494              		.loc 1 184 5 is_stmt 1 view .LVU166
 185:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     int8_t *dst_base = dst;
 495              		.loc 1 185 5 view .LVU167
 186:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 187:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 496              		.loc 1 187 5 view .LVU168
 497              	.LBB32:
 498              		.loc 1 187 10 view .LVU169
 499              		.loc 1 187 23 is_stmt 0 view .LVU170
 500 003e C3F10009 		rsb	r9, r3, #0
 501              	.LVL53:
 502              		.loc 1 187 5 view .LVU171
 503 0042 1C9B     		ldr	r3, [sp, #112]
 504              	.LVL54:
 505              		.loc 1 187 5 view .LVU172
 506 0044 0093     		str	r3, [sp]
 507              		.loc 1 187 14 view .LVU173
 508 0046 0023     		movs	r3, #0
 509 0048 0A93     		str	r3, [sp, #40]
 510              		.loc 1 187 5 view .LVU174
 511 004a 4EE0     		b	.L22
ARM GAS  /tmp/ccILl1Qg.s 			page 25


 512              	.LVL55:
 513              	.L40:
 514              	.LBB33:
 515              	.LBB34:
 188:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     {
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 190:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             /* Condition for kernel start dimension: (base_idx_<x,y> + kernel_<x,y>_start) >= 0 */
 192:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             const int32_t ker_y_start = MAX(0, -base_idx_y);
 516              		.loc 1 192 41 discriminator 1 view .LVU175
 517 004c C9F10006 		rsb	r6, r9, #0
 518 0050 31E0     		b	.L24
 519              	.LVL56:
 520              	.L41:
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             const int32_t ker_x_start = MAX(0, -base_idx_x);
 521              		.loc 1 193 41 discriminator 1 view .LVU176
 522 0052 C8F10003 		rsb	r3, r8, #0
 523              	.LVL57:
 524              		.loc 1 193 41 discriminator 1 view .LVU177
 525 0056 0393     		str	r3, [sp, #12]
 526 0058 32E0     		b	.L25
 527              	.LVL58:
 528              	.L27:
 529              	.LBB35:
 530              	.LBB36:
 531              	.LBB37:
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 195:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             /* Condition for kernel end dimension: (base_idx_<x,y> + kernel_<x,y>_end) < dim_src_<w
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             const int32_t kernel_y_end = MIN(kernel_y, input_y - base_idx_y);
 197:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             const int32_t kernel_x_end = MIN(kernel_x, input_x - base_idx_x);
 198:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 199:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             int count = 0;
 200:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             for (int k_y = ker_y_start; k_y < kernel_y_end; k_y++)
 202:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             {
 203:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                 for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 204:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                 {
 205:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                     const int8_t *start = src + channel_in * (k_x + base_idx_x + (k_y + base_idx_y)
 206:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 207:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                     if (count == 0)
 208:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                     {
 209:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                         arm_memcpy_s8(dst, start, channel_in);
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                         count++;
 211:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                     }
 212:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                     else
 213:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                     {
 214:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                         compare_and_replace_if_larger_q7(dst, start, channel_in);
 532              		.loc 1 214 25 is_stmt 1 view .LVU178
 533 005a 5246     		mov	r2, r10
 534 005c 0098     		ldr	r0, [sp]
 535 005e FFF7FEFF 		bl	compare_and_replace_if_larger_q7
 536              	.LVL59:
 537              	.L28:
 538              		.loc 1 214 25 is_stmt 0 view .LVU179
 539              	.LBE37:
 203:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                 {
 540              		.loc 1 203 65 is_stmt 1 discriminator 2 view .LVU180
ARM GAS  /tmp/ccILl1Qg.s 			page 26


 203:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                 {
 541              		.loc 1 203 68 is_stmt 0 discriminator 2 view .LVU181
 542 0062 0134     		adds	r4, r4, #1
 543              	.LVL60:
 544              	.L30:
 203:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                 {
 545              		.loc 1 203 45 is_stmt 1 discriminator 1 view .LVU182
 203:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                 {
 546              		.loc 1 203 17 is_stmt 0 discriminator 1 view .LVU183
 547 0064 BC42     		cmp	r4, r7
 548 0066 10DA     		bge	.L37
 549              	.LBB40:
 205:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 550              		.loc 1 205 21 is_stmt 1 view .LVU184
 205:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 551              		.loc 1 205 67 is_stmt 0 view .LVU185
 552 0068 08EB0401 		add	r1, r8, r4
 205:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 553              		.loc 1 205 87 view .LVU186
 554 006c 09EB0603 		add	r3, r9, r6
 205:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 555              		.loc 1 205 80 view .LVU187
 556 0070 0BFB0311 		mla	r1, fp, r3, r1
 205:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 557              		.loc 1 205 35 view .LVU188
 558 0074 019B     		ldr	r3, [sp, #4]
 559 0076 0AFB0131 		mla	r1, r10, r1, r3
 560              	.LVL61:
 207:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                     {
 561              		.loc 1 207 21 is_stmt 1 view .LVU189
 207:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                     {
 562              		.loc 1 207 24 is_stmt 0 view .LVU190
 563 007a 002D     		cmp	r5, #0
 564 007c EDD1     		bne	.L27
 209:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                         count++;
 565              		.loc 1 209 25 is_stmt 1 view .LVU191
 566              	.LVL62:
 567              	.LBB38:
 568              	.LBI38:
 630:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 631:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 632:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 633:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memset optimized for MVE
 634:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 635:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to set
 636:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
 637:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 638:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 639:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memset_s8(int8_t *dst, const int8_t val, uint32_t block_size)
 640:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 641:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_MVEI)
 642:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     __asm volatile("   vdup.8                  q0, %[set_val]             \n"
 643:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   wlstp.8                 lr, %[cnt], 1f             \n"
 644:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "2:                                                    \n"
 645:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vstrb.8                 q0, [%[in]], #16            \n"
 646:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   letp                    lr, 2b                     \n"
 647:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "1:                                                    \n"
ARM GAS  /tmp/ccILl1Qg.s 			page 27


 648:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [in] "+r"(dst)
 649:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [cnt] "r"(block_size), [set_val] "r"(val)
 650:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : "q0", "memory", "r14");
 651:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 652:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memset(dst, val, block_size);
 653:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 654:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 655:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 656:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_DSP)
 657:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 658:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 659:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words
 660:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 661:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 662:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad(const int8_t *source, int32_t *out1, int32_t *out2)
 663:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 664:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 665:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf1 = SXTB16_RORn((uint32_t)inA, 8);
 666:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf2 = SXTB16(inA);
 667:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 668:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 671:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 672:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 673:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 674:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 675:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 676:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 677:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 678:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 679:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 680:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words with reordering
 681:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 682:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 683:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad_reordered(const int8_t *source, int32_t *out1, int3
 684:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 685:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 686:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 687:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(ROR((uint32_t)inA, 8));
 688:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(inA);
 689:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 690:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(ROR((uint32_t)inA, 8));
 691:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(inA);
 692:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 693:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 694:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 695:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 696:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 697:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 698:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 699:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 700:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization.
 701:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 702:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 703:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 704:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
ARM GAS  /tmp/ccILl1Qg.s 			page 28


 705:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 706:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset      output tensor offset.
 707:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int8
 708:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int8
 709:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 710:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int32
 711:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 712:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 713:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 714:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 715:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 716:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 717:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 718:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 719:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 720:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 721:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_kernel_s8_s16(const int8_t *input_a,
 722:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *input_b,
 723:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t output_ch,
 724:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 725:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 726:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 727:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_min,
 728:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_max,
 729:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_col_a,
 730:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 731:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out_0);
 732:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 733:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 734:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Common softmax function for s8 input and s8 or s16 output
 735:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  input          Pointer to the input tensor
 736:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  num_rows       Number of rows in the input tensor
 737:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  row_size       Number of elements in each input row
 738:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  mult           Input quantization multiplier
 739:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  shift          Input quantization shift within the range [0, 31]
 740:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  diff_min       Minimum difference with max in row. Used to check if
 741:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                            the quantized exponential operation can be performed
 742:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  int16_output   Indicating s8 output if 0 else s16 output
 743:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] output         Pointer to the output tensor
 744:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 745:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note Supported framework: TensorFlow Lite micro (bit-accurate)
 746:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 747:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 748:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_nn_softmax_common_s8(const int8_t *input,
 749:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t num_rows,
 750:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t row_size,
 751:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t mult,
 752:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t shift,
 753:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t diff_min,
 754:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const bool int16_output,
 755:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               void *output);
 756:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 757:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 758:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief macro for adding rounding offset
 759:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 760:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef ARM_NN_TRUNCATE
 761:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) ((0x1 << out_shift) >> 1)
ARM GAS  /tmp/ccILl1Qg.s 			page 29


 762:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 763:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) 0
 764:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 765:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 766:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Macros for shortening quantization functions' names and avoid long lines
 767:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT(a, b) arm_nn_doubling_high_mult((a), (b))
 768:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT_MVE(a, b) arm_doubling_high_mult_mve_32x4((a), (b))
 769:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_POW2(a, b) arm_nn_mult_by_power_of_two((a), (b))
 770:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 771:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2(a, b) arm_nn_divide_by_power_of_two((a), (b))
 772:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2_MVE(a, b) arm_divide_by_power_of_two_mve((a), (b))
 773:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 774:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define EXP_ON_NEG(x) arm_nn_exp_on_negative_values((x))
 775:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define ONE_OVER1(x) arm_nn_one_over_one_plus_x_for_x_in_0_1((x))
 776:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 777:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 778:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Saturating doubling high multiply. Result matches
 779:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  NEON instruction VQRDMULH.
 780:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 781:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier. Range: {NN_Q31_MIN, NN_Q31_MAX}
 782:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 783:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 784:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult(const int32_t m1, const int32_t m2)
 786:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 788:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t mult = 1 << 30;
 790:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 < 0) ^ (m2 < 0))
 792:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         mult = 1 - mult;
 794:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 795:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult = mult + (int64_t)m1 * m2;
 797:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 798:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 799:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult / (1ll << 31));
 801:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 803:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result = NN_Q31_MAX;
 805:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 807:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 808:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 809:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 810:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Doubling high multiply without saturation. This is intended
 811:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  for requantization where the scale is a positive integer
 812:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 813:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 814:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier Range: {NN_Q31_MIN, NN_Q31_MAX}
 815:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 816:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note            The result of this matches that of neon instruction
 817:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  VQRDMULH for m1 in range {NN_Q31_MIN, NN_Q31_MAX} and m2 in
 818:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  range {NN_Q31_MIN + 1, NN_Q31_MAX}. Saturation occurs when
ARM GAS  /tmp/ccILl1Qg.s 			page 30


 819:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  m1 equals m2 equals NN_Q31_MIN and that is not handled by
 820:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  this function.
 821:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 822:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult_no_sat(const int32_t m1, const int32_t m2)
 824:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 827:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 828:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.low = 1 << 30;
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 831:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 832:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.long_long = mult.long_long + (int64_t)m1 * m2;
 834:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 835:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 836:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult.long_long >> 31);
 838:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 840:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 841:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 842:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 843:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Rounding divide by power of two.
 844:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       dividend - Dividend
 845:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       exponent - Divisor = power(2, exponent)
 846:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                             Range: [0, 31]
 847:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Rounded result of division. Midpoint is rounded away from zero.
 848:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 849:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_divide_by_power_of_two(const int32_t dividend, const int32_t ex
 851:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 855:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 856:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Basic division
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = dividend >> exponent;
 858:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 859:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Adjust 'result' for rounding (mid point away from zero)
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t threshold = remainder_mask >> 1;
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 862:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         threshold++;
 864:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (remainder > threshold)
 866:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result++;
 868:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 869:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 871:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 872:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 873:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 874:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given value.
 875:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to be requantized
ARM GAS  /tmp/ccILl1Qg.s 			page 31


 876:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       multiplier  multiplier. Range {NN_Q31_MIN + 1, Q32_MAX}
 877:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift       left or right shift for 'val * multiplier'
 878:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 879:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 880:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 881:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_requantize(const int32_t val, const int32_t multiplier, const i
 883:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 884:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef CMSIS_NN_USE_SINGLE_ROUNDING
 885:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t total_shift = 31 - shift;
 886:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t new_val = val * (int64_t)multiplier;
 887:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 888:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = new_val >> (total_shift - 1);
 889:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;
 890:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 891:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 892:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(sh
 894:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 895:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 896:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 897:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 898:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 899:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given 64 bit value.
 900:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val                 Value to be requantized in the range {-(1<<47)} to {(1<<47)
 901:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       reduced_multiplier  Reduced multiplier in the range {NN_Q31_MIN + 1, Q32_MAX} t
 902:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Q16_MAX}
 903:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift               Left or right shift for 'val * multiplier' in the range {-3
 904:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 905:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 906:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 907:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 908:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_requantize_s64(const int64_t val,
 909:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t reduced_multiplier,
 910:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t shift)
 911:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t new_val = val * reduced_multiplier;
 913:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 916:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 917:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 918:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 919:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 920:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 921:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memcpy optimized for MVE
 922:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 923:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       src         Source pointer.
 924:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
 925:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 926:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 927:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memcpy_s8(int8_t *__RESTRICT dst, const int8_t *__RESTRICT src, uint3
 569              		.loc 2 927 27 view .LVU192
 570              	.LBB39:
 928:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 929:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_MVEI)
 930:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     __asm volatile("   wlstp.8                 lr, %[cnt], 1f             \n"
ARM GAS  /tmp/ccILl1Qg.s 			page 32


 931:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "2:                                                    \n"
 932:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vldrb.8                 q0, [%[in]], #16            \n"
 933:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vstrb.8                 q0, [%[out]], #16           \n"
 934:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   letp                    lr, 2b                     \n"
 935:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "1:                                                    \n"
 936:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [in] "+r"(src), [out] "+r"(dst)
 937:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [cnt] "r"(block_size)
 938:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : "q0", "memory", "r14");
 939:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 940:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(dst, src, block_size);
 571              		.loc 2 940 5 view .LVU193
 572 007e 5246     		mov	r2, r10
 573 0080 0098     		ldr	r0, [sp]
 574 0082 FFF7FEFF 		bl	memcpy
 575              	.LVL63:
 576              		.loc 2 940 5 is_stmt 0 view .LVU194
 577              	.LBE39:
 578              	.LBE38:
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                     }
 579              		.loc 1 210 25 is_stmt 1 view .LVU195
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                     }
 580              		.loc 1 210 30 is_stmt 0 view .LVU196
 581 0086 0135     		adds	r5, r5, #1
 582              	.LVL64:
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                     }
 583              		.loc 1 210 30 view .LVU197
 584 0088 EBE7     		b	.L28
 585              	.LVL65:
 586              	.L37:
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                     }
 587              		.loc 1 210 30 view .LVU198
 588              	.LBE40:
 589              	.LBE36:
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             {
 590              		.loc 1 201 61 is_stmt 1 discriminator 2 view .LVU199
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             {
 591              		.loc 1 201 64 is_stmt 0 discriminator 2 view .LVU200
 592 008a 0136     		adds	r6, r6, #1
 593              	.LVL66:
 594              	.L26:
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             {
 595              		.loc 1 201 41 is_stmt 1 discriminator 1 view .LVU201
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             {
 596              		.loc 1 201 13 is_stmt 0 discriminator 1 view .LVU202
 597 008c 029B     		ldr	r3, [sp, #8]
 598 008e 9E42     		cmp	r6, r3
 599 0090 01DA     		bge	.L38
 600              	.LBB41:
 203:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                 {
 601              		.loc 1 203 26 view .LVU203
 602 0092 039C     		ldr	r4, [sp, #12]
 603 0094 E6E7     		b	.L30
 604              	.L38:
 605              	.LBE41:
 606              	.LBE35:
 215:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                     }
 216:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****                 }
ARM GAS  /tmp/ccILl1Qg.s 			page 33


 217:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             }
 218:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             /* 'count' is expected to be non-zero here. */
 219:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             dst += channel_in;
 607              		.loc 1 219 13 is_stmt 1 discriminator 2 view .LVU204
 608              		.loc 1 219 17 is_stmt 0 discriminator 2 view .LVU205
 609 0096 009B     		ldr	r3, [sp]
 610 0098 5344     		add	r3, r3, r10
 611 009a 0093     		str	r3, [sp]
 612              	.LVL67:
 613              		.loc 1 219 17 discriminator 2 view .LVU206
 614              	.LBE34:
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 615              		.loc 1 189 64 is_stmt 1 discriminator 2 view .LVU207
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 616              		.loc 1 189 75 is_stmt 0 discriminator 2 view .LVU208
 617 009c 079B     		ldr	r3, [sp, #28]
 618              	.LVL68:
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 619              		.loc 1 189 75 discriminator 2 view .LVU209
 620 009e 9844     		add	r8, r8, r3
 621              	.LVL69:
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 622              		.loc 1 189 91 discriminator 2 view .LVU210
 623 00a0 049B     		ldr	r3, [sp, #16]
 624 00a2 0133     		adds	r3, r3, #1
 625 00a4 0493     		str	r3, [sp, #16]
 626              	.LVL70:
 627              	.L23:
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 628              		.loc 1 189 48 is_stmt 1 discriminator 1 view .LVU211
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 629              		.loc 1 189 9 is_stmt 0 discriminator 1 view .LVU212
 630 00a6 049B     		ldr	r3, [sp, #16]
 631 00a8 059A     		ldr	r2, [sp, #20]
 632 00aa 9342     		cmp	r3, r2
 633 00ac 18DA     		bge	.L39
 634              	.LBB44:
 192:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             const int32_t ker_x_start = MAX(0, -base_idx_x);
 635              		.loc 1 192 13 is_stmt 1 view .LVU213
 192:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             const int32_t ker_x_start = MAX(0, -base_idx_x);
 636              		.loc 1 192 41 is_stmt 0 view .LVU214
 637 00ae B9F1000F 		cmp	r9, #0
 638 00b2 CBDD     		ble	.L40
 192:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             const int32_t ker_x_start = MAX(0, -base_idx_x);
 639              		.loc 1 192 41 view .LVU215
 640 00b4 0026     		movs	r6, #0
 641              	.L24:
 642              	.LVL71:
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 643              		.loc 1 193 13 is_stmt 1 discriminator 4 view .LVU216
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 644              		.loc 1 193 41 is_stmt 0 discriminator 4 view .LVU217
 645 00b6 B8F1000F 		cmp	r8, #0
 646 00ba CADD     		ble	.L41
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 647              		.loc 1 193 41 view .LVU218
 648 00bc 0023     		movs	r3, #0
ARM GAS  /tmp/ccILl1Qg.s 			page 34


 649 00be 0393     		str	r3, [sp, #12]
 650              	.L25:
 651              	.LVL72:
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             const int32_t kernel_x_end = MIN(kernel_x, input_x - base_idx_x);
 652              		.loc 1 196 13 is_stmt 1 discriminator 4 view .LVU219
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             const int32_t kernel_x_end = MIN(kernel_x, input_x - base_idx_x);
 653              		.loc 1 196 42 is_stmt 0 discriminator 4 view .LVU220
 654 00c0 069B     		ldr	r3, [sp, #24]
 655 00c2 A3EB0903 		sub	r3, r3, r9
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             const int32_t kernel_x_end = MIN(kernel_x, input_x - base_idx_x);
 656              		.loc 1 196 27 discriminator 4 view .LVU221
 657 00c6 089A     		ldr	r2, [sp, #32]
 658 00c8 9342     		cmp	r3, r2
 659 00ca A8BF     		it	ge
 660 00cc 1346     		movge	r3, r2
 661 00ce 0293     		str	r3, [sp, #8]
 662              	.LVL73:
 197:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 663              		.loc 1 197 13 is_stmt 1 discriminator 4 view .LVU222
 197:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 664              		.loc 1 197 42 is_stmt 0 discriminator 4 view .LVU223
 665 00d0 ABEB0807 		sub	r7, fp, r8
 197:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 666              		.loc 1 197 27 discriminator 4 view .LVU224
 667 00d4 099B     		ldr	r3, [sp, #36]
 668              	.LVL74:
 197:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 669              		.loc 1 197 27 discriminator 4 view .LVU225
 670 00d6 9F42     		cmp	r7, r3
 671 00d8 A8BF     		it	ge
 672 00da 1F46     		movge	r7, r3
 673              	.LVL75:
 199:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 674              		.loc 1 199 13 is_stmt 1 discriminator 4 view .LVU226
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             {
 675              		.loc 1 201 13 discriminator 4 view .LVU227
 676              	.LBB42:
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             {
 677              		.loc 1 201 18 discriminator 4 view .LVU228
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             {
 678              		.loc 1 201 18 is_stmt 0 discriminator 4 view .LVU229
 679              	.LBE42:
 199:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 680              		.loc 1 199 17 discriminator 4 view .LVU230
 681 00dc 0025     		movs	r5, #0
 682              	.LBB43:
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             {
 683              		.loc 1 201 13 discriminator 4 view .LVU231
 684 00de D5E7     		b	.L26
 685              	.LVL76:
 686              	.L39:
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****             {
 687              		.loc 1 201 13 discriminator 4 view .LVU232
 688              	.LBE43:
 689              	.LBE44:
 690              	.LBE33:
 187:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     {
ARM GAS  /tmp/ccILl1Qg.s 			page 35


 691              		.loc 1 187 60 is_stmt 1 discriminator 2 view .LVU233
 187:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     {
 692              		.loc 1 187 71 is_stmt 0 discriminator 2 view .LVU234
 693 00e0 0C9B     		ldr	r3, [sp, #48]
 694              	.LVL77:
 187:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     {
 695              		.loc 1 187 71 discriminator 2 view .LVU235
 696 00e2 9944     		add	r9, r9, r3
 697              	.LVL78:
 187:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     {
 698              		.loc 1 187 87 discriminator 2 view .LVU236
 699 00e4 0A9B     		ldr	r3, [sp, #40]
 700 00e6 0133     		adds	r3, r3, #1
 701 00e8 0A93     		str	r3, [sp, #40]
 702              	.LVL79:
 703              	.L22:
 187:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     {
 704              		.loc 1 187 44 is_stmt 1 discriminator 1 view .LVU237
 187:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     {
 705              		.loc 1 187 5 is_stmt 0 discriminator 1 view .LVU238
 706 00ea 0A9B     		ldr	r3, [sp, #40]
 707 00ec 0B9A     		ldr	r2, [sp, #44]
 708 00ee 9342     		cmp	r3, r2
 709 00f0 05DA     		bge	.L42
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 710              		.loc 1 189 9 is_stmt 1 view .LVU239
 711              	.LBB45:
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 712              		.loc 1 189 14 view .LVU240
 713              	.LVL80:
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 714              		.loc 1 189 27 is_stmt 0 view .LVU241
 715 00f2 0D9B     		ldr	r3, [sp, #52]
 716 00f4 C3F10008 		rsb	r8, r3, #0
 717              	.LVL81:
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 718              		.loc 1 189 18 view .LVU242
 719 00f8 0023     		movs	r3, #0
 720 00fa 0493     		str	r3, [sp, #16]
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 721              		.loc 1 189 9 view .LVU243
 722 00fc D3E7     		b	.L23
 723              	.LVL82:
 724              	.L42:
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         {
 725              		.loc 1 189 9 view .LVU244
 726              	.LBE45:
 727              	.LBE32:
 220:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****         }
 221:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     }
 222:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 223:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     clamp_output(dst_base, output_x * output_y * channel_in, act_min, act_max);
 728              		.loc 1 223 5 is_stmt 1 view .LVU245
 729              		.loc 1 223 37 is_stmt 0 view .LVU246
 730 00fe 0599     		ldr	r1, [sp, #20]
 731 0100 01FB02F1 		mul	r1, r1, r2
 732              		.loc 1 223 5 view .LVU247
ARM GAS  /tmp/ccILl1Qg.s 			page 36


 733 0104 0F9B     		ldr	r3, [sp, #60]
 734              	.LVL83:
 735              		.loc 1 223 5 view .LVU248
 736 0106 0E9A     		ldr	r2, [sp, #56]
 737 0108 0AFB01F1 		mul	r1, r10, r1
 738 010c 1C98     		ldr	r0, [sp, #112]
 739 010e FFF7FEFF 		bl	clamp_output
 740              	.LVL84:
 224:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** 
 225:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c ****     return ARM_CMSIS_NN_SUCCESS;
 741              		.loc 1 225 5 is_stmt 1 view .LVU249
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/PoolingFunctions/arm_max_pool_s8.c **** }
 742              		.loc 1 226 1 is_stmt 0 view .LVU250
 743 0112 0020     		movs	r0, #0
 744 0114 11B0     		add	sp, sp, #68
 745              	.LCFI6:
 746              		.cfi_def_cfa_offset 36
 747              	.LVL85:
 748              		.loc 1 226 1 view .LVU251
 749              		@ sp needed
 750 0116 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 751              		.loc 1 226 1 view .LVU252
 752              		.cfi_endproc
 753              	.LFE49:
 755              		.text
 756              	.Letext0:
 757              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 758              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 759              		.file 5 "/usr/include/newlib/sys/_types.h"
 760              		.file 6 "/usr/include/newlib/sys/reent.h"
 761              		.file 7 "/usr/include/newlib/sys/lock.h"
 762              		.file 8 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nn_types.h"
 763              		.file 9 "<built-in>"
ARM GAS  /tmp/ccILl1Qg.s 			page 37


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_max_pool_s8.c
     /tmp/ccILl1Qg.s:18     .text.compare_and_replace_if_larger_q7:0000000000000000 $t
     /tmp/ccILl1Qg.s:25     .text.compare_and_replace_if_larger_q7:0000000000000000 compare_and_replace_if_larger_q7
     /tmp/ccILl1Qg.s:202    .text.clamp_output:0000000000000000 $t
     /tmp/ccILl1Qg.s:208    .text.clamp_output:0000000000000000 clamp_output
     /tmp/ccILl1Qg.s:382    .text.arm_max_pool_s8:0000000000000000 $t
     /tmp/ccILl1Qg.s:389    .text.arm_max_pool_s8:0000000000000000 arm_max_pool_s8

UNDEFINED SYMBOLS
memcpy
