{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1753596833902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1753596833903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 27 14:13:53 2025 " "Processing started: Sun Jul 27 14:13:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1753596833903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1753596833903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rgb_fpga -c rgb_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off rgb_fpga -c rgb_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1753596833903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 16 24 " "Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 16 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1753596834099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydebounce.v 1 1 " "Found 1 design units, including 1 entities, in source file keydebounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyDebounce " "Found entity 1: KeyDebounce" {  } { { "KeyDebounce.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/KeyDebounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753596834125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753596834125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaysignal.v 1 1 " "Found 1 design units, including 1 entities, in source file displaysignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplaySignal " "Found entity 1: DisplaySignal" {  } { { "DisplaySignal.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/DisplaySignal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753596834127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753596834127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_fpga " "Found entity 1: rgb_fpga" {  } { { "rgb_fpga.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/rgb_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753596834129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753596834129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddriver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcddriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LcdDriver " "Found entity 1: LcdDriver" {  } { { "LcdDriver.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/LcdDriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753596834131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753596834131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/pll.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/pll/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753596834132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753596834132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next_img DisplaySignal.v(33) " "Verilog HDL Implicit Net warning at DisplaySignal.v(33): created implicit net for \"next_img\"" {  } { { "DisplaySignal.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/DisplaySignal.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753596834132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_70m rgb_fpga.v(22) " "Verilog HDL Implicit Net warning at rgb_fpga.v(22): created implicit net for \"clk_70m\"" {  } { { "rgb_fpga.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/rgb_fpga.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753596834132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rgb_fpga " "Elaborating entity \"rgb_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1753596834153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_70m " "Elaborating entity \"pll\" for hierarchy \"pll:pll_70m\"" {  } { { "rgb_fpga.v" "pll_70m" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/rgb_fpga.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_70m\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_70m\|altpll:altpll_component\"" {  } { { "pll/pll.v" "altpll_component" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/pll/pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_70m\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_70m\|altpll:altpll_component\"" {  } { { "pll/pll.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/pll/pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_70m\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_70m\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 7 " "Parameter \"clk0_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834197 ""}  } { { "pll/pll.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/pll/pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1753596834197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753596834233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753596834233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_70m\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_70m\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LcdDriver LcdDriver:lcd_driver " "Elaborating entity \"LcdDriver\" for hierarchy \"LcdDriver:lcd_driver\"" {  } { { "rgb_fpga.v" "lcd_driver" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/rgb_fpga.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834236 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_pos LcdDriver.v(136) " "Verilog HDL or VHDL warning at LcdDriver.v(136): object \"h_pos\" assigned a value but never read" {  } { { "LcdDriver.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/LcdDriver.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1753596834236 "|rgb_fpga|LcdDriver:lcd_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_pos LcdDriver.v(137) " "Verilog HDL or VHDL warning at LcdDriver.v(137): object \"v_pos\" assigned a value but never read" {  } { { "LcdDriver.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/LcdDriver.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1753596834236 "|rgb_fpga|LcdDriver:lcd_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LcdDriver.v(73) " "Verilog HDL assignment warning at LcdDriver.v(73): truncated value with size 32 to match size of target (11)" {  } { { "LcdDriver.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/LcdDriver.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753596834236 "|rgb_fpga|LcdDriver:lcd_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LcdDriver.v(74) " "Verilog HDL assignment warning at LcdDriver.v(74): truncated value with size 32 to match size of target (11)" {  } { { "LcdDriver.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/LcdDriver.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753596834236 "|rgb_fpga|LcdDriver:lcd_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LcdDriver.v(76) " "Verilog HDL assignment warning at LcdDriver.v(76): truncated value with size 32 to match size of target (11)" {  } { { "LcdDriver.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/LcdDriver.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753596834237 "|rgb_fpga|LcdDriver:lcd_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LcdDriver.v(77) " "Verilog HDL assignment warning at LcdDriver.v(77): truncated value with size 32 to match size of target (11)" {  } { { "LcdDriver.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/LcdDriver.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753596834237 "|rgb_fpga|LcdDriver:lcd_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LcdDriver.v(136) " "Verilog HDL assignment warning at LcdDriver.v(136): truncated value with size 32 to match size of target (11)" {  } { { "LcdDriver.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/LcdDriver.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753596834237 "|rgb_fpga|LcdDriver:lcd_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LcdDriver.v(137) " "Verilog HDL assignment warning at LcdDriver.v(137): truncated value with size 32 to match size of target (11)" {  } { { "LcdDriver.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/LcdDriver.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753596834237 "|rgb_fpga|LcdDriver:lcd_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LcdDriver.v(142) " "Verilog HDL assignment warning at LcdDriver.v(142): truncated value with size 32 to match size of target (11)" {  } { { "LcdDriver.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/LcdDriver.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753596834237 "|rgb_fpga|LcdDriver:lcd_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LcdDriver.v(143) " "Verilog HDL assignment warning at LcdDriver.v(143): truncated value with size 32 to match size of target (11)" {  } { { "LcdDriver.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/LcdDriver.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753596834237 "|rgb_fpga|LcdDriver:lcd_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LcdDriver.v(144) " "Verilog HDL assignment warning at LcdDriver.v(144): truncated value with size 32 to match size of target (11)" {  } { { "LcdDriver.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/LcdDriver.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753596834237 "|rgb_fpga|LcdDriver:lcd_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LcdDriver.v(145) " "Verilog HDL assignment warning at LcdDriver.v(145): truncated value with size 32 to match size of target (11)" {  } { { "LcdDriver.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/LcdDriver.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753596834237 "|rgb_fpga|LcdDriver:lcd_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplaySignal DisplaySignal:display_signal " "Elaborating entity \"DisplaySignal\" for hierarchy \"DisplaySignal:display_signal\"" {  } { { "rgb_fpga.v" "display_signal" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/rgb_fpga.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DisplaySignal.v(44) " "Verilog HDL assignment warning at DisplaySignal.v(44): truncated value with size 32 to match size of target (2)" {  } { { "DisplaySignal.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/DisplaySignal.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753596834246 "|rgb_fpga|DisplaySignal:display_signal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDebounce DisplaySignal:display_signal\|KeyDebounce:key_debounce " "Elaborating entity \"KeyDebounce\" for hierarchy \"DisplaySignal:display_signal\|KeyDebounce:key_debounce\"" {  } { { "DisplaySignal.v" "key_debounce" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/DisplaySignal.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834246 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1753596834271 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1753596834271 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1753596834271 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:pll_70m\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:pll_70m\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/db/pll_altpll.v" 80 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "pll/pll.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/pll/pll.v" 99 0 0 } } { "rgb_fpga.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/rgb_fpga.v" 23 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753596834285 "|rgb_fpga|pll:pll_70m|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1753596834285 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1753596834285 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplaySignal:display_signal\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplaySignal:display_signal\|Div1\"" {  } { { "DisplaySignal.v" "Div1" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/DisplaySignal.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753596834411 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1753596834411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplaySignal:display_signal\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"DisplaySignal:display_signal\|lpm_divide:Div1\"" {  } { { "DisplaySignal.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/DisplaySignal.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753596834433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplaySignal:display_signal\|lpm_divide:Div1 " "Instantiated megafunction \"DisplaySignal:display_signal\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753596834433 ""}  } { { "DisplaySignal.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/DisplaySignal.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1753596834433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkm " "Found entity 1: lpm_divide_bkm" {  } { { "db/lpm_divide_bkm.tdf" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/db/lpm_divide_bkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753596834467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753596834467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753596834474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753596834474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q9f " "Found entity 1: alt_u_div_q9f" {  } { { "db/alt_u_div_q9f.tdf" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/db/alt_u_div_q9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753596834484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753596834484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753596834521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753596834521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753596834553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753596834553 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 -1 1753596834660 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LcdDriver.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/LcdDriver.v" 7 -1 0 } } { "LcdDriver.v" "" { Text "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/LcdDriver.v" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1753596834663 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1753596834664 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1753596834762 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "299 " "Implemented 299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1753596834878 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1753596834878 ""} { "Info" "ICUT_CUT_TM_LCELLS" "268 " "Implemented 268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1753596834878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1753596834878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1753596834988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 27 14:13:54 2025 " "Processing ended: Sun Jul 27 14:13:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1753596834988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1753596834988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1753596834988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1753596834988 ""}
