///Register `HSICFGR` reader
pub type R = crate::R<HSICFGRrs>;
///Register `HSICFGR` writer
pub type W = crate::W<HSICFGRrs>;
///Field `HSIDIV` reader - HSIDIV
pub type HSIDIV_R = crate::FieldReader;
///Field `HSIDIV` writer - HSIDIV
pub type HSIDIV_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `HSITRIM` reader - HSITRIM
pub type HSITRIM_R = crate::FieldReader;
///Field `HSITRIM` writer - HSITRIM
pub type HSITRIM_W<'a, REG> = crate::FieldWriter<'a, REG, 7>;
///Field `HSICAL` reader - HSICAL
pub type HSICAL_R = crate::FieldReader<u16>;
impl R {
    ///Bits 0:1 - HSIDIV
    #[inline(always)]
    pub fn hsidiv(&self) -> HSIDIV_R {
        HSIDIV_R::new((self.bits & 3) as u8)
    }
    ///Bits 8:14 - HSITRIM
    #[inline(always)]
    pub fn hsitrim(&self) -> HSITRIM_R {
        HSITRIM_R::new(((self.bits >> 8) & 0x7f) as u8)
    }
    ///Bits 16:27 - HSICAL
    #[inline(always)]
    pub fn hsical(&self) -> HSICAL_R {
        HSICAL_R::new(((self.bits >> 16) & 0x0fff) as u16)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HSICFGR")
            .field("hsidiv", &self.hsidiv())
            .field("hsitrim", &self.hsitrim())
            .field("hsical", &self.hsical())
            .finish()
    }
}
impl W {
    ///Bits 0:1 - HSIDIV
    #[inline(always)]
    pub fn hsidiv(&mut self) -> HSIDIV_W<HSICFGRrs> {
        HSIDIV_W::new(self, 0)
    }
    ///Bits 8:14 - HSITRIM
    #[inline(always)]
    pub fn hsitrim(&mut self) -> HSITRIM_W<HSICFGRrs> {
        HSITRIM_W::new(self, 8)
    }
}
/**This register is used to configure the HSI. If TZEN = , this register can only be modified in secure mode. Write access to this register is not allowed during the clock restore sequence. See Section: The clock restore sequence description for details.

You can [`read`](crate::Reg::read) this register and get [`hsicfgr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`hsicfgr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP157.html#RCC:HSICFGR)*/
pub struct HSICFGRrs;
impl crate::RegisterSpec for HSICFGRrs {
    type Ux = u32;
}
///`read()` method returns [`hsicfgr::R`](R) reader structure
impl crate::Readable for HSICFGRrs {}
///`write(|w| ..)` method takes [`hsicfgr::W`](W) writer structure
impl crate::Writable for HSICFGRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets HSICFGR to value 0
impl crate::Resettable for HSICFGRrs {}
