Determining the location of the ModelSim executable...

Using: C:\intelFPGA\20.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off uc1 -c uc1 --vector_source="C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Waveform_Mati.vwf" --testbench_file="C:/Users/Matias/Source/repos/EV22/EV22_Quartus/simulation/qsim/Waveform_Mati.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Jun 28 15:09:57 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off uc1 -c uc1 --vector_source=C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Waveform_Mati.vwf --testbench_file=C:/Users/Matias/Source/repos/EV22/EV22_Quartus/simulation/qsim/Waveform_Mati.vwf.vt
Info (119006): Selected device EP4CE22F17C6 for design "uc1"
Info (15535): Implemented PLL "pll1:inst9|altpll:altpll_component|pll1_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll1:inst9|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 72 degrees (8000 ps) for pll1:inst9|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] port File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 144 degrees (16000 ps) for pll1:inst9|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[2] port File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 216 degrees (24000 ps) for pll1:inst9|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[3] port File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 288 degrees (32000 ps) for pll1:inst9|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[4] port File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v Line: 51
Info (15535): Implemented PLL "pll_vga:inst13|altpll:altpll_component|pll_vga_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll_vga_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 63, clock division of 125, and phase shift of 0 degrees (0 ps) for pll_vga:inst13|altpll:altpll_component|pll_vga_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll_vga_altpll.v Line: 44
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

tput pin "vga_addr[0]" in vector source file when writing test bench files
Info (201000): Generated Verilog Test Bench File C:/Users/Matias/Source/repos/EV22/EV22_Quartus/simulation/qsim/Waveform_Mati.vwf.vt for simulation
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 4642 megabytes
    Info: Processing ended: Tue Jun 28 15:09:58 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Matias/Source/repos/EV22/EV22_Quartus/simulation/qsim/" uc1 -c uc1

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Jun 28 15:09:59 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Matias/Source/repos/EV22/EV22_Quartus/simulation/qsim/ uc1 -c uc1
Info (119006): Selected device EP4CE22F17C6 for design "uc1"
Info (15535): Implemented PLL "pll1:inst9|altpll:altpll_component|pll1_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll1:inst9|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 72 degrees (8000 ps) for pll1:inst9|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] port File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 144 degrees (16000 ps) for pll1:inst9|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[2] port File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 216 degrees (24000 ps) for pll1:inst9|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[3] port File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 288 degrees (32000 ps) for pll1:inst9|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[4] port File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll1_altpll.v Line: 51
Info (15535): Implemented PLL "pll_vga:inst13|altpll:altpll_component|pll_vga_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll_vga_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 63, clock division of 125, and phase shift of 0 degrees (0 ps) for pll_vga:inst13|altpll:altpll_component|pll_vga_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/pll_vga_altpll.v Line: 44
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file uc1.vo in folder "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Pea
k virtual memory: 4648 megabytes
    Info: Processing ended: Tue Jun 28 15:10:01 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Matias/Source/repos/EV22/EV22_Quartus/simulation/qsim/uc1.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/20.1/modelsim_ase/win32aloem/vsim -c -do uc1.do

Reading pref.tcl


# 2020.1


# do uc1.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:10:04 on Jun 28,2022
# vlog -work work uc1.vo 

# -- Compiling module uc1

# 

# Top level modules:
# 	uc1
# End time: 15:10:05 on Jun 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:10:05 on Jun 28,2022
# vlog -work work Waveform_Mati.vwf.vt 

# -- Compiling module uc1_vlg_vec_tst
# 
# Top level modules:
# 	uc1_vlg_vec_tst
# End time: 15:10:05 on Jun 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.uc1_vlg_vec_tst 
# Start time: 15:10:05 on Jun 28,2022
# Loading work.uc1_vlg_vec_tst
# Loading work.uc1
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# after#25

#  Note : Cycloneive PLL was reset
# Time: 10000  Instance: uc1_vlg_vec_tst.i1.\inst9|altpll_component|auto_generated|pll1 
#  Note : Cycloneive PLL locked to incoming clock
# Time: 130000  Instance: uc1_vlg_vec_tst.i1.\inst9|altpll_component|auto_generated|pll1 
#  Note : Cycloneive PLL locked to incoming clock
# Time: 410000  Instance: uc1_vlg_vec_tst.i1.\inst13|altpll_component|auto_generated|pll1 
# ** Note: $finish    : Waveform_Mati.vwf.vt(79)
#    Time: 1 us  Iteration: 0  Instance: /uc1_vlg_vec_tst
# End time: 15:10:08 on Jun 28,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Matias/Source/repos/EV22/EV22_Quartus/Waveform_Mati.vwf...

Reading C:/Users/Matias/Source/repos/EV22/EV22_Quartus/simulation/qsim/uc1.msim.vcd...

Processing channel transitions... 

Warning: A[15] - signal not found in VCD.

Warning: A[14] - signal not found in VCD.

Warning: A[13] - signal not found in VCD.

Warning: A[12] - signal not found in VCD.

Warning: A[11] - signal not found in VCD.

Warning: A[10] - signal not found in VCD.

Warning: A[9] - signal not found in VCD.

Warning: A[8] - signal not found in VCD.

Warning: A[7] - signal not found in VCD.

Warning: A[6] - signal not found in VCD.

Warning: A[5] - signal not found in VCD.

Warning: A[4] - signal not found in VCD.

Warning: A[3] - signal not found in VCD.

Warning: A[2] - signal not found in VCD.

Warning: A[1] - signal not found in VCD.

Warning: A[0] - signal not found in VCD.

Writing the resulting VWF to C:/Users/Matias/Source/repos/EV22/EV22_Quartus/simulation/qsim/uc1_20220628151008.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.