{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 19:11:19 2018 " "Info: Processing started: Thu May 03 19:11:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off latch1 -c latch1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off latch1 -c latch1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-synth " "Info (12022): Found design unit 1: latch1-synth" {  } { { "latch1.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/Exemplo 4.21/latch1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Info (12023): Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/Exemplo 4.21/latch1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "latch1 " "Info (12127): Elaborating entity \"latch1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q latch1.vhd(11) " "Warning (10631): VHDL Process Statement warning at latch1.vhd(11): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "latch1.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/Exemplo 4.21/latch1.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] latch1.vhd(11) " "Info (10041): Inferred latch for \"q\[0\]\" at latch1.vhd(11)" {  } { { "latch1.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/Exemplo 4.21/latch1.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] latch1.vhd(11) " "Info (10041): Inferred latch for \"q\[1\]\" at latch1.vhd(11)" {  } { { "latch1.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/Exemplo 4.21/latch1.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] latch1.vhd(11) " "Info (10041): Inferred latch for \"q\[2\]\" at latch1.vhd(11)" {  } { { "latch1.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/Exemplo 4.21/latch1.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] latch1.vhd(11) " "Info (10041): Inferred latch for \"q\[3\]\" at latch1.vhd(11)" {  } { { "latch1.vhd" "" { Text "E:/CircuitoLógicoAula/Projetos_CL/Exemplo 4.21/latch1.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Info (21057): Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info (21058): Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info (21059): Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info (21061): Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Info: Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 19:11:23 2018 " "Info: Processing ended: Thu May 03 19:11:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
