# do {cpu_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_12".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap dist_mem_gen_v8_0_12 modelsim_lib/msim/dist_mem_gen_v8_0_12 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:53:01 on Apr 21,2019
# vlog -64 -incr -work dist_mem_gen_v8_0_12 ../../../../xiPU.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_12
# 
# Top level modules:
# 	dist_mem_gen_v8_0_12
# End time: 21:53:01 on Apr 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:53:01 on Apr 21,2019
# vlog -64 -incr -work xil_defaultlib ../../../../xiPU.srcs/sources_1/ip/iram/sim/iram.v ../../../../xiPU.srcs/sources_1/new/alu.v ../../../../xiPU.srcs/sources_1/new/clkDivider.v ../../../../xiPU.srcs/sources_1/new/control.v ../../../../xiPU.srcs/sources_1/new/cpu.v ../../../../xiPU.srcs/sources_1/new/decoder.v ../../../../xiPU.srcs/sources_1/new/extend.v ../../../../xiPU.srcs/sources_1/new/mux2.v ../../../../xiPU.srcs/sources_1/new/mux4.v ../../../../xiPU.srcs/sources_1/new/mux5bit.v ../../../../xiPU.srcs/sources_1/new/npc.v ../../../../xiPU.srcs/sources_1/new/pc.v ../../../../xiPU.srcs/sources_1/new/pcPlusData.v ../../../../xiPU.srcs/sources_1/new/pclkDiv.v ../../../../xiPU.srcs/sources_1/new/ram.v ../../../../xiPU.srcs/sources_1/new/regfile.v ../../../../xiPU.srcs/sources_1/new/sccomp_dataflow.v ../../../../xiPU.srcs/sim_1/new/cpu_tb.v 
# -- Skipping module iram
# -- Skipping module alu
# -- Skipping module clkDivider
# -- Compiling module control
# -- Skipping module cpu
# -- Skipping module decoder
# -- Skipping module extend
# -- Skipping module mux2
# -- Skipping module mux4
# -- Skipping module mux5bit
# -- Skipping module npc
# -- Skipping module pc
# -- Skipping module pcPlusData
# -- Skipping module pclkDiv
# -- Compiling module ram
# -- Compiling module regfile
# -- Skipping module sccomp_dataflow
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 21:53:01 on Apr 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:53:01 on Apr 21,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:53:01 on Apr 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
