{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609992282269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609992282277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 06 20:04:42 2021 " "Processing started: Wed Jan 06 20:04:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609992282277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992282277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NTT_CPU -c NTT_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off NTT_CPU -c NTT_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992282277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609992282840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609992282841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/ROM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.v 1 1 " "Found 1 design units, including 1 entities, in source file reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset " "Found entity 1: Reset" {  } { { "Reset.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/Reset.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/Memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hack.v 1 1 " "Found 1 design units, including 1 entities, in source file hack.v" { { "Info" "ISGN_ENTITY_NAME" "1 NTT_hack " "Found entity 1: NTT_hack" {  } { { "Hack.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/Hack.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ntt_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file ntt_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NTT_CPU " "Found entity 1: NTT_CPU" {  } { { "NTT_CPU.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/NTT_CPU.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or8way.v 1 1 " "Found 1 design units, including 1 entities, in source file or8way.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "Or8Way.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/Or8Way.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not16.v 1 1 " "Found 1 design units, including 1 entities, in source file not16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "Not16.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/Not16.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "Mux16.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/Mux16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 NTT_Mux " "Found entity 1: NTT_Mux" {  } { { "Mux.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/Mux.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/HalfAdder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/FullAdder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and16.v 1 1 " "Found 1 design units, including 1 entities, in source file and16.v" { { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "And16.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/And16.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NTT_ALU " "Found entity 1: NTT_ALU" {  } { { "ALU.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/ALU.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16.v 1 1 " "Found 1 design units, including 1 entities, in source file add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "Add16.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/Add16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor.v 1 1 " "Found 1 design units, including 1 entities, in source file xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 NTT_Xor " "Found entity 1: NTT_Xor" {  } { { "Xor.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/Xor.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or.v 1 1 " "Found 1 design units, including 1 entities, in source file or.v" { { "Info" "ISGN_ENTITY_NAME" "1 NTT_Or " "Found entity 1: NTT_Or" {  } { { "Or.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/Or.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not.v 1 1 " "Found 1 design units, including 1 entities, in source file not.v" { { "Info" "ISGN_ENTITY_NAME" "1 NTT_Not " "Found entity 1: NTT_Not" {  } { { "Not.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/Not.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand.v 1 1 " "Found 1 design units, including 1 entities, in source file nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 NTT_Nand " "Found entity 1: NTT_Nand" {  } { { "Nand.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/Nand.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.v 1 1 " "Found 1 design units, including 1 entities, in source file and.v" { { "Info" "ISGN_ENTITY_NAME" "1 NTT_And " "Found entity 1: NTT_And" {  } { { "And.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/And.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992293221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992293221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609992293281 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] DE10_LITE_Golden_Top.v(86) " "Output port \"LEDR\[9..8\]\" at DE10_LITE_Golden_Top.v(86) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609992293282 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NTT_hack NTT_hack:hack " "Elaborating entity \"NTT_hack\" for hierarchy \"NTT_hack:hack\"" {  } { { "DE10_LITE_Golden_Top.v" "hack" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset NTT_hack:hack\|Reset:Reset_0 " "Elaborating entity \"Reset\" for hierarchy \"NTT_hack:hack\|Reset:Reset_0\"" {  } { { "Hack.v" "Reset_0" { Text "F:/NandToTetris_FPGA/QuartusProject/Hack.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NTT_CPU NTT_hack:hack\|NTT_CPU:CPU_0 " "Elaborating entity \"NTT_CPU\" for hierarchy \"NTT_hack:hack\|NTT_CPU:CPU_0\"" {  } { { "Hack.v" "CPU_0" { Text "F:/NandToTetris_FPGA/QuartusProject/Hack.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 NTT_CPU.v(75) " "Verilog HDL assignment warning at NTT_CPU.v(75): truncated value with size 32 to match size of target (16)" {  } { { "NTT_CPU.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/NTT_CPU.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609992293286 "|DE10_LITE_Golden_Top|NTT_hack:hack|NTT_CPU:CPU_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NTT_ALU NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0 " "Elaborating entity \"NTT_ALU\" for hierarchy \"NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\"" {  } { { "NTT_CPU.v" "ALU_0" { Text "F:/NandToTetris_FPGA/QuartusProject/NTT_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16 NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Mux16:Mux16_0 " "Elaborating entity \"Mux16\" for hierarchy \"NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Mux16:Mux16_0\"" {  } { { "ALU.v" "Mux16_0" { Text "F:/NandToTetris_FPGA/QuartusProject/ALU.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NTT_Mux NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Mux16:Mux16_0\|NTT_Mux:Mux_0 " "Elaborating entity \"NTT_Mux\" for hierarchy \"NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Mux16:Mux16_0\|NTT_Mux:Mux_0\"" {  } { { "Mux16.v" "Mux_0" { Text "F:/NandToTetris_FPGA/QuartusProject/Mux16.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NTT_Nand NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Mux16:Mux16_0\|NTT_Mux:Mux_0\|NTT_Nand:not_1 " "Elaborating entity \"NTT_Nand\" for hierarchy \"NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Mux16:Mux16_0\|NTT_Mux:Mux_0\|NTT_Nand:not_1\"" {  } { { "Mux.v" "not_1" { Text "F:/NandToTetris_FPGA/QuartusProject/Mux.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not16 NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Not16:Not16_0 " "Elaborating entity \"Not16\" for hierarchy \"NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Not16:Not16_0\"" {  } { { "ALU.v" "Not16_0" { Text "F:/NandToTetris_FPGA/QuartusProject/ALU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16 NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Add16:Add16_0 " "Elaborating entity \"Add16\" for hierarchy \"NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Add16:Add16_0\"" {  } { { "ALU.v" "Add16_0" { Text "F:/NandToTetris_FPGA/QuartusProject/ALU.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Add16:Add16_0\|HalfAdder:HalfAdder_0 " "Elaborating entity \"HalfAdder\" for hierarchy \"NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Add16:Add16_0\|HalfAdder:HalfAdder_0\"" {  } { { "Add16.v" "HalfAdder_0" { Text "F:/NandToTetris_FPGA/QuartusProject/Add16.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Add16:Add16_0\|FullAdder:FullAdder_1 " "Elaborating entity \"FullAdder\" for hierarchy \"NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Add16:Add16_0\|FullAdder:FullAdder_1\"" {  } { { "Add16.v" "FullAdder_1" { Text "F:/NandToTetris_FPGA/QuartusProject/Add16.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NTT_Or NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Add16:Add16_0\|FullAdder:FullAdder_1\|NTT_Or:Or_1 " "Elaborating entity \"NTT_Or\" for hierarchy \"NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Add16:Add16_0\|FullAdder:FullAdder_1\|NTT_Or:Or_1\"" {  } { { "FullAdder.v" "Or_1" { Text "F:/NandToTetris_FPGA/QuartusProject/FullAdder.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And16 NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|And16:Add16_1 " "Elaborating entity \"And16\" for hierarchy \"NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|And16:Add16_1\"" {  } { { "ALU.v" "Add16_1" { Text "F:/NandToTetris_FPGA/QuartusProject/ALU.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NTT_And NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|And16:Add16_1\|NTT_And:And_0 " "Elaborating entity \"NTT_And\" for hierarchy \"NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|And16:Add16_1\|NTT_And:And_0\"" {  } { { "And16.v" "And_0" { Text "F:/NandToTetris_FPGA/QuartusProject/And16.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or8Way NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Or8Way:Or8Way_0 " "Elaborating entity \"Or8Way\" for hierarchy \"NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|Or8Way:Or8Way_0\"" {  } { { "ALU.v" "Or8Way_0" { Text "F:/NandToTetris_FPGA/QuartusProject/ALU.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NTT_Not NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|NTT_Not:Not_0 " "Elaborating entity \"NTT_Not\" for hierarchy \"NTT_hack:hack\|NTT_CPU:CPU_0\|NTT_ALU:ALU_0\|NTT_Not:Not_0\"" {  } { { "ALU.v" "Not_0" { Text "F:/NandToTetris_FPGA/QuartusProject/ALU.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM NTT_hack:hack\|ROM:ROM_0 " "Elaborating entity \"ROM\" for hierarchy \"NTT_hack:hack\|ROM:ROM_0\"" {  } { { "Hack.v" "ROM_0" { Text "F:/NandToTetris_FPGA/QuartusProject/Hack.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293775 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "25 0 1023 ROM.v(21) " "Verilog HDL warning at ROM.v(21): number of words (25) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "ROM.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/ROM.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1609992293780 "|DE10_LITE_Golden_Top|NTT_hack:hack|ROM:ROM_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "regROM.data_a 0 ROM.v(18) " "Net \"regROM.data_a\" at ROM.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/ROM.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609992293801 "|DE10_LITE_Golden_Top|NTT_hack:hack|ROM:ROM_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "regROM.waddr_a 0 ROM.v(18) " "Net \"regROM.waddr_a\" at ROM.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/ROM.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609992293801 "|DE10_LITE_Golden_Top|NTT_hack:hack|ROM:ROM_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "regROM.we_a 0 ROM.v(18) " "Net \"regROM.we_a\" at ROM.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/ROM.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609992293801 "|DE10_LITE_Golden_Top|NTT_hack:hack|ROM:ROM_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory NTT_hack:hack\|Memory:Memory_0 " "Elaborating entity \"Memory\" for hierarchy \"NTT_hack:hack\|Memory:Memory_0\"" {  } { { "Hack.v" "Memory_0" { Text "F:/NandToTetris_FPGA/QuartusProject/Hack.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992293813 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/NandToTetris_FPGA/QuartusProject/db/NTT_CPU.ram0_ROM_16bd8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/NandToTetris_FPGA/QuartusProject/db/NTT_CPU.ram0_ROM_16bd8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1609992294544 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "NTT_hack:hack\|Memory:Memory_0\|regRAM_rtl_0 " "Inferred RAM node \"NTT_hack:hack\|Memory:Memory_0\|regRAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1609992294558 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NTT_hack:hack\|ROM:ROM_0\|regROM " "RAM logic \"NTT_hack:hack\|ROM:ROM_0\|regROM\" is uninferred because MIF is not supported for the selected family" {  } { { "ROM.v" "regROM" { Text "F:/NandToTetris_FPGA/QuartusProject/ROM.v" 18 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1609992294559 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1609992294559 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/NandToTetris_FPGA/QuartusProject/db/NTT_CPU.ram0_ROM_16bd8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/NandToTetris_FPGA/QuartusProject/db/NTT_CPU.ram0_ROM_16bd8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1609992294565 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NTT_hack:hack\|Memory:Memory_0\|regRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NTT_hack:hack\|Memory:Memory_0\|regRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609992294829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609992294829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609992294829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609992294829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609992294829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609992294829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609992294829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609992294829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609992294829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609992294829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609992294829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609992294829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609992294829 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609992294829 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609992294829 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609992294829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NTT_hack:hack\|Memory:Memory_0\|altsyncram:regRAM_rtl_0 " "Elaborated megafunction instantiation \"NTT_hack:hack\|Memory:Memory_0\|altsyncram:regRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992294896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NTT_hack:hack\|Memory:Memory_0\|altsyncram:regRAM_rtl_0 " "Instantiated megafunction \"NTT_hack:hack\|Memory:Memory_0\|altsyncram:regRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609992294897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609992294897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609992294897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609992294897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609992294897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609992294897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609992294897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609992294897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609992294897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609992294897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609992294897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609992294897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609992294897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609992294897 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609992294897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_81c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_81c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_81c1 " "Found entity 1: altsyncram_81c1" {  } { { "db/altsyncram_81c1.tdf" "" { Text "F:/NandToTetris_FPGA/QuartusProject/db/altsyncram_81c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609992294951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992294951 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609992295190 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1609992295190 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609992295398 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "F:/NandToTetris_FPGA/QuartusProject/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609992295398 "|DE10_LITE_Golden_Top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1609992295398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609992295465 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609992296138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609992296444 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609992296444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "349 " "Implemented 349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609992296557 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609992296557 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1609992296557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "303 " "Implemented 303 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609992296557 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1609992296557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609992296557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609992296607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 06 20:04:56 2021 " "Processing ended: Wed Jan 06 20:04:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609992296607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609992296607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609992296607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609992296607 ""}
