HelpInfo,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\mbin\assistant
Implementation;Synthesis;RootName:m2s010_som
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(94);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/94||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(95);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/95||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(96);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/96||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:RCOSC_25_50MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(97);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/97||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process||m2s010_som.srr(99);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/99||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process||m2s010_som.srr(100);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/100||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process||m2s010_som.srr(101);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/101||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process||m2s010_som.srr(102);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/102||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process||m2s010_som.srr(103);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/103||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process||m2s010_som.srr(104);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/104||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process||m2s010_som.srr(105);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/105||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process||m2s010_som.srr(106);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/106||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process||m2s010_som.srr(107);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/107||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process||m2s010_som.srr(108);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/108||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process||m2s010_som.srr(109);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/109||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process||m2s010_som.srr(110);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/110||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process||m2s010_som.srr(111);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/111||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process||m2s010_som.srr(112);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/112||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process||m2s010_som.srr(113);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/113||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CD638 ||@W:Signal sdif0_perst_n_int is undriven ||m2s010_som.srr(114);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/114||coreresetp.vhd(307);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/307
Implementation;Synthesis|| CD638 ||@W:Signal sdif1_perst_n_int is undriven ||m2s010_som.srr(115);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/115||coreresetp.vhd(308);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/308
Implementation;Synthesis|| CD638 ||@W:Signal sdif2_perst_n_int is undriven ||m2s010_som.srr(116);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/116||coreresetp.vhd(309);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/309
Implementation;Synthesis|| CD638 ||@W:Signal sdif3_perst_n_int is undriven ||m2s010_som.srr(117);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/117||coreresetp.vhd(310);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/310
Implementation;Synthesis|| CD638 ||@W:Signal fpll_lock_int is undriven ||m2s010_som.srr(118);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/118||coreresetp.vhd(391);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/391
Implementation;Synthesis|| CD638 ||@W:Signal sdif0_spll_lock_int is undriven ||m2s010_som.srr(119);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/119||coreresetp.vhd(392);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/392
Implementation;Synthesis|| CD638 ||@W:Signal sdif1_spll_lock_int is undriven ||m2s010_som.srr(120);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/120||coreresetp.vhd(393);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/393
Implementation;Synthesis|| CD638 ||@W:Signal sdif2_spll_lock_int is undriven ||m2s010_som.srr(121);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/121||coreresetp.vhd(394);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/394
Implementation;Synthesis|| CD638 ||@W:Signal sdif3_spll_lock_int is undriven ||m2s010_som.srr(122);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/122||coreresetp.vhd(395);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/395
Implementation;Synthesis|| CL240 ||@W:SDIF3_SPLL_LOCK_int is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(124);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/124||coreresetp.vhd(395);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/395
Implementation;Synthesis|| CL240 ||@W:SDIF2_SPLL_LOCK_int is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(125);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/125||coreresetp.vhd(394);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/394
Implementation;Synthesis|| CL240 ||@W:SDIF1_SPLL_LOCK_int is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(126);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/126||coreresetp.vhd(393);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/393
Implementation;Synthesis|| CL240 ||@W:SDIF0_SPLL_LOCK_int is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(127);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/127||coreresetp.vhd(392);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/392
Implementation;Synthesis|| CL240 ||@W:FPLL_LOCK_int is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(128);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/128||coreresetp.vhd(391);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/391
Implementation;Synthesis|| CL240 ||@W:SDIF3_PERST_N_int is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(129);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/129||coreresetp.vhd(310);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/310
Implementation;Synthesis|| CL240 ||@W:SDIF2_PERST_N_int is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(130);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/130||coreresetp.vhd(309);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/309
Implementation;Synthesis|| CL240 ||@W:SDIF1_PERST_N_int is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(131);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/131||coreresetp.vhd(308);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/308
Implementation;Synthesis|| CL240 ||@W:SDIF0_PERST_N_int is not assigned a value (floating) -- simulation mismatch possible. ||m2s010_som.srr(132);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/132||coreresetp.vhd(307);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/307
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||m2s010_som.srr(145);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/145||coreapb3.vhd(665);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/665
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process||m2s010_som.srr(146);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/146||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven ||m2s010_som.srr(147);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/147||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list - assuming completeness||m2s010_som.srr(176);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/176||ManchesDecoder_Adapter.vhd(205);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\hdl\ManchesDecoder_Adapter.vhd'/linenumber/205
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list||m2s010_som.srr(177);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\synthesis\synthesis_1\m2s010_som.srr'/linenumber/177||ManchesDecoder_Adapter.vhd(209);liberoaction://cross_probe/hdl/file/'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_d_TxCol\hdl\ManchesDecoder_Adapter.vhd'/linenumber/209
Implementation;Synthesis||(null)||Please refer to the log file for details about 746 Warning(s)||m2s010_som.srr;liberoaction://open_report/file/m2s010_som.srr||(null);(null)
Implementation;Compile;RootName:m2s010_som
Implementation;Compile||(null)||Please refer to the log file for details about 2 Warning(s) , 7 Info(s)||m2s010_som_compile_log.log;liberoaction://open_report/file/m2s010_som_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:m2s010_som
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||m2s010_som_layout_log.log;liberoaction://open_report/file/m2s010_som_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||m2s010_som_generateBitstream.log;liberoaction://open_report/file/m2s010_som_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:m2s010_som
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 2 Warning(s)||m2s010_som_PROGRAM.log;liberoaction://open_report/file/m2s010_som_PROGRAM.log||(null);(null)
