#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar  8 11:35:28 2019
# Process ID: 9936
# Current directory: E:/FPGA_projects/TOF_4Ports
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14568 E:\FPGA_projects\TOF_4Ports\TOF_4Ports.xpr
# Log file: E:/FPGA_projects/TOF_4Ports/vivado.log
# Journal file: E:/FPGA_projects/TOF_4Ports\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA_projects/TOF_4Ports/TOF_4Ports.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/FPGA_projects/TOF_4Ports/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 904.199 ; gain = 325.031
launch_sdk -workspace E:/FPGA_projects/TOF_4Ports/TOF_4Ports.sdk -hwspec E:/FPGA_projects/TOF_4Ports/TOF_4Ports.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/FPGA_projects/TOF_4Ports/TOF_4Ports.sdk -hwspec E:/FPGA_projects/TOF_4Ports/TOF_4Ports.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_compile_order -fileset sources_1
file copy -force E:/FPGA_projects/TOF_4Ports/TOF_4Ports.runs/impl_1/design_1_wrapper.sysdef E:/FPGA_projects/TOF_4Ports/TOF_4Ports.sdk/design_1_wrapper.hdf

close_project
open_project {E:/FPGA_projects/TOF_4Ports _2019_01_25/TOF_4Ports.xpr}
INFO: [Project 1-313] Project file moved from 'E:/FPGA_projects/TOF_4Ports' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/FPGA_projects/TOF_4Ports _2019_01_25/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj', nor could it be found using path 'E:/FPGA_projects/TOF_4Ports/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/board.prj'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1535.492 ; gain = 0.000
update_compile_order -fileset sources_1
file copy -force {E:/FPGA_projects/TOF_4Ports _2019_01_25/TOF_4Ports.runs/impl_1/design_1_wrapper.sysdef} {E:/FPGA_projects/TOF_4Ports _2019_01_25/TOF_4Ports.sdk/design_1_wrapper.hdf}

launch_sdk -workspace {E:/FPGA_projects/TOF_4Ports _2019_01_25/TOF_4Ports.sdk} -hwspec {E:/FPGA_projects/TOF_4Ports _2019_01_25/TOF_4Ports.sdk/design_1_wrapper.hdf}
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/FPGA_projects/TOF_4Ports _2019_01_25/TOF_4Ports.sdk -hwspec E:/FPGA_projects/TOF_4Ports _2019_01_25/TOF_4Ports.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {E:/FPGA_projects/TOF_4Ports _2019_01_25/TOF_4Ports.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_1
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_2
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_3
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_pin3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_10
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_pin0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_8
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_pin1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_pin2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_9
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_11
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_uC_FPGA_communication
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_memAddr
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding cell -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_80M
Adding cell -- xilinx.com:ip:axi_ethernetlite:3.0 - axi_ethernetlite_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_eventCounter0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_eventCounter2
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_eventCounter3
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_eventCounter1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Adding cell -- xilinx.com:module_ref:syncPulseCounter:1.0 - syncPulseCounter_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /syncPulseCounter_0/clk0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /syncPulseCounter_0/clk1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out3(clk) and /syncPulseCounter_0/clk2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out4(clk) and /syncPulseCounter_0/clk3(undef)
Successfully read diagram <design_1> from BD file <E:/FPGA_projects/TOF_4Ports _2019_01_25/TOF_4Ports.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1818.039 ; gain = 0.000
