{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@190:216@HdlStmProcess", "  assign data_valid_a_trig = data_valid_a_r;\n  assign data_valid_b_trig = data_valid_b_r;\n\n  assign trigger_out_delayed = (trigger_delay_counter == 32'h0) ? 1 : 0;\n\n  always @(posedge clk) begin\n    if (trigger_delay == 0) begin\n      trigger_delay_counter <= 32'h0;\n    end else begin\n      if (data_valid_a_r == 1'b1) begin\n        triggered <= trigger_out_mixed | triggered;\n        if (trigger_delay_counter == 0) begin\n          trigger_delay_counter <= trigger_delay;\n          triggered <= 1'b0;\n        end else begin\n          if(triggered == 1'b1 || trigger_out_mixed == 1'b1) begin\n            trigger_delay_counter <= trigger_delay_counter - 1;\n          end\n        end\n      end\n    end\n  end\n\n  always @(posedge clk) begin\n    data_a_r <= data_a[14:0];\n    data_valid_a_r <= data_valid_a;\n    data_b_r <= data_b[14:0];\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[211, "  always @(posedge clk) begin\n"], [211, "    if (data_valid_a_r == 1'b1 && trigger_out_mixed == 1'b1) begin\n"], [211, "      up_triggered_set <= 1'b1;\n"], [211, "    end else if (up_triggered_reset == 1'b1) begin\n"], [211, "      up_triggered_set <= 1'b0;\n"], [211, "    end\n"], [211, "    up_triggered_reset_d1 <= up_triggered;\n"], [211, "    up_triggered_reset_d2 <= up_triggered_reset_d1;\n"], [211, "    up_triggered_reset    <= up_triggered_reset_d2;\n"], [211, "  end\n"], [211, "  always @(posedge up_clk) begin\n"], [211, "    up_triggered_d1 <= up_triggered_set;\n"], [211, "    up_triggered_d2 <= up_triggered_d1;\n"], [211, "    up_triggered    <= up_triggered_d2;\n"], [211, "  end\n"]]}}