Info: Generated by version: 23.2 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate M:\slw\AGF027_Project_8_12_master112811\sim\rom_65536x64_L3.ip --block-symbol-file --output-directory=M:\slw\AGF027_Project_8_12_master112811\sim\rom_65536x64_L3 --family="Agilex 7" --part=AGFB027R25A2I2V
: rom_65536x64_L3.rom_1port_0: Targeting device family: Agilex 7.
: rom_65536x64_L3.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
: rom_65536x64_L3.rom_1port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate M:\slw\AGF027_Project_8_12_master112811\sim\rom_65536x64_L3.ip --synthesis=VERILOG --output-directory=M:\slw\AGF027_Project_8_12_master112811\sim\rom_65536x64_L3 --family="Agilex 7" --part=AGFB027R25A2I2V
: rom_65536x64_L3.rom_1port_0: Targeting device family: Agilex 7.
: rom_65536x64_L3.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
: rom_65536x64_L3.rom_1port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: Skipping generation of rom_65536x64_L3: files already generated.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in rom_65536x64_L3. No files generated.
Info: Finished: Generate IP Core Documentation
