#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jul 30 16:14:49 2022
# Process ID: 21956
# Current directory: C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/7. Mux_2_way_3_bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10092 C:\Users\DELL\Desktop\Nanoprocessor Design Project Files\7. Mux_2_way_3_bit\Mux_2_way_3_bit.xpr
# Log file: C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/7. Mux_2_way_3_bit/vivado.log
# Journal file: C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/7. Mux_2_way_3_bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/7. Mux_2_way_3_bit/Mux_2_way_3_bit.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/01. Engineering UOM/2. Second Semester/3. CS1050 - Computer Organization and Digital Design/2. Labs/IPs/Mux_2_way_3_bit'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 888.375 ; gain = 141.715
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Mux_2_way_3_bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1006.215 ; gain = 107.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_3_bit' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/7. Mux_2_way_3_bit/Mux_2_way_3_bit.srcs/sources_1/new/Mux_2_way_3_bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/7. Mux_2_way_3_bit/Mux_2_way_3_bit.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_0' of component 'Mux_2_to_1' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/7. Mux_2_way_3_bit/Mux_2_way_3_bit.srcs/sources_1/new/Mux_2_way_3_bit.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/7. Mux_2_way_3_bit/Mux_2_way_3_bit.srcs/sources_1/new/Mux_2_to_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1' (1#1) [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/7. Mux_2_way_3_bit/Mux_2_way_3_bit.srcs/sources_1/new/Mux_2_to_1.vhd:40]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/7. Mux_2_way_3_bit/Mux_2_way_3_bit.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_1' of component 'Mux_2_to_1' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/7. Mux_2_way_3_bit/Mux_2_way_3_bit.srcs/sources_1/new/Mux_2_way_3_bit.vhd:59]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/7. Mux_2_way_3_bit/Mux_2_way_3_bit.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_2' of component 'Mux_2_to_1' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/7. Mux_2_way_3_bit/Mux_2_way_3_bit.srcs/sources_1/new/Mux_2_way_3_bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_3_bit' (2#1) [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/7. Mux_2_way_3_bit/Mux_2_way_3_bit.srcs/sources_1/new/Mux_2_way_3_bit.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1037.680 ; gain = 139.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1037.680 ; gain = 139.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1037.680 ; gain = 139.449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1376.332 ; gain = 478.102
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1376.332 ; gain = 478.102
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 30 16:16:02 2022...
