///Register `TIM12_CCMR1_output` reader
pub struct R(crate::R<TIM12_CCMR1_OUTPUT_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<TIM12_CCMR1_OUTPUT_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<TIM12_CCMR1_OUTPUT_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<TIM12_CCMR1_OUTPUT_SPEC>) -> Self {
        R(reader)
    }
}
///Register `TIM12_CCMR1_output` writer
pub struct W(crate::W<TIM12_CCMR1_OUTPUT_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<TIM12_CCMR1_OUTPUT_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<TIM12_CCMR1_OUTPUT_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<TIM12_CCMR1_OUTPUT_SPEC>) -> Self {
        W(writer)
    }
}
///Field `CC1S` reader - CC1S
pub type CC1S_R = crate::FieldReader<u8, u8>;
///Field `CC1S` writer - CC1S
pub type CC1S_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, TIM12_CCMR1_OUTPUT_SPEC, u8, u8, 2, O>;
///Field `OC1FE` reader - OC1FE
pub type OC1FE_R = crate::BitReader<bool>;
///Field `OC1FE` writer - OC1FE
pub type OC1FE_W<'a, const O: u8> = crate::BitWriter<'a, u32, TIM12_CCMR1_OUTPUT_SPEC, bool, O>;
///Field `OC1PE` reader - OC1FE
pub type OC1PE_R = crate::BitReader<bool>;
///Field `OC1PE` writer - OC1FE
pub type OC1PE_W<'a, const O: u8> = crate::BitWriter<'a, u32, TIM12_CCMR1_OUTPUT_SPEC, bool, O>;
///Field `OC1M` reader - OC1M
pub type OC1M_R = crate::FieldReader<u8, u8>;
///Field `OC1M` writer - OC1M
pub type OC1M_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, TIM12_CCMR1_OUTPUT_SPEC, u8, u8, 3, O>;
///Field `CC2S` reader - CC2S
pub type CC2S_R = crate::FieldReader<u8, u8>;
///Field `CC2S` writer - CC2S
pub type CC2S_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, TIM12_CCMR1_OUTPUT_SPEC, u8, u8, 2, O>;
///Field `OC2FE` reader - OC2FE
pub type OC2FE_R = crate::BitReader<bool>;
///Field `OC2FE` writer - OC2FE
pub type OC2FE_W<'a, const O: u8> = crate::BitWriter<'a, u32, TIM12_CCMR1_OUTPUT_SPEC, bool, O>;
///Field `OC2PE` reader - OC2PE
pub type OC2PE_R = crate::BitReader<bool>;
///Field `OC2PE` writer - OC2PE
pub type OC2PE_W<'a, const O: u8> = crate::BitWriter<'a, u32, TIM12_CCMR1_OUTPUT_SPEC, bool, O>;
///Field `OC2M` reader - OC2M
pub type OC2M_R = crate::FieldReader<u8, u8>;
///Field `OC2M` writer - OC2M
pub type OC2M_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, TIM12_CCMR1_OUTPUT_SPEC, u8, u8, 3, O>;
///Field `OC1M_3` reader - OC1M_3
pub type OC1M_3_R = crate::BitReader<bool>;
///Field `OC1M_3` writer - OC1M_3
pub type OC1M_3_W<'a, const O: u8> = crate::BitWriter<'a, u32, TIM12_CCMR1_OUTPUT_SPEC, bool, O>;
///Field `OC2M_3` reader - OC2M_3
pub type OC2M_3_R = crate::BitReader<bool>;
///Field `OC2M_3` writer - OC2M_3
pub type OC2M_3_W<'a, const O: u8> = crate::BitWriter<'a, u32, TIM12_CCMR1_OUTPUT_SPEC, bool, O>;
impl R {
    ///Bits 0:1 - CC1S
    #[inline(always)]
    pub fn cc1s(&self) -> CC1S_R {
        CC1S_R::new((self.bits & 3) as u8)
    }
    ///Bit 2 - OC1FE
    #[inline(always)]
    pub fn oc1fe(&self) -> OC1FE_R {
        OC1FE_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - OC1FE
    #[inline(always)]
    pub fn oc1pe(&self) -> OC1PE_R {
        OC1PE_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bits 4:6 - OC1M
    #[inline(always)]
    pub fn oc1m(&self) -> OC1M_R {
        OC1M_R::new(((self.bits >> 4) & 7) as u8)
    }
    ///Bits 8:9 - CC2S
    #[inline(always)]
    pub fn cc2s(&self) -> CC2S_R {
        CC2S_R::new(((self.bits >> 8) & 3) as u8)
    }
    ///Bit 10 - OC2FE
    #[inline(always)]
    pub fn oc2fe(&self) -> OC2FE_R {
        OC2FE_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - OC2PE
    #[inline(always)]
    pub fn oc2pe(&self) -> OC2PE_R {
        OC2PE_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bits 12:14 - OC2M
    #[inline(always)]
    pub fn oc2m(&self) -> OC2M_R {
        OC2M_R::new(((self.bits >> 12) & 7) as u8)
    }
    ///Bit 16 - OC1M_3
    #[inline(always)]
    pub fn oc1m_3(&self) -> OC1M_3_R {
        OC1M_3_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 24 - OC2M_3
    #[inline(always)]
    pub fn oc2m_3(&self) -> OC2M_3_R {
        OC2M_3_R::new(((self.bits >> 24) & 1) != 0)
    }
}
impl W {
    ///Bits 0:1 - CC1S
    #[inline(always)]
    #[must_use]
    pub fn cc1s(&mut self) -> CC1S_W<0> {
        CC1S_W::new(self)
    }
    ///Bit 2 - OC1FE
    #[inline(always)]
    #[must_use]
    pub fn oc1fe(&mut self) -> OC1FE_W<2> {
        OC1FE_W::new(self)
    }
    ///Bit 3 - OC1FE
    #[inline(always)]
    #[must_use]
    pub fn oc1pe(&mut self) -> OC1PE_W<3> {
        OC1PE_W::new(self)
    }
    ///Bits 4:6 - OC1M
    #[inline(always)]
    #[must_use]
    pub fn oc1m(&mut self) -> OC1M_W<4> {
        OC1M_W::new(self)
    }
    ///Bits 8:9 - CC2S
    #[inline(always)]
    #[must_use]
    pub fn cc2s(&mut self) -> CC2S_W<8> {
        CC2S_W::new(self)
    }
    ///Bit 10 - OC2FE
    #[inline(always)]
    #[must_use]
    pub fn oc2fe(&mut self) -> OC2FE_W<10> {
        OC2FE_W::new(self)
    }
    ///Bit 11 - OC2PE
    #[inline(always)]
    #[must_use]
    pub fn oc2pe(&mut self) -> OC2PE_W<11> {
        OC2PE_W::new(self)
    }
    ///Bits 12:14 - OC2M
    #[inline(always)]
    #[must_use]
    pub fn oc2m(&mut self) -> OC2M_W<12> {
        OC2M_W::new(self)
    }
    ///Bit 16 - OC1M_3
    #[inline(always)]
    #[must_use]
    pub fn oc1m_3(&mut self) -> OC1M_3_W<16> {
        OC1M_3_W::new(self)
    }
    ///Bit 24 - OC2M_3
    #[inline(always)]
    #[must_use]
    pub fn oc2m_3(&mut self) -> OC2M_3_W<24> {
        OC2M_3_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///TIM12 capture/compare mode register 1
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [tim12_ccmr1_output](index.html) module
pub struct TIM12_CCMR1_OUTPUT_SPEC;
impl crate::RegisterSpec for TIM12_CCMR1_OUTPUT_SPEC {
    type Ux = u32;
}
///`read()` method returns [tim12_ccmr1_output::R](R) reader structure
impl crate::Readable for TIM12_CCMR1_OUTPUT_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [tim12_ccmr1_output::W](W) writer structure
impl crate::Writable for TIM12_CCMR1_OUTPUT_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets TIM12_CCMR1_output to value 0
impl crate::Resettable for TIM12_CCMR1_OUTPUT_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
