#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon May  7 11:19:22 2018
# Process ID: 16818
# Current directory: /alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.runs/impl_1/design_1_wrapper.vdi
# Journal file: /alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/alumnos/a903627/vivado/berry_25_04_2018/axi_stream_counter'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_ps7_0_50M_0' generated file not found '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_0_0' generated file not found '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_dma_0_0' generated file not found '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_0_0' generated file not found '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_1_0' generated file not found '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_gpio_1_0' generated file not found '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axis_data_fifo_0_1' generated file not found '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.910 ; gain = 48.617 ; free physical = 558 ; free virtual = 20654
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_first_demux_0_1/design_1_first_demux_0_1.dcp' for cell 'design_1_i/first_demux_0'
INFO: [Project 1-454] Reading design checkpoint '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.dcp' for cell 'design_1_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/constrs_1/new/const.xdc]
Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1581.137 ; gain = 361.227 ; free physical = 265 ; free virtual = 20361
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1671.152 ; gain = 89.031 ; free physical = 258 ; free virtual = 20355
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17749b4bf

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2131.645 ; gain = 0.000 ; free physical = 200 ; free virtual = 19996
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 199 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21559ddc9

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2131.645 ; gain = 0.000 ; free physical = 197 ; free virtual = 19993
INFO: [Opt 31-389] Phase Constant propagation created 58 cells and removed 128 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d1c701f0

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2131.645 ; gain = 0.000 ; free physical = 197 ; free virtual = 19993
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 188 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d1c701f0

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2131.645 ; gain = 0.000 ; free physical = 197 ; free virtual = 19993
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1d1c701f0

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2131.645 ; gain = 0.000 ; free physical = 197 ; free virtual = 19993
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2131.645 ; gain = 0.000 ; free physical = 197 ; free virtual = 19993
Ending Logic Optimization Task | Checksum: 1d1c701f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2131.645 ; gain = 0.000 ; free physical = 197 ; free virtual = 19993

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 33 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 33 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 238a87eb7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 352 ; free virtual = 19961
Ending Power Optimization Task | Checksum: 238a87eb7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2524.215 ; gain = 392.570 ; free physical = 362 ; free virtual = 19971
40 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.215 ; gain = 942.094 ; free physical = 362 ; free virtual = 19971
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 357 ; free virtual = 19968
INFO: [Common 17-1381] The checkpoint '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 352 ; free virtual = 19962
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 179cdf377

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 352 ; free virtual = 19962
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 356 ; free virtual = 19967

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 173a16e63

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 353 ; free virtual = 19963

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 124d578da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 344 ; free virtual = 19955

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 124d578da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 344 ; free virtual = 19955
Phase 1 Placer Initialization | Checksum: 124d578da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 344 ; free virtual = 19955

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16f06c2c0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 333 ; free virtual = 19943

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16f06c2c0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 333 ; free virtual = 19943

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ef4aafbd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 333 ; free virtual = 19944

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 998c7985

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 333 ; free virtual = 19944

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 140ea5be1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 333 ; free virtual = 19944

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 4cba85f5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 333 ; free virtual = 19944

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 127634c8a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 331 ; free virtual = 19941

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e457325a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 333 ; free virtual = 19943

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12618e6aa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 333 ; free virtual = 19943
Phase 3 Detail Placement | Checksum: 12618e6aa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 333 ; free virtual = 19943

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c19dccf2

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c19dccf2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 330 ; free virtual = 19940
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.372. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 151ba4a4d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 330 ; free virtual = 19940
Phase 4.1 Post Commit Optimization | Checksum: 151ba4a4d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 330 ; free virtual = 19940

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 151ba4a4d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 330 ; free virtual = 19940

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 151ba4a4d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 330 ; free virtual = 19941

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1eed802ac

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 330 ; free virtual = 19941
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1eed802ac

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 330 ; free virtual = 19941
Ending Placer Task | Checksum: 18fd2e780

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 335 ; free virtual = 19946
59 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 335 ; free virtual = 19946
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 326 ; free virtual = 19945
INFO: [Common 17-1381] The checkpoint '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 329 ; free virtual = 19942
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 333 ; free virtual = 19946
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 333 ; free virtual = 19946
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ac49d23f ConstDB: 0 ShapeSum: e3891541 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 135c2886f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 258 ; free virtual = 19871

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 135c2886f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 259 ; free virtual = 19872

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 135c2886f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 230 ; free virtual = 19843

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 135c2886f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 230 ; free virtual = 19843
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c0f3fe29

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 218 ; free virtual = 19831
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.430  | TNS=0.000  | WHS=-0.358 | THS=-105.802|

Phase 2 Router Initialization | Checksum: 21a3cf863

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 216 ; free virtual = 19829

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e253a725

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 217 ; free virtual = 19830

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 299
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.038  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22bbea2e7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 219 ; free virtual = 19832

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.050  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 28a1f8ba1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 219 ; free virtual = 19832
Phase 4 Rip-up And Reroute | Checksum: 28a1f8ba1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 219 ; free virtual = 19832

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 28a1f8ba1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 219 ; free virtual = 19832

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 28a1f8ba1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 219 ; free virtual = 19832
Phase 5 Delay and Skew Optimization | Checksum: 28a1f8ba1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 219 ; free virtual = 19832

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d800123e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 219 ; free virtual = 19832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.165  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 216d0a625

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 219 ; free virtual = 19832
Phase 6 Post Hold Fix | Checksum: 216d0a625

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 219 ; free virtual = 19832

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.44961 %
  Global Horizontal Routing Utilization  = 2.83042 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2495d6e34

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 219 ; free virtual = 19832

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2495d6e34

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 218 ; free virtual = 19831

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e1947294

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 218 ; free virtual = 19831

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.165  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e1947294

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 219 ; free virtual = 19832
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 251 ; free virtual = 19864

Routing Is Done.
72 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 251 ; free virtual = 19864
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2524.215 ; gain = 0.000 ; free physical = 238 ; free virtual = 19862
INFO: [Common 17-1381] The checkpoint '/alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /alumnos/a903627/vivado/berry_25_04_2018/berry_design/berry_design.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
79 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon May  7 11:20:42 2018...
