{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523025047894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523025047899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 18:30:47 2018 " "Processing started: Fri Apr 06 18:30:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523025047899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523025047899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523025047899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523025048363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523025048363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-structural " "Found design unit 1: clock-structural" {  } { { "clock.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/clock.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061657 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523025061657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-bhv " "Found design unit 1: clock_div-bhv" {  } { { "clock_div.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/clock_div.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061657 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/clock_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523025061657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-bhv " "Found design unit 1: display-bhv" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/display.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061657 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523025061657 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1523025061657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux1 " "Found design unit 1: mux-mux1" {  } { { "mux.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061657 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523025061657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-demux1 " "Found design unit 1: demux-demux1" {  } { { "demux.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/demux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061657 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/demux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523025061657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_sec-sec " "Found design unit 1: disp_sec-sec" {  } { { "disp_sec.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/disp_sec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061675 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_sec " "Found entity 1: disp_sec" {  } { { "disp_sec.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/disp_sec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523025061675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_min-min " "Found design unit 1: disp_min-min" {  } { { "disp_min.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/disp_min.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061678 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_min " "Found entity 1: disp_min" {  } { { "disp_min.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/disp_min.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523025061678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_hour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_hour-hour " "Found design unit 1: disp_hour-hour" {  } { { "disp_hour.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/disp_hour.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061682 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_hour " "Found entity 1: disp_hour" {  } { { "disp_hour.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/disp_hour.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523025061682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_gate-orgate " "Found design unit 1: or_gate-orgate" {  } { { "OR Gate.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/OR Gate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061687 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "OR Gate.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/OR Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523025061687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523025061687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523025061726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:u1 " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:u1\"" {  } { { "clock.vhd" "u1" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/clock.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523025061728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:u2 " "Elaborating entity \"mux\" for hierarchy \"mux:u2\"" {  } { { "clock.vhd" "u2" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/clock.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523025061730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:u3 " "Elaborating entity \"demux\" for hierarchy \"demux:u3\"" {  } { { "clock.vhd" "u3" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/clock.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523025062568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate or_gate:gate_sec " "Elaborating entity \"or_gate\" for hierarchy \"or_gate:gate_sec\"" {  } { { "clock.vhd" "gate_sec" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/clock.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523025062597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_sec disp_sec:u4 " "Elaborating entity \"disp_sec\" for hierarchy \"disp_sec:u4\"" {  } { { "clock.vhd" "u4" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/clock.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523025062602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_min disp_min:u5 " "Elaborating entity \"disp_min\" for hierarchy \"disp_min:u5\"" {  } { { "clock.vhd" "u5" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/clock.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523025062662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_hour disp_hour:u6 " "Elaborating entity \"disp_hour\" for hierarchy \"disp_hour:u6\"" {  } { { "clock.vhd" "u6" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/clock.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523025062702 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux:u2\|Selector0~0 " "Found clock multiplexer mux:u2\|Selector0~0" {  } { { "mux.vhd" "" { Text "C:/Users/paata/Documents/QuartusPrimeProjects/Projects/Clock 2/mux.vhd" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1523025063213 "|clock|mux:u2|Selector0~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1523025063213 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523025063708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523025064332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523025064332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "500 " "Implemented 500 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523025064459 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523025064459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "447 " "Implemented 447 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523025064459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523025064459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523025064507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 18:31:04 2018 " "Processing ended: Fri Apr 06 18:31:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523025064507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523025064507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523025064507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523025064507 ""}
