
BMS Tester - Cell Emulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c9d8  080001b0  080001b0  000011b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001534  0800cb88  0800cb88  0000db88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e0bc  0800e0bc  00010984  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e0bc  0800e0bc  0000f0bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e0c4  0800e0c4  00010984  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e0c4  0800e0c4  0000f0c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e0c8  0800e0c8  0000f0c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000984  20000000  0800e0cc  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010984  2**0
                  CONTENTS
 10 .bss          00001334  20000984  20000984  00010984  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001cb8  20001cb8  00010984  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010984  2**0
                  CONTENTS, READONLY
 13 .debug_info   0005a7f0  00000000  00000000  000109b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006361  00000000  00000000  0006b1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00004048  00000000  00000000  00071508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000030be  00000000  00000000  00075550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002945a  00000000  00000000  0007860e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002ed39  00000000  00000000  000a1a68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f89e6  00000000  00000000  000d07a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001c9187  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00011aac  00000000  00000000  001c91cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  001dac78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000984 	.word	0x20000984
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800cb70 	.word	0x0800cb70

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000988 	.word	0x20000988
 80001ec:	0800cb70 	.word	0x0800cb70

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	@ 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__aeabi_d2iz>:
 800098c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000990:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000994:	d215      	bcs.n	80009c2 <__aeabi_d2iz+0x36>
 8000996:	d511      	bpl.n	80009bc <__aeabi_d2iz+0x30>
 8000998:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800099c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009a0:	d912      	bls.n	80009c8 <__aeabi_d2iz+0x3c>
 80009a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009ae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009b2:	fa23 f002 	lsr.w	r0, r3, r2
 80009b6:	bf18      	it	ne
 80009b8:	4240      	negne	r0, r0
 80009ba:	4770      	bx	lr
 80009bc:	f04f 0000 	mov.w	r0, #0
 80009c0:	4770      	bx	lr
 80009c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009c6:	d105      	bne.n	80009d4 <__aeabi_d2iz+0x48>
 80009c8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009cc:	bf08      	it	eq
 80009ce:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009d2:	4770      	bx	lr
 80009d4:	f04f 0000 	mov.w	r0, #0
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <__aeabi_d2f>:
 80009dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009e0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009e4:	bf24      	itt	cs
 80009e6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ee:	d90d      	bls.n	8000a0c <__aeabi_d2f+0x30>
 80009f0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009f4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009f8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009fc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a04:	bf08      	it	eq
 8000a06:	f020 0001 	biceq.w	r0, r0, #1
 8000a0a:	4770      	bx	lr
 8000a0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a10:	d121      	bne.n	8000a56 <__aeabi_d2f+0x7a>
 8000a12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a16:	bfbc      	itt	lt
 8000a18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a1c:	4770      	bxlt	lr
 8000a1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a26:	f1c2 0218 	rsb	r2, r2, #24
 8000a2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a32:	fa20 f002 	lsr.w	r0, r0, r2
 8000a36:	bf18      	it	ne
 8000a38:	f040 0001 	orrne.w	r0, r0, #1
 8000a3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a48:	ea40 000c 	orr.w	r0, r0, ip
 8000a4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a54:	e7cc      	b.n	80009f0 <__aeabi_d2f+0x14>
 8000a56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a5a:	d107      	bne.n	8000a6c <__aeabi_d2f+0x90>
 8000a5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a60:	bf1e      	ittt	ne
 8000a62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a6a:	4770      	bxne	lr
 8000a6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_frsub>:
 8000a7c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a80:	e002      	b.n	8000a88 <__addsf3>
 8000a82:	bf00      	nop

08000a84 <__aeabi_fsub>:
 8000a84:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a88 <__addsf3>:
 8000a88:	0042      	lsls	r2, r0, #1
 8000a8a:	bf1f      	itttt	ne
 8000a8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a90:	ea92 0f03 	teqne	r2, r3
 8000a94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a9c:	d06a      	beq.n	8000b74 <__addsf3+0xec>
 8000a9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aa2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000aa6:	bfc1      	itttt	gt
 8000aa8:	18d2      	addgt	r2, r2, r3
 8000aaa:	4041      	eorgt	r1, r0
 8000aac:	4048      	eorgt	r0, r1
 8000aae:	4041      	eorgt	r1, r0
 8000ab0:	bfb8      	it	lt
 8000ab2:	425b      	neglt	r3, r3
 8000ab4:	2b19      	cmp	r3, #25
 8000ab6:	bf88      	it	hi
 8000ab8:	4770      	bxhi	lr
 8000aba:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000abe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ac6:	bf18      	it	ne
 8000ac8:	4240      	negne	r0, r0
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ace:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ad2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ad6:	bf18      	it	ne
 8000ad8:	4249      	negne	r1, r1
 8000ada:	ea92 0f03 	teq	r2, r3
 8000ade:	d03f      	beq.n	8000b60 <__addsf3+0xd8>
 8000ae0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ae4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ae8:	eb10 000c 	adds.w	r0, r0, ip
 8000aec:	f1c3 0320 	rsb	r3, r3, #32
 8000af0:	fa01 f103 	lsl.w	r1, r1, r3
 8000af4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000af8:	d502      	bpl.n	8000b00 <__addsf3+0x78>
 8000afa:	4249      	negs	r1, r1
 8000afc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b00:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b04:	d313      	bcc.n	8000b2e <__addsf3+0xa6>
 8000b06:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b0a:	d306      	bcc.n	8000b1a <__addsf3+0x92>
 8000b0c:	0840      	lsrs	r0, r0, #1
 8000b0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b12:	f102 0201 	add.w	r2, r2, #1
 8000b16:	2afe      	cmp	r2, #254	@ 0xfe
 8000b18:	d251      	bcs.n	8000bbe <__addsf3+0x136>
 8000b1a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b22:	bf08      	it	eq
 8000b24:	f020 0001 	biceq.w	r0, r0, #1
 8000b28:	ea40 0003 	orr.w	r0, r0, r3
 8000b2c:	4770      	bx	lr
 8000b2e:	0049      	lsls	r1, r1, #1
 8000b30:	eb40 0000 	adc.w	r0, r0, r0
 8000b34:	3a01      	subs	r2, #1
 8000b36:	bf28      	it	cs
 8000b38:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b3c:	d2ed      	bcs.n	8000b1a <__addsf3+0x92>
 8000b3e:	fab0 fc80 	clz	ip, r0
 8000b42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b46:	ebb2 020c 	subs.w	r2, r2, ip
 8000b4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b4e:	bfaa      	itet	ge
 8000b50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b54:	4252      	neglt	r2, r2
 8000b56:	4318      	orrge	r0, r3
 8000b58:	bfbc      	itt	lt
 8000b5a:	40d0      	lsrlt	r0, r2
 8000b5c:	4318      	orrlt	r0, r3
 8000b5e:	4770      	bx	lr
 8000b60:	f092 0f00 	teq	r2, #0
 8000b64:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b68:	bf06      	itte	eq
 8000b6a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	3201      	addeq	r2, #1
 8000b70:	3b01      	subne	r3, #1
 8000b72:	e7b5      	b.n	8000ae0 <__addsf3+0x58>
 8000b74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b7c:	bf18      	it	ne
 8000b7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b82:	d021      	beq.n	8000bc8 <__addsf3+0x140>
 8000b84:	ea92 0f03 	teq	r2, r3
 8000b88:	d004      	beq.n	8000b94 <__addsf3+0x10c>
 8000b8a:	f092 0f00 	teq	r2, #0
 8000b8e:	bf08      	it	eq
 8000b90:	4608      	moveq	r0, r1
 8000b92:	4770      	bx	lr
 8000b94:	ea90 0f01 	teq	r0, r1
 8000b98:	bf1c      	itt	ne
 8000b9a:	2000      	movne	r0, #0
 8000b9c:	4770      	bxne	lr
 8000b9e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ba2:	d104      	bne.n	8000bae <__addsf3+0x126>
 8000ba4:	0040      	lsls	r0, r0, #1
 8000ba6:	bf28      	it	cs
 8000ba8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bac:	4770      	bx	lr
 8000bae:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bb2:	bf3c      	itt	cc
 8000bb4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bb8:	4770      	bxcc	lr
 8000bba:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bbe:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bc2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bc6:	4770      	bx	lr
 8000bc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bcc:	bf16      	itet	ne
 8000bce:	4608      	movne	r0, r1
 8000bd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bd4:	4601      	movne	r1, r0
 8000bd6:	0242      	lsls	r2, r0, #9
 8000bd8:	bf06      	itte	eq
 8000bda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bde:	ea90 0f01 	teqeq	r0, r1
 8000be2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_ui2f>:
 8000be8:	f04f 0300 	mov.w	r3, #0
 8000bec:	e004      	b.n	8000bf8 <__aeabi_i2f+0x8>
 8000bee:	bf00      	nop

08000bf0 <__aeabi_i2f>:
 8000bf0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000bf4:	bf48      	it	mi
 8000bf6:	4240      	negmi	r0, r0
 8000bf8:	ea5f 0c00 	movs.w	ip, r0
 8000bfc:	bf08      	it	eq
 8000bfe:	4770      	bxeq	lr
 8000c00:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c04:	4601      	mov	r1, r0
 8000c06:	f04f 0000 	mov.w	r0, #0
 8000c0a:	e01c      	b.n	8000c46 <__aeabi_l2f+0x2a>

08000c0c <__aeabi_ul2f>:
 8000c0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c10:	bf08      	it	eq
 8000c12:	4770      	bxeq	lr
 8000c14:	f04f 0300 	mov.w	r3, #0
 8000c18:	e00a      	b.n	8000c30 <__aeabi_l2f+0x14>
 8000c1a:	bf00      	nop

08000c1c <__aeabi_l2f>:
 8000c1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c20:	bf08      	it	eq
 8000c22:	4770      	bxeq	lr
 8000c24:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c28:	d502      	bpl.n	8000c30 <__aeabi_l2f+0x14>
 8000c2a:	4240      	negs	r0, r0
 8000c2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c30:	ea5f 0c01 	movs.w	ip, r1
 8000c34:	bf02      	ittt	eq
 8000c36:	4684      	moveq	ip, r0
 8000c38:	4601      	moveq	r1, r0
 8000c3a:	2000      	moveq	r0, #0
 8000c3c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c40:	bf08      	it	eq
 8000c42:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c46:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c4a:	fabc f28c 	clz	r2, ip
 8000c4e:	3a08      	subs	r2, #8
 8000c50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c54:	db10      	blt.n	8000c78 <__aeabi_l2f+0x5c>
 8000c56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c60:	f1c2 0220 	rsb	r2, r2, #32
 8000c64:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c68:	fa20 f202 	lsr.w	r2, r0, r2
 8000c6c:	eb43 0002 	adc.w	r0, r3, r2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f102 0220 	add.w	r2, r2, #32
 8000c7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c88:	fa21 f202 	lsr.w	r2, r1, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c96:	4770      	bx	lr

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b988 	b.w	8000fc0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	468e      	mov	lr, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	4688      	mov	r8, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d962      	bls.n	8000da4 <__udivmoddi4+0xdc>
 8000cde:	fab2 f682 	clz	r6, r2
 8000ce2:	b14e      	cbz	r6, 8000cf8 <__udivmoddi4+0x30>
 8000ce4:	f1c6 0320 	rsb	r3, r6, #32
 8000ce8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cec:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf0:	40b7      	lsls	r7, r6
 8000cf2:	ea43 0808 	orr.w	r8, r3, r8
 8000cf6:	40b4      	lsls	r4, r6
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	fa1f fc87 	uxth.w	ip, r7
 8000d00:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d04:	0c23      	lsrs	r3, r4, #16
 8000d06:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d1c:	f080 80ea 	bcs.w	8000ef4 <__udivmoddi4+0x22c>
 8000d20:	429a      	cmp	r2, r3
 8000d22:	f240 80e7 	bls.w	8000ef4 <__udivmoddi4+0x22c>
 8000d26:	3902      	subs	r1, #2
 8000d28:	443b      	add	r3, r7
 8000d2a:	1a9a      	subs	r2, r3, r2
 8000d2c:	b2a3      	uxth	r3, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3e:	459c      	cmp	ip, r3
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x8e>
 8000d42:	18fb      	adds	r3, r7, r3
 8000d44:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d48:	f080 80d6 	bcs.w	8000ef8 <__udivmoddi4+0x230>
 8000d4c:	459c      	cmp	ip, r3
 8000d4e:	f240 80d3 	bls.w	8000ef8 <__udivmoddi4+0x230>
 8000d52:	443b      	add	r3, r7
 8000d54:	3802      	subs	r0, #2
 8000d56:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5a:	eba3 030c 	sub.w	r3, r3, ip
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11d      	cbz	r5, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40f3      	lsrs	r3, r6
 8000d64:	2200      	movs	r2, #0
 8000d66:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d905      	bls.n	8000d7e <__udivmoddi4+0xb6>
 8000d72:	b10d      	cbz	r5, 8000d78 <__udivmoddi4+0xb0>
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e7f5      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000d7e:	fab3 f183 	clz	r1, r3
 8000d82:	2900      	cmp	r1, #0
 8000d84:	d146      	bne.n	8000e14 <__udivmoddi4+0x14c>
 8000d86:	4573      	cmp	r3, lr
 8000d88:	d302      	bcc.n	8000d90 <__udivmoddi4+0xc8>
 8000d8a:	4282      	cmp	r2, r0
 8000d8c:	f200 8105 	bhi.w	8000f9a <__udivmoddi4+0x2d2>
 8000d90:	1a84      	subs	r4, r0, r2
 8000d92:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d96:	2001      	movs	r0, #1
 8000d98:	4690      	mov	r8, r2
 8000d9a:	2d00      	cmp	r5, #0
 8000d9c:	d0e5      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000d9e:	e9c5 4800 	strd	r4, r8, [r5]
 8000da2:	e7e2      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f000 8090 	beq.w	8000eca <__udivmoddi4+0x202>
 8000daa:	fab2 f682 	clz	r6, r2
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	f040 80a4 	bne.w	8000efc <__udivmoddi4+0x234>
 8000db4:	1a8a      	subs	r2, r1, r2
 8000db6:	0c03      	lsrs	r3, r0, #16
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	b280      	uxth	r0, r0
 8000dbe:	b2bc      	uxth	r4, r7
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dc6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dce:	fb04 f20c 	mul.w	r2, r4, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x11e>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x11c>
 8000dde:	429a      	cmp	r2, r3
 8000de0:	f200 80e0 	bhi.w	8000fa4 <__udivmoddi4+0x2dc>
 8000de4:	46c4      	mov	ip, r8
 8000de6:	1a9b      	subs	r3, r3, r2
 8000de8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dec:	fb0e 3312 	mls	r3, lr, r2, r3
 8000df0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000df4:	fb02 f404 	mul.w	r4, r2, r4
 8000df8:	429c      	cmp	r4, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x144>
 8000dfc:	18fb      	adds	r3, r7, r3
 8000dfe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x142>
 8000e04:	429c      	cmp	r4, r3
 8000e06:	f200 80ca 	bhi.w	8000f9e <__udivmoddi4+0x2d6>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	1b1b      	subs	r3, r3, r4
 8000e0e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e12:	e7a5      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e14:	f1c1 0620 	rsb	r6, r1, #32
 8000e18:	408b      	lsls	r3, r1
 8000e1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	fa0e f401 	lsl.w	r4, lr, r1
 8000e24:	fa20 f306 	lsr.w	r3, r0, r6
 8000e28:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e30:	4323      	orrs	r3, r4
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	fa1f fc87 	uxth.w	ip, r7
 8000e3a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e3e:	0c1c      	lsrs	r4, r3, #16
 8000e40:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e44:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e48:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e52:	d909      	bls.n	8000e68 <__udivmoddi4+0x1a0>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e5a:	f080 809c 	bcs.w	8000f96 <__udivmoddi4+0x2ce>
 8000e5e:	45a6      	cmp	lr, r4
 8000e60:	f240 8099 	bls.w	8000f96 <__udivmoddi4+0x2ce>
 8000e64:	3802      	subs	r0, #2
 8000e66:	443c      	add	r4, r7
 8000e68:	eba4 040e 	sub.w	r4, r4, lr
 8000e6c:	fa1f fe83 	uxth.w	lr, r3
 8000e70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e74:	fb09 4413 	mls	r4, r9, r3, r4
 8000e78:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e7c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e80:	45a4      	cmp	ip, r4
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x1ce>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e8a:	f080 8082 	bcs.w	8000f92 <__udivmoddi4+0x2ca>
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d97f      	bls.n	8000f92 <__udivmoddi4+0x2ca>
 8000e92:	3b02      	subs	r3, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e9a:	eba4 040c 	sub.w	r4, r4, ip
 8000e9e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ea2:	4564      	cmp	r4, ip
 8000ea4:	4673      	mov	r3, lr
 8000ea6:	46e1      	mov	r9, ip
 8000ea8:	d362      	bcc.n	8000f70 <__udivmoddi4+0x2a8>
 8000eaa:	d05f      	beq.n	8000f6c <__udivmoddi4+0x2a4>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x1fe>
 8000eae:	ebb8 0203 	subs.w	r2, r8, r3
 8000eb2:	eb64 0409 	sbc.w	r4, r4, r9
 8000eb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eba:	fa22 f301 	lsr.w	r3, r2, r1
 8000ebe:	431e      	orrs	r6, r3
 8000ec0:	40cc      	lsrs	r4, r1
 8000ec2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	e74f      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000eca:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ece:	0c01      	lsrs	r1, r0, #16
 8000ed0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ed4:	b280      	uxth	r0, r0
 8000ed6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eda:	463b      	mov	r3, r7
 8000edc:	4638      	mov	r0, r7
 8000ede:	463c      	mov	r4, r7
 8000ee0:	46b8      	mov	r8, r7
 8000ee2:	46be      	mov	lr, r7
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eea:	eba2 0208 	sub.w	r2, r2, r8
 8000eee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ef2:	e766      	b.n	8000dc2 <__udivmoddi4+0xfa>
 8000ef4:	4601      	mov	r1, r0
 8000ef6:	e718      	b.n	8000d2a <__udivmoddi4+0x62>
 8000ef8:	4610      	mov	r0, r2
 8000efa:	e72c      	b.n	8000d56 <__udivmoddi4+0x8e>
 8000efc:	f1c6 0220 	rsb	r2, r6, #32
 8000f00:	fa2e f302 	lsr.w	r3, lr, r2
 8000f04:	40b7      	lsls	r7, r6
 8000f06:	40b1      	lsls	r1, r6
 8000f08:	fa20 f202 	lsr.w	r2, r0, r2
 8000f0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f10:	430a      	orrs	r2, r1
 8000f12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f16:	b2bc      	uxth	r4, r7
 8000f18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f1c:	0c11      	lsrs	r1, r2, #16
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb08 f904 	mul.w	r9, r8, r4
 8000f26:	40b0      	lsls	r0, r6
 8000f28:	4589      	cmp	r9, r1
 8000f2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f2e:	b280      	uxth	r0, r0
 8000f30:	d93e      	bls.n	8000fb0 <__udivmoddi4+0x2e8>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f38:	d201      	bcs.n	8000f3e <__udivmoddi4+0x276>
 8000f3a:	4589      	cmp	r9, r1
 8000f3c:	d81f      	bhi.n	8000f7e <__udivmoddi4+0x2b6>
 8000f3e:	eba1 0109 	sub.w	r1, r1, r9
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fb09 f804 	mul.w	r8, r9, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	b292      	uxth	r2, r2
 8000f50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f54:	4542      	cmp	r2, r8
 8000f56:	d229      	bcs.n	8000fac <__udivmoddi4+0x2e4>
 8000f58:	18ba      	adds	r2, r7, r2
 8000f5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f5e:	d2c4      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f60:	4542      	cmp	r2, r8
 8000f62:	d2c2      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f64:	f1a9 0102 	sub.w	r1, r9, #2
 8000f68:	443a      	add	r2, r7
 8000f6a:	e7be      	b.n	8000eea <__udivmoddi4+0x222>
 8000f6c:	45f0      	cmp	r8, lr
 8000f6e:	d29d      	bcs.n	8000eac <__udivmoddi4+0x1e4>
 8000f70:	ebbe 0302 	subs.w	r3, lr, r2
 8000f74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f78:	3801      	subs	r0, #1
 8000f7a:	46e1      	mov	r9, ip
 8000f7c:	e796      	b.n	8000eac <__udivmoddi4+0x1e4>
 8000f7e:	eba7 0909 	sub.w	r9, r7, r9
 8000f82:	4449      	add	r1, r9
 8000f84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8c:	fb09 f804 	mul.w	r8, r9, r4
 8000f90:	e7db      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f92:	4673      	mov	r3, lr
 8000f94:	e77f      	b.n	8000e96 <__udivmoddi4+0x1ce>
 8000f96:	4650      	mov	r0, sl
 8000f98:	e766      	b.n	8000e68 <__udivmoddi4+0x1a0>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e6fd      	b.n	8000d9a <__udivmoddi4+0xd2>
 8000f9e:	443b      	add	r3, r7
 8000fa0:	3a02      	subs	r2, #2
 8000fa2:	e733      	b.n	8000e0c <__udivmoddi4+0x144>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	443b      	add	r3, r7
 8000faa:	e71c      	b.n	8000de6 <__udivmoddi4+0x11e>
 8000fac:	4649      	mov	r1, r9
 8000fae:	e79c      	b.n	8000eea <__udivmoddi4+0x222>
 8000fb0:	eba1 0109 	sub.w	r1, r1, r9
 8000fb4:	46c4      	mov	ip, r8
 8000fb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fba:	fb09 f804 	mul.w	r8, r9, r4
 8000fbe:	e7c4      	b.n	8000f4a <__udivmoddi4+0x282>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <LED_Init>:
};

GPIO_PinState cell_led_states[NUM_CELL_LEDS];

// Initialize all LEDs (set to OFF)
void LED_Init(void) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0

    for (uint8_t i = 0; i < NUM_LEDS; i++) {
 8000fca:	2300      	movs	r3, #0
 8000fcc:	73fb      	strb	r3, [r7, #15]
 8000fce:	e00f      	b.n	8000ff0 <LED_Init+0x2c>
        HAL_GPIO_WritePin(leds[i].port, leds[i].pin, GPIO_PIN_RESET);
 8000fd0:	7bfb      	ldrb	r3, [r7, #15]
 8000fd2:	4a33      	ldr	r2, [pc, #204]	@ (80010a0 <LED_Init+0xdc>)
 8000fd4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000fd8:	7bfb      	ldrb	r3, [r7, #15]
 8000fda:	4a31      	ldr	r2, [pc, #196]	@ (80010a0 <LED_Init+0xdc>)
 8000fdc:	00db      	lsls	r3, r3, #3
 8000fde:	4413      	add	r3, r2
 8000fe0:	889b      	ldrh	r3, [r3, #4]
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f007 fff9 	bl	8008fdc <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_LEDS; i++) {
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	3301      	adds	r3, #1
 8000fee:	73fb      	strb	r3, [r7, #15]
 8000ff0:	7bfb      	ldrb	r3, [r7, #15]
 8000ff2:	2b09      	cmp	r3, #9
 8000ff4:	d9ec      	bls.n	8000fd0 <LED_Init+0xc>
    }

    for (uint8_t i = 0; i < NUM_COMM_LEDS; i++) {
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	73bb      	strb	r3, [r7, #14]
 8000ffa:	e00f      	b.n	800101c <LED_Init+0x58>
        HAL_GPIO_WritePin(comm_leds[i].port, comm_leds[i].pin, GPIO_PIN_RESET);
 8000ffc:	7bbb      	ldrb	r3, [r7, #14]
 8000ffe:	4a29      	ldr	r2, [pc, #164]	@ (80010a4 <LED_Init+0xe0>)
 8001000:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001004:	7bbb      	ldrb	r3, [r7, #14]
 8001006:	4a27      	ldr	r2, [pc, #156]	@ (80010a4 <LED_Init+0xe0>)
 8001008:	00db      	lsls	r3, r3, #3
 800100a:	4413      	add	r3, r2
 800100c:	889b      	ldrh	r3, [r3, #4]
 800100e:	2200      	movs	r2, #0
 8001010:	4619      	mov	r1, r3
 8001012:	f007 ffe3 	bl	8008fdc <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_COMM_LEDS; i++) {
 8001016:	7bbb      	ldrb	r3, [r7, #14]
 8001018:	3301      	adds	r3, #1
 800101a:	73bb      	strb	r3, [r7, #14]
 800101c:	7bbb      	ldrb	r3, [r7, #14]
 800101e:	2b03      	cmp	r3, #3
 8001020:	d9ec      	bls.n	8000ffc <LED_Init+0x38>
    }

    for (uint8_t i = 0; i < NUM_TEMP_LEDS; i++) {
 8001022:	2300      	movs	r3, #0
 8001024:	737b      	strb	r3, [r7, #13]
 8001026:	e00f      	b.n	8001048 <LED_Init+0x84>
        HAL_GPIO_WritePin(temp_leds[i].port, temp_leds[i].pin, GPIO_PIN_SET); // Active low
 8001028:	7b7b      	ldrb	r3, [r7, #13]
 800102a:	4a1f      	ldr	r2, [pc, #124]	@ (80010a8 <LED_Init+0xe4>)
 800102c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001030:	7b7b      	ldrb	r3, [r7, #13]
 8001032:	4a1d      	ldr	r2, [pc, #116]	@ (80010a8 <LED_Init+0xe4>)
 8001034:	00db      	lsls	r3, r3, #3
 8001036:	4413      	add	r3, r2
 8001038:	889b      	ldrh	r3, [r3, #4]
 800103a:	2201      	movs	r2, #1
 800103c:	4619      	mov	r1, r3
 800103e:	f007 ffcd 	bl	8008fdc <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_TEMP_LEDS; i++) {
 8001042:	7b7b      	ldrb	r3, [r7, #13]
 8001044:	3301      	adds	r3, #1
 8001046:	737b      	strb	r3, [r7, #13]
 8001048:	7b7b      	ldrb	r3, [r7, #13]
 800104a:	2b05      	cmp	r3, #5
 800104c:	d9ec      	bls.n	8001028 <LED_Init+0x64>
    }

    // Initialize cell LED states and set hardware LEDs to OFF
    for (uint8_t i = 0; i < NUM_CELL_LEDS; i++) {
 800104e:	2300      	movs	r3, #0
 8001050:	733b      	strb	r3, [r7, #12]
 8001052:	e01d      	b.n	8001090 <LED_Init+0xcc>
        cell_led_states[i] = GPIO_PIN_SET; // Assume LEDs are off (active-low logic)
 8001054:	7b3b      	ldrb	r3, [r7, #12]
 8001056:	4a15      	ldr	r2, [pc, #84]	@ (80010ac <LED_Init+0xe8>)
 8001058:	2101      	movs	r1, #1
 800105a:	54d1      	strb	r1, [r2, r3]
        I2C_HandleTypeDef *i2c_handle = cell_leds[i].i2c_handle;
 800105c:	7b3b      	ldrb	r3, [r7, #12]
 800105e:	4a14      	ldr	r2, [pc, #80]	@ (80010b0 <LED_Init+0xec>)
 8001060:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001064:	60bb      	str	r3, [r7, #8]
        uint8_t expander_id = cell_leds[i].expander_id;
 8001066:	7b3b      	ldrb	r3, [r7, #12]
 8001068:	4a11      	ldr	r2, [pc, #68]	@ (80010b0 <LED_Init+0xec>)
 800106a:	00db      	lsls	r3, r3, #3
 800106c:	4413      	add	r3, r2
 800106e:	791b      	ldrb	r3, [r3, #4]
 8001070:	71fb      	strb	r3, [r7, #7]
        uint16_t pin = cell_leds[i].pin;
 8001072:	7b3b      	ldrb	r3, [r7, #12]
 8001074:	4a0e      	ldr	r2, [pc, #56]	@ (80010b0 <LED_Init+0xec>)
 8001076:	00db      	lsls	r3, r3, #3
 8001078:	4413      	add	r3, r2
 800107a:	88db      	ldrh	r3, [r3, #6]
 800107c:	80bb      	strh	r3, [r7, #4]

        // Ensure LEDs are turned off at initialization
        Expander_SetPinState(i2c_handle, expander_id, pin, GPIO_PIN_SET); // Active low
 800107e:	88ba      	ldrh	r2, [r7, #4]
 8001080:	79f9      	ldrb	r1, [r7, #7]
 8001082:	2301      	movs	r3, #1
 8001084:	68b8      	ldr	r0, [r7, #8]
 8001086:	f002 fd63 	bl	8003b50 <Expander_SetPinState>
    for (uint8_t i = 0; i < NUM_CELL_LEDS; i++) {
 800108a:	7b3b      	ldrb	r3, [r7, #12]
 800108c:	3301      	adds	r3, #1
 800108e:	733b      	strb	r3, [r7, #12]
 8001090:	7b3b      	ldrb	r3, [r7, #12]
 8001092:	2b17      	cmp	r3, #23
 8001094:	d9de      	bls.n	8001054 <LED_Init+0x90>
    }

}
 8001096:	bf00      	nop
 8001098:	bf00      	nop
 800109a:	3710      	adds	r7, #16
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20000000 	.word	0x20000000
 80010a4:	20000050 	.word	0x20000050
 80010a8:	20000070 	.word	0x20000070
 80010ac:	200009a8 	.word	0x200009a8
 80010b0:	200000a0 	.word	0x200000a0

080010b4 <LED_Toggle>:
        HAL_GPIO_WritePin(leds[led - 1].port, leds[led - 1].pin, (state == High) ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
}

// Toggle a specific LED
void LED_Toggle(LED_ID led) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	71fb      	strb	r3, [r7, #7]
    if (led <= NUM_LEDS) {
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	2b0a      	cmp	r3, #10
 80010c2:	d80e      	bhi.n	80010e2 <LED_Toggle+0x2e>
        HAL_GPIO_TogglePin(leds[led - 1].port, leds[led - 1].pin);
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	3b01      	subs	r3, #1
 80010c8:	4a08      	ldr	r2, [pc, #32]	@ (80010ec <LED_Toggle+0x38>)
 80010ca:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	3b01      	subs	r3, #1
 80010d2:	4906      	ldr	r1, [pc, #24]	@ (80010ec <LED_Toggle+0x38>)
 80010d4:	00db      	lsls	r3, r3, #3
 80010d6:	440b      	add	r3, r1
 80010d8:	889b      	ldrh	r3, [r3, #4]
 80010da:	4619      	mov	r1, r3
 80010dc:	4610      	mov	r0, r2
 80010de:	f007 ff96 	bl	800900e <HAL_GPIO_TogglePin>
    }
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000000 	.word	0x20000000

080010f0 <Push_ButtonHandler>:

    return id;
}

void Push_ButtonHandler(uint16_t GPIO_Pin)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	80fb      	strh	r3, [r7, #6]
    currentTime = HAL_GetTick();
 80010fa:	f007 f8bb 	bl	8008274 <HAL_GetTick>
 80010fe:	4603      	mov	r3, r0
 8001100:	4a14      	ldr	r2, [pc, #80]	@ (8001154 <Push_ButtonHandler+0x64>)
 8001102:	6013      	str	r3, [r2, #0]

    for(int j = 0; j < 4; j++) {
 8001104:	2300      	movs	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	e01c      	b.n	8001144 <Push_ButtonHandler+0x54>
        if((GPIO_Pin == BUTTON_PINS[j]) && (currentTime - previousTime > 150)) {
 800110a:	4a13      	ldr	r2, [pc, #76]	@ (8001158 <Push_ButtonHandler+0x68>)
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001112:	88fa      	ldrh	r2, [r7, #6]
 8001114:	429a      	cmp	r2, r3
 8001116:	d112      	bne.n	800113e <Push_ButtonHandler+0x4e>
 8001118:	4b0e      	ldr	r3, [pc, #56]	@ (8001154 <Push_ButtonHandler+0x64>)
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	4b0f      	ldr	r3, [pc, #60]	@ (800115c <Push_ButtonHandler+0x6c>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	2b96      	cmp	r3, #150	@ 0x96
 8001124:	d90b      	bls.n	800113e <Push_ButtonHandler+0x4e>
//        	Menu_Handler(j);
            LED_Toggle(j+1);  // Keep your existing LED toggle
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	b2db      	uxtb	r3, r3
 800112a:	3301      	adds	r3, #1
 800112c:	b2db      	uxtb	r3, r3
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff ffc0 	bl	80010b4 <LED_Toggle>
            previousTime = currentTime;
 8001134:	4b07      	ldr	r3, [pc, #28]	@ (8001154 <Push_ButtonHandler+0x64>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a08      	ldr	r2, [pc, #32]	@ (800115c <Push_ButtonHandler+0x6c>)
 800113a:	6013      	str	r3, [r2, #0]
            break;
 800113c:	e006      	b.n	800114c <Push_ButtonHandler+0x5c>
    for(int j = 0; j < 4; j++) {
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	3301      	adds	r3, #1
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	2b03      	cmp	r3, #3
 8001148:	dddf      	ble.n	800110a <Push_ButtonHandler+0x1a>
        }
    }
}
 800114a:	bf00      	nop
 800114c:	bf00      	nop
 800114e:	3710      	adds	r7, #16
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	200009a0 	.word	0x200009a0
 8001158:	0800cc00 	.word	0x0800cc00
 800115c:	200009a4 	.word	0x200009a4

08001160 <intToBinary>:
uint8_t misoCell11Res1 [2];
uint8_t misoCell11Res2 [2];
uint8_t misoCell11Res3 [2];


void intToBinary(int num, int *binaryArray) {
 8001160:	b480      	push	{r7}
 8001162:	b085      	sub	sp, #20
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
		    for (int i = 0; i < 10; i++) {
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	e00e      	b.n	800118e <intToBinary+0x2e>
		        binaryArray[15 - i] = (num >> i) & 1;
 8001170:	687a      	ldr	r2, [r7, #4]
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	411a      	asrs	r2, r3
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	f1c3 030f 	rsb	r3, r3, #15
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	6839      	ldr	r1, [r7, #0]
 8001180:	440b      	add	r3, r1
 8001182:	f002 0201 	and.w	r2, r2, #1
 8001186:	601a      	str	r2, [r3, #0]
		    for (int i = 0; i < 10; i++) {
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	3301      	adds	r3, #1
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	2b09      	cmp	r3, #9
 8001192:	dded      	ble.n	8001170 <intToBinary+0x10>
		    }
		}
 8001194:	bf00      	nop
 8001196:	bf00      	nop
 8001198:	3714      	adds	r7, #20
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr

080011a2 <assignBytes>:

void assignBytes(int *resArray, uint8_t *r) {
 80011a2:	b480      	push	{r7}
 80011a4:	b085      	sub	sp, #20
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
 80011aa:	6039      	str	r1, [r7, #0]
		    r[0] = 0;
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	2200      	movs	r2, #0
 80011b0:	701a      	strb	r2, [r3, #0]
		    r[1] = 0;
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	3301      	adds	r3, #1
 80011b6:	2200      	movs	r2, #0
 80011b8:	701a      	strb	r2, [r3, #0]

		    for (int i = 0; i < 8; i++) {
 80011ba:	2300      	movs	r3, #0
 80011bc:	60fb      	str	r3, [r7, #12]
 80011be:	e02b      	b.n	8001218 <assignBytes+0x76>

		        r[0] |= (resArray[i] << (7 - i));
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	b25a      	sxtb	r2, r3
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	6879      	ldr	r1, [r7, #4]
 80011cc:	440b      	add	r3, r1
 80011ce:	6819      	ldr	r1, [r3, #0]
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	f1c3 0307 	rsb	r3, r3, #7
 80011d6:	fa01 f303 	lsl.w	r3, r1, r3
 80011da:	b25b      	sxtb	r3, r3
 80011dc:	4313      	orrs	r3, r2
 80011de:	b25b      	sxtb	r3, r3
 80011e0:	b2da      	uxtb	r2, r3
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	701a      	strb	r2, [r3, #0]
		        r[1] |= (resArray[i + 8] << (7 - i));
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	3301      	adds	r3, #1
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	b25a      	sxtb	r2, r3
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	3308      	adds	r3, #8
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	6879      	ldr	r1, [r7, #4]
 80011f6:	440b      	add	r3, r1
 80011f8:	6819      	ldr	r1, [r3, #0]
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	f1c3 0307 	rsb	r3, r3, #7
 8001200:	fa01 f303 	lsl.w	r3, r1, r3
 8001204:	b25b      	sxtb	r3, r3
 8001206:	4313      	orrs	r3, r2
 8001208:	b25a      	sxtb	r2, r3
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	3301      	adds	r3, #1
 800120e:	b2d2      	uxtb	r2, r2
 8001210:	701a      	strb	r2, [r3, #0]
		    for (int i = 0; i < 8; i++) {
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	3301      	adds	r3, #1
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2b07      	cmp	r3, #7
 800121c:	ddd0      	ble.n	80011c0 <assignBytes+0x1e>
		    }
		}
 800121e:	bf00      	nop
 8001220:	bf00      	nop
 8001222:	3714      	adds	r7, #20
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <cell12_Temp_01_Set>:
		}
		return true;

	}

void cell12_Temp_01_Set(float resistance){
 800122c:	b580      	push	{r7, lr}
 800122e:	b096      	sub	sp, #88	@ 0x58
 8001230:	af02      	add	r7, sp, #8
 8001232:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f7ff f93e 	bl	80004b8 <__aeabi_f2d>
 800123c:	f04f 0200 	mov.w	r2, #0
 8001240:	4b4c      	ldr	r3, [pc, #304]	@ (8001374 <cell12_Temp_01_Set+0x148>)
 8001242:	f7ff fabb 	bl	80007bc <__aeabi_ddiv>
 8001246:	4602      	mov	r2, r0
 8001248:	460b      	mov	r3, r1
 800124a:	4610      	mov	r0, r2
 800124c:	4619      	mov	r1, r3
 800124e:	f04f 0200 	mov.w	r2, #0
 8001252:	4b49      	ldr	r3, [pc, #292]	@ (8001378 <cell12_Temp_01_Set+0x14c>)
 8001254:	f7ff f988 	bl	8000568 <__aeabi_dmul>
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	4610      	mov	r0, r2
 800125e:	4619      	mov	r1, r3
 8001260:	f7ff fb94 	bl	800098c <__aeabi_d2iz>
 8001264:	4603      	mov	r3, r0
 8001266:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	2240      	movs	r2, #64	@ 0x40
 800126e:	2100      	movs	r1, #0
 8001270:	4618      	mov	r0, r3
 8001272:	f00b fbef 	bl	800ca54 <memset>
 8001276:	2301      	movs	r3, #1
 8001278:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 800127a:	f107 030c 	add.w	r3, r7, #12
 800127e:	4619      	mov	r1, r3
 8001280:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001282:	f7ff ff6d 	bl	8001160 <intToBinary>
	assignBytes(resArray, resByteArray);
 8001286:	f107 0208 	add.w	r2, r7, #8
 800128a:	f107 030c 	add.w	r3, r7, #12
 800128e:	4611      	mov	r1, r2
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff ff86 	bl	80011a2 <assignBytes>
	HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_SET);
 8001296:	2201      	movs	r2, #1
 8001298:	2101      	movs	r1, #1
 800129a:	4838      	ldr	r0, [pc, #224]	@ (800137c <cell12_Temp_01_Set+0x150>)
 800129c:	f007 fe9e 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80012a0:	200a      	movs	r0, #10
 80012a2:	f006 fff3 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80012a6:	2201      	movs	r2, #1
 80012a8:	2102      	movs	r1, #2
 80012aa:	4835      	ldr	r0, [pc, #212]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 80012ac:	f007 fe96 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80012b0:	200a      	movs	r0, #10
 80012b2:	f006 ffeb 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 80012b6:	2200      	movs	r2, #0
 80012b8:	2102      	movs	r1, #2
 80012ba:	4831      	ldr	r0, [pc, #196]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 80012bc:	f007 fe8e 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 80012c0:	f04f 33ff 	mov.w	r3, #4294967295
 80012c4:	2202      	movs	r2, #2
 80012c6:	492f      	ldr	r1, [pc, #188]	@ (8001384 <cell12_Temp_01_Set+0x158>)
 80012c8:	482f      	ldr	r0, [pc, #188]	@ (8001388 <cell12_Temp_01_Set+0x15c>)
 80012ca:	f009 fc54 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80012ce:	2201      	movs	r2, #1
 80012d0:	2102      	movs	r1, #2
 80012d2:	482b      	ldr	r0, [pc, #172]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 80012d4:	f007 fe82 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80012d8:	200a      	movs	r0, #10
 80012da:	f006 ffd7 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 80012de:	2200      	movs	r2, #0
 80012e0:	2102      	movs	r1, #2
 80012e2:	4827      	ldr	r0, [pc, #156]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 80012e4:	f007 fe7a 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 80012e8:	f04f 33ff 	mov.w	r3, #4294967295
 80012ec:	2202      	movs	r2, #2
 80012ee:	4927      	ldr	r1, [pc, #156]	@ (800138c <cell12_Temp_01_Set+0x160>)
 80012f0:	4825      	ldr	r0, [pc, #148]	@ (8001388 <cell12_Temp_01_Set+0x15c>)
 80012f2:	f009 fc40 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80012f6:	2201      	movs	r2, #1
 80012f8:	2102      	movs	r1, #2
 80012fa:	4821      	ldr	r0, [pc, #132]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 80012fc:	f007 fe6e 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001300:	200a      	movs	r0, #10
 8001302:	f006 ffc3 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8001306:	2200      	movs	r2, #0
 8001308:	2102      	movs	r1, #2
 800130a:	481d      	ldr	r0, [pc, #116]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 800130c:	f007 fe66 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8001310:	f107 0108 	add.w	r1, r7, #8
 8001314:	f04f 33ff 	mov.w	r3, #4294967295
 8001318:	2202      	movs	r2, #2
 800131a:	481b      	ldr	r0, [pc, #108]	@ (8001388 <cell12_Temp_01_Set+0x15c>)
 800131c:	f009 fc2b 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8001320:	2201      	movs	r2, #1
 8001322:	2102      	movs	r1, #2
 8001324:	4816      	ldr	r0, [pc, #88]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 8001326:	f007 fe59 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800132a:	200a      	movs	r0, #10
 800132c:	f006 ffae 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8001330:	2200      	movs	r2, #0
 8001332:	2102      	movs	r1, #2
 8001334:	4812      	ldr	r0, [pc, #72]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 8001336:	f007 fe51 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 800133a:	f04f 33ff 	mov.w	r3, #4294967295
 800133e:	9300      	str	r3, [sp, #0]
 8001340:	2302      	movs	r3, #2
 8001342:	4a13      	ldr	r2, [pc, #76]	@ (8001390 <cell12_Temp_01_Set+0x164>)
 8001344:	4913      	ldr	r1, [pc, #76]	@ (8001394 <cell12_Temp_01_Set+0x168>)
 8001346:	4810      	ldr	r0, [pc, #64]	@ (8001388 <cell12_Temp_01_Set+0x15c>)
 8001348:	f009 fe72 	bl	800b030 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_01_CS_Pin, GPIO_PIN_SET);
 800134c:	2201      	movs	r2, #1
 800134e:	2102      	movs	r1, #2
 8001350:	480b      	ldr	r0, [pc, #44]	@ (8001380 <cell12_Temp_01_Set+0x154>)
 8001352:	f007 fe43 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001356:	200a      	movs	r0, #10
 8001358:	f006 ff98 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_RESET);
 800135c:	2200      	movs	r2, #0
 800135e:	2101      	movs	r1, #1
 8001360:	4806      	ldr	r0, [pc, #24]	@ (800137c <cell12_Temp_01_Set+0x150>)
 8001362:	f007 fe3b 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001366:	200a      	movs	r0, #10
 8001368:	f006 ff90 	bl	800828c <HAL_Delay>

}
 800136c:	bf00      	nop
 800136e:	3750      	adds	r7, #80	@ 0x50
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	40490000 	.word	0x40490000
 8001378:	40900000 	.word	0x40900000
 800137c:	40020000 	.word	0x40020000
 8001380:	40020800 	.word	0x40020800
 8001384:	200009c0 	.word	0x200009c0
 8001388:	200018d0 	.word	0x200018d0
 800138c:	20000160 	.word	0x20000160
 8001390:	200009c4 	.word	0x200009c4
 8001394:	20000164 	.word	0x20000164

08001398 <cell12_Temp_02_Set>:

void cell12_Temp_02_Set(float resistance){
 8001398:	b580      	push	{r7, lr}
 800139a:	b096      	sub	sp, #88	@ 0x58
 800139c:	af02      	add	r7, sp, #8
 800139e:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7ff f888 	bl	80004b8 <__aeabi_f2d>
 80013a8:	f04f 0200 	mov.w	r2, #0
 80013ac:	4b51      	ldr	r3, [pc, #324]	@ (80014f4 <cell12_Temp_02_Set+0x15c>)
 80013ae:	f7ff fa05 	bl	80007bc <__aeabi_ddiv>
 80013b2:	4602      	mov	r2, r0
 80013b4:	460b      	mov	r3, r1
 80013b6:	4610      	mov	r0, r2
 80013b8:	4619      	mov	r1, r3
 80013ba:	f04f 0200 	mov.w	r2, #0
 80013be:	4b4e      	ldr	r3, [pc, #312]	@ (80014f8 <cell12_Temp_02_Set+0x160>)
 80013c0:	f7ff f8d2 	bl	8000568 <__aeabi_dmul>
 80013c4:	4602      	mov	r2, r0
 80013c6:	460b      	mov	r3, r1
 80013c8:	4610      	mov	r0, r2
 80013ca:	4619      	mov	r1, r3
 80013cc:	f7ff fade 	bl	800098c <__aeabi_d2iz>
 80013d0:	4603      	mov	r3, r0
 80013d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 80013d4:	f107 030c 	add.w	r3, r7, #12
 80013d8:	2240      	movs	r2, #64	@ 0x40
 80013da:	2100      	movs	r1, #0
 80013dc:	4618      	mov	r0, r3
 80013de:	f00b fb39 	bl	800ca54 <memset>
 80013e2:	2301      	movs	r3, #1
 80013e4:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 80013e6:	f107 030c 	add.w	r3, r7, #12
 80013ea:	4619      	mov	r1, r3
 80013ec:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80013ee:	f7ff feb7 	bl	8001160 <intToBinary>
	assignBytes(resArray, resByteArray);
 80013f2:	f107 0208 	add.w	r2, r7, #8
 80013f6:	f107 030c 	add.w	r3, r7, #12
 80013fa:	4611      	mov	r1, r2
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff fed0 	bl	80011a2 <assignBytes>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_02_LED_Pin, GPIO_PIN_SET);
 8001402:	2201      	movs	r2, #1
 8001404:	2101      	movs	r1, #1
 8001406:	483d      	ldr	r0, [pc, #244]	@ (80014fc <cell12_Temp_02_Set+0x164>)
 8001408:	f007 fde8 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800140c:	200a      	movs	r0, #10
 800140e:	f006 ff3d 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001412:	2201      	movs	r2, #1
 8001414:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001418:	4839      	ldr	r0, [pc, #228]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 800141a:	f007 fddf 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800141e:	200a      	movs	r0, #10
 8001420:	f006 ff34 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8001424:	2200      	movs	r2, #0
 8001426:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800142a:	4835      	ldr	r0, [pc, #212]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 800142c:	f007 fdd6 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8001430:	f04f 33ff 	mov.w	r3, #4294967295
 8001434:	2202      	movs	r2, #2
 8001436:	4933      	ldr	r1, [pc, #204]	@ (8001504 <cell12_Temp_02_Set+0x16c>)
 8001438:	4833      	ldr	r0, [pc, #204]	@ (8001508 <cell12_Temp_02_Set+0x170>)
 800143a:	f009 fb9c 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 800143e:	2201      	movs	r2, #1
 8001440:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001444:	482e      	ldr	r0, [pc, #184]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 8001446:	f007 fdc9 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800144a:	200a      	movs	r0, #10
 800144c:	f006 ff1e 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8001450:	2200      	movs	r2, #0
 8001452:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001456:	482a      	ldr	r0, [pc, #168]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 8001458:	f007 fdc0 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 800145c:	f04f 33ff 	mov.w	r3, #4294967295
 8001460:	2202      	movs	r2, #2
 8001462:	492a      	ldr	r1, [pc, #168]	@ (800150c <cell12_Temp_02_Set+0x174>)
 8001464:	4828      	ldr	r0, [pc, #160]	@ (8001508 <cell12_Temp_02_Set+0x170>)
 8001466:	f009 fb86 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 800146a:	2201      	movs	r2, #1
 800146c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001470:	4823      	ldr	r0, [pc, #140]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 8001472:	f007 fdb3 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001476:	200a      	movs	r0, #10
 8001478:	f006 ff08 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 800147c:	2200      	movs	r2, #0
 800147e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001482:	481f      	ldr	r0, [pc, #124]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 8001484:	f007 fdaa 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8001488:	f107 0108 	add.w	r1, r7, #8
 800148c:	f04f 33ff 	mov.w	r3, #4294967295
 8001490:	2202      	movs	r2, #2
 8001492:	481d      	ldr	r0, [pc, #116]	@ (8001508 <cell12_Temp_02_Set+0x170>)
 8001494:	f009 fb6f 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001498:	2201      	movs	r2, #1
 800149a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800149e:	4818      	ldr	r0, [pc, #96]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 80014a0:	f007 fd9c 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80014a4:	200a      	movs	r0, #10
 80014a6:	f006 fef1 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80014aa:	2200      	movs	r2, #0
 80014ac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014b0:	4813      	ldr	r0, [pc, #76]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 80014b2:	f007 fd93 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 80014b6:	f04f 33ff 	mov.w	r3, #4294967295
 80014ba:	9300      	str	r3, [sp, #0]
 80014bc:	2302      	movs	r3, #2
 80014be:	4a14      	ldr	r2, [pc, #80]	@ (8001510 <cell12_Temp_02_Set+0x178>)
 80014c0:	4914      	ldr	r1, [pc, #80]	@ (8001514 <cell12_Temp_02_Set+0x17c>)
 80014c2:	4811      	ldr	r0, [pc, #68]	@ (8001508 <cell12_Temp_02_Set+0x170>)
 80014c4:	f009 fdb4 	bl	800b030 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80014c8:	2201      	movs	r2, #1
 80014ca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014ce:	480c      	ldr	r0, [pc, #48]	@ (8001500 <cell12_Temp_02_Set+0x168>)
 80014d0:	f007 fd84 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80014d4:	200a      	movs	r0, #10
 80014d6:	f006 fed9 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, CELL12_TEMP_02_LED_Pin, GPIO_PIN_RESET);
 80014da:	2200      	movs	r2, #0
 80014dc:	2101      	movs	r1, #1
 80014de:	4807      	ldr	r0, [pc, #28]	@ (80014fc <cell12_Temp_02_Set+0x164>)
 80014e0:	f007 fd7c 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80014e4:	200a      	movs	r0, #10
 80014e6:	f006 fed1 	bl	800828c <HAL_Delay>

}
 80014ea:	bf00      	nop
 80014ec:	3750      	adds	r7, #80	@ 0x50
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	40490000 	.word	0x40490000
 80014f8:	40900000 	.word	0x40900000
 80014fc:	40020800 	.word	0x40020800
 8001500:	40021400 	.word	0x40021400
 8001504:	200009c0 	.word	0x200009c0
 8001508:	200018d0 	.word	0x200018d0
 800150c:	20000160 	.word	0x20000160
 8001510:	200009c4 	.word	0x200009c4
 8001514:	20000164 	.word	0x20000164

08001518 <cell12_Temp_03_Set>:

void cell12_Temp_03_Set(float resistance){
 8001518:	b580      	push	{r7, lr}
 800151a:	b096      	sub	sp, #88	@ 0x58
 800151c:	af02      	add	r7, sp, #8
 800151e:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7fe ffc8 	bl	80004b8 <__aeabi_f2d>
 8001528:	f04f 0200 	mov.w	r2, #0
 800152c:	4b4d      	ldr	r3, [pc, #308]	@ (8001664 <cell12_Temp_03_Set+0x14c>)
 800152e:	f7ff f945 	bl	80007bc <__aeabi_ddiv>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	4610      	mov	r0, r2
 8001538:	4619      	mov	r1, r3
 800153a:	f04f 0200 	mov.w	r2, #0
 800153e:	4b4a      	ldr	r3, [pc, #296]	@ (8001668 <cell12_Temp_03_Set+0x150>)
 8001540:	f7ff f812 	bl	8000568 <__aeabi_dmul>
 8001544:	4602      	mov	r2, r0
 8001546:	460b      	mov	r3, r1
 8001548:	4610      	mov	r0, r2
 800154a:	4619      	mov	r1, r3
 800154c:	f7ff fa1e 	bl	800098c <__aeabi_d2iz>
 8001550:	4603      	mov	r3, r0
 8001552:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8001554:	f107 030c 	add.w	r3, r7, #12
 8001558:	2240      	movs	r2, #64	@ 0x40
 800155a:	2100      	movs	r1, #0
 800155c:	4618      	mov	r0, r3
 800155e:	f00b fa79 	bl	800ca54 <memset>
 8001562:	2301      	movs	r3, #1
 8001564:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8001566:	f107 030c 	add.w	r3, r7, #12
 800156a:	4619      	mov	r1, r3
 800156c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800156e:	f7ff fdf7 	bl	8001160 <intToBinary>
	assignBytes(resArray, resByteArray);
 8001572:	f107 0208 	add.w	r2, r7, #8
 8001576:	f107 030c 	add.w	r3, r7, #12
 800157a:	4611      	mov	r1, r2
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff fe10 	bl	80011a2 <assignBytes>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_LED_Pin, GPIO_PIN_SET);
 8001582:	2201      	movs	r2, #1
 8001584:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001588:	4838      	ldr	r0, [pc, #224]	@ (800166c <cell12_Temp_03_Set+0x154>)
 800158a:	f007 fd27 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800158e:	200a      	movs	r0, #10
 8001590:	f006 fe7c 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001594:	2201      	movs	r2, #1
 8001596:	2140      	movs	r1, #64	@ 0x40
 8001598:	4834      	ldr	r0, [pc, #208]	@ (800166c <cell12_Temp_03_Set+0x154>)
 800159a:	f007 fd1f 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800159e:	200a      	movs	r0, #10
 80015a0:	f006 fe74 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80015a4:	2200      	movs	r2, #0
 80015a6:	2140      	movs	r1, #64	@ 0x40
 80015a8:	4830      	ldr	r0, [pc, #192]	@ (800166c <cell12_Temp_03_Set+0x154>)
 80015aa:	f007 fd17 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 80015ae:	f04f 33ff 	mov.w	r3, #4294967295
 80015b2:	2202      	movs	r2, #2
 80015b4:	492e      	ldr	r1, [pc, #184]	@ (8001670 <cell12_Temp_03_Set+0x158>)
 80015b6:	482f      	ldr	r0, [pc, #188]	@ (8001674 <cell12_Temp_03_Set+0x15c>)
 80015b8:	f009 fadd 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80015bc:	2201      	movs	r2, #1
 80015be:	2140      	movs	r1, #64	@ 0x40
 80015c0:	482a      	ldr	r0, [pc, #168]	@ (800166c <cell12_Temp_03_Set+0x154>)
 80015c2:	f007 fd0b 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80015c6:	200a      	movs	r0, #10
 80015c8:	f006 fe60 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80015cc:	2200      	movs	r2, #0
 80015ce:	2140      	movs	r1, #64	@ 0x40
 80015d0:	4826      	ldr	r0, [pc, #152]	@ (800166c <cell12_Temp_03_Set+0x154>)
 80015d2:	f007 fd03 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 80015d6:	f04f 33ff 	mov.w	r3, #4294967295
 80015da:	2202      	movs	r2, #2
 80015dc:	4926      	ldr	r1, [pc, #152]	@ (8001678 <cell12_Temp_03_Set+0x160>)
 80015de:	4825      	ldr	r0, [pc, #148]	@ (8001674 <cell12_Temp_03_Set+0x15c>)
 80015e0:	f009 fac9 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80015e4:	2201      	movs	r2, #1
 80015e6:	2140      	movs	r1, #64	@ 0x40
 80015e8:	4820      	ldr	r0, [pc, #128]	@ (800166c <cell12_Temp_03_Set+0x154>)
 80015ea:	f007 fcf7 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80015ee:	200a      	movs	r0, #10
 80015f0:	f006 fe4c 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 80015f4:	2200      	movs	r2, #0
 80015f6:	2140      	movs	r1, #64	@ 0x40
 80015f8:	481c      	ldr	r0, [pc, #112]	@ (800166c <cell12_Temp_03_Set+0x154>)
 80015fa:	f007 fcef 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 80015fe:	f107 0108 	add.w	r1, r7, #8
 8001602:	f04f 33ff 	mov.w	r3, #4294967295
 8001606:	2202      	movs	r2, #2
 8001608:	481a      	ldr	r0, [pc, #104]	@ (8001674 <cell12_Temp_03_Set+0x15c>)
 800160a:	f009 fab4 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 800160e:	2201      	movs	r2, #1
 8001610:	2140      	movs	r1, #64	@ 0x40
 8001612:	4816      	ldr	r0, [pc, #88]	@ (800166c <cell12_Temp_03_Set+0x154>)
 8001614:	f007 fce2 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001618:	200a      	movs	r0, #10
 800161a:	f006 fe37 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 800161e:	2200      	movs	r2, #0
 8001620:	2140      	movs	r1, #64	@ 0x40
 8001622:	4812      	ldr	r0, [pc, #72]	@ (800166c <cell12_Temp_03_Set+0x154>)
 8001624:	f007 fcda 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8001628:	f04f 33ff 	mov.w	r3, #4294967295
 800162c:	9300      	str	r3, [sp, #0]
 800162e:	2302      	movs	r3, #2
 8001630:	4a12      	ldr	r2, [pc, #72]	@ (800167c <cell12_Temp_03_Set+0x164>)
 8001632:	4913      	ldr	r1, [pc, #76]	@ (8001680 <cell12_Temp_03_Set+0x168>)
 8001634:	480f      	ldr	r0, [pc, #60]	@ (8001674 <cell12_Temp_03_Set+0x15c>)
 8001636:	f009 fcfb 	bl	800b030 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_CS_Pin, GPIO_PIN_SET);
 800163a:	2201      	movs	r2, #1
 800163c:	2140      	movs	r1, #64	@ 0x40
 800163e:	480b      	ldr	r0, [pc, #44]	@ (800166c <cell12_Temp_03_Set+0x154>)
 8001640:	f007 fccc 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001644:	200a      	movs	r0, #10
 8001646:	f006 fe21 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, CELL12_TEMP_03_LED_Pin, GPIO_PIN_RESET);
 800164a:	2200      	movs	r2, #0
 800164c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001650:	4806      	ldr	r0, [pc, #24]	@ (800166c <cell12_Temp_03_Set+0x154>)
 8001652:	f007 fcc3 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001656:	200a      	movs	r0, #10
 8001658:	f006 fe18 	bl	800828c <HAL_Delay>

}
 800165c:	bf00      	nop
 800165e:	3750      	adds	r7, #80	@ 0x50
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40490000 	.word	0x40490000
 8001668:	40900000 	.word	0x40900000
 800166c:	40021400 	.word	0x40021400
 8001670:	200009c0 	.word	0x200009c0
 8001674:	200018d0 	.word	0x200018d0
 8001678:	20000160 	.word	0x20000160
 800167c:	200009c4 	.word	0x200009c4
 8001680:	20000164 	.word	0x20000164

08001684 <cell11_Temp_01_Set>:

void cell11_Temp_01_Set(float resistance){
 8001684:	b580      	push	{r7, lr}
 8001686:	b096      	sub	sp, #88	@ 0x58
 8001688:	af02      	add	r7, sp, #8
 800168a:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f7fe ff12 	bl	80004b8 <__aeabi_f2d>
 8001694:	f04f 0200 	mov.w	r2, #0
 8001698:	4b52      	ldr	r3, [pc, #328]	@ (80017e4 <cell11_Temp_01_Set+0x160>)
 800169a:	f7ff f88f 	bl	80007bc <__aeabi_ddiv>
 800169e:	4602      	mov	r2, r0
 80016a0:	460b      	mov	r3, r1
 80016a2:	4610      	mov	r0, r2
 80016a4:	4619      	mov	r1, r3
 80016a6:	f04f 0200 	mov.w	r2, #0
 80016aa:	4b4f      	ldr	r3, [pc, #316]	@ (80017e8 <cell11_Temp_01_Set+0x164>)
 80016ac:	f7fe ff5c 	bl	8000568 <__aeabi_dmul>
 80016b0:	4602      	mov	r2, r0
 80016b2:	460b      	mov	r3, r1
 80016b4:	4610      	mov	r0, r2
 80016b6:	4619      	mov	r1, r3
 80016b8:	f7ff f968 	bl	800098c <__aeabi_d2iz>
 80016bc:	4603      	mov	r3, r0
 80016be:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 80016c0:	f107 030c 	add.w	r3, r7, #12
 80016c4:	2240      	movs	r2, #64	@ 0x40
 80016c6:	2100      	movs	r1, #0
 80016c8:	4618      	mov	r0, r3
 80016ca:	f00b f9c3 	bl	800ca54 <memset>
 80016ce:	2301      	movs	r3, #1
 80016d0:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 80016d2:	f107 030c 	add.w	r3, r7, #12
 80016d6:	4619      	mov	r1, r3
 80016d8:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80016da:	f7ff fd41 	bl	8001160 <intToBinary>
	assignBytes(resArray, resByteArray);
 80016de:	f107 0208 	add.w	r2, r7, #8
 80016e2:	f107 030c 	add.w	r3, r7, #12
 80016e6:	4611      	mov	r1, r2
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff fd5a 	bl	80011a2 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_LED_Pin, GPIO_PIN_SET);
 80016ee:	2201      	movs	r2, #1
 80016f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016f4:	483d      	ldr	r0, [pc, #244]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 80016f6:	f007 fc71 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80016fa:	200a      	movs	r0, #10
 80016fc:	f006 fdc6 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8001700:	2201      	movs	r2, #1
 8001702:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001706:	4839      	ldr	r0, [pc, #228]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 8001708:	f007 fc68 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800170c:	200a      	movs	r0, #10
 800170e:	f006 fdbd 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8001712:	2200      	movs	r2, #0
 8001714:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001718:	4834      	ldr	r0, [pc, #208]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 800171a:	f007 fc5f 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 800171e:	f04f 33ff 	mov.w	r3, #4294967295
 8001722:	2202      	movs	r2, #2
 8001724:	4932      	ldr	r1, [pc, #200]	@ (80017f0 <cell11_Temp_01_Set+0x16c>)
 8001726:	4833      	ldr	r0, [pc, #204]	@ (80017f4 <cell11_Temp_01_Set+0x170>)
 8001728:	f009 fa25 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 800172c:	2201      	movs	r2, #1
 800172e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001732:	482e      	ldr	r0, [pc, #184]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 8001734:	f007 fc52 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001738:	200a      	movs	r0, #10
 800173a:	f006 fda7 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 800173e:	2200      	movs	r2, #0
 8001740:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001744:	4829      	ldr	r0, [pc, #164]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 8001746:	f007 fc49 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 800174a:	f04f 33ff 	mov.w	r3, #4294967295
 800174e:	2202      	movs	r2, #2
 8001750:	4929      	ldr	r1, [pc, #164]	@ (80017f8 <cell11_Temp_01_Set+0x174>)
 8001752:	4828      	ldr	r0, [pc, #160]	@ (80017f4 <cell11_Temp_01_Set+0x170>)
 8001754:	f009 fa0f 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8001758:	2201      	movs	r2, #1
 800175a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800175e:	4823      	ldr	r0, [pc, #140]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 8001760:	f007 fc3c 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001764:	200a      	movs	r0, #10
 8001766:	f006 fd91 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 800176a:	2200      	movs	r2, #0
 800176c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001770:	481e      	ldr	r0, [pc, #120]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 8001772:	f007 fc33 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8001776:	f107 0108 	add.w	r1, r7, #8
 800177a:	f04f 33ff 	mov.w	r3, #4294967295
 800177e:	2202      	movs	r2, #2
 8001780:	481c      	ldr	r0, [pc, #112]	@ (80017f4 <cell11_Temp_01_Set+0x170>)
 8001782:	f009 f9f8 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 8001786:	2201      	movs	r2, #1
 8001788:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800178c:	4817      	ldr	r0, [pc, #92]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 800178e:	f007 fc25 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001792:	200a      	movs	r0, #10
 8001794:	f006 fd7a 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_RESET);
 8001798:	2200      	movs	r2, #0
 800179a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800179e:	4813      	ldr	r0, [pc, #76]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 80017a0:	f007 fc1c 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 80017a4:	f04f 33ff 	mov.w	r3, #4294967295
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	2302      	movs	r3, #2
 80017ac:	4a13      	ldr	r2, [pc, #76]	@ (80017fc <cell11_Temp_01_Set+0x178>)
 80017ae:	4914      	ldr	r1, [pc, #80]	@ (8001800 <cell11_Temp_01_Set+0x17c>)
 80017b0:	4810      	ldr	r0, [pc, #64]	@ (80017f4 <cell11_Temp_01_Set+0x170>)
 80017b2:	f009 fc3d 	bl	800b030 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_CS_Pin, GPIO_PIN_SET);
 80017b6:	2201      	movs	r2, #1
 80017b8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80017bc:	480b      	ldr	r0, [pc, #44]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 80017be:	f007 fc0d 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80017c2:	200a      	movs	r0, #10
 80017c4:	f006 fd62 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_01_LED_Pin, GPIO_PIN_RESET);
 80017c8:	2200      	movs	r2, #0
 80017ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017ce:	4807      	ldr	r0, [pc, #28]	@ (80017ec <cell11_Temp_01_Set+0x168>)
 80017d0:	f007 fc04 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80017d4:	200a      	movs	r0, #10
 80017d6:	f006 fd59 	bl	800828c <HAL_Delay>

}
 80017da:	bf00      	nop
 80017dc:	3750      	adds	r7, #80	@ 0x50
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40490000 	.word	0x40490000
 80017e8:	40900000 	.word	0x40900000
 80017ec:	40021c00 	.word	0x40021c00
 80017f0:	200009c0 	.word	0x200009c0
 80017f4:	20001928 	.word	0x20001928
 80017f8:	20000160 	.word	0x20000160
 80017fc:	200009c4 	.word	0x200009c4
 8001800:	20000164 	.word	0x20000164

08001804 <cell11_Temp_02_Set>:

void cell11_Temp_02_Set(float resistance){
 8001804:	b580      	push	{r7, lr}
 8001806:	b096      	sub	sp, #88	@ 0x58
 8001808:	af02      	add	r7, sp, #8
 800180a:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f7fe fe52 	bl	80004b8 <__aeabi_f2d>
 8001814:	f04f 0200 	mov.w	r2, #0
 8001818:	4b52      	ldr	r3, [pc, #328]	@ (8001964 <cell11_Temp_02_Set+0x160>)
 800181a:	f7fe ffcf 	bl	80007bc <__aeabi_ddiv>
 800181e:	4602      	mov	r2, r0
 8001820:	460b      	mov	r3, r1
 8001822:	4610      	mov	r0, r2
 8001824:	4619      	mov	r1, r3
 8001826:	f04f 0200 	mov.w	r2, #0
 800182a:	4b4f      	ldr	r3, [pc, #316]	@ (8001968 <cell11_Temp_02_Set+0x164>)
 800182c:	f7fe fe9c 	bl	8000568 <__aeabi_dmul>
 8001830:	4602      	mov	r2, r0
 8001832:	460b      	mov	r3, r1
 8001834:	4610      	mov	r0, r2
 8001836:	4619      	mov	r1, r3
 8001838:	f7ff f8a8 	bl	800098c <__aeabi_d2iz>
 800183c:	4603      	mov	r3, r0
 800183e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 8001840:	f107 030c 	add.w	r3, r7, #12
 8001844:	2240      	movs	r2, #64	@ 0x40
 8001846:	2100      	movs	r1, #0
 8001848:	4618      	mov	r0, r3
 800184a:	f00b f903 	bl	800ca54 <memset>
 800184e:	2301      	movs	r3, #1
 8001850:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 8001852:	f107 030c 	add.w	r3, r7, #12
 8001856:	4619      	mov	r1, r3
 8001858:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800185a:	f7ff fc81 	bl	8001160 <intToBinary>
	assignBytes(resArray, resByteArray);
 800185e:	f107 0208 	add.w	r2, r7, #8
 8001862:	f107 030c 	add.w	r3, r7, #12
 8001866:	4611      	mov	r1, r2
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff fc9a 	bl	80011a2 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_LED_Pin, GPIO_PIN_SET);
 800186e:	2201      	movs	r2, #1
 8001870:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001874:	483d      	ldr	r0, [pc, #244]	@ (800196c <cell11_Temp_02_Set+0x168>)
 8001876:	f007 fbb1 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800187a:	200a      	movs	r0, #10
 800187c:	f006 fd06 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001880:	2201      	movs	r2, #1
 8001882:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001886:	4839      	ldr	r0, [pc, #228]	@ (800196c <cell11_Temp_02_Set+0x168>)
 8001888:	f007 fba8 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800188c:	200a      	movs	r0, #10
 800188e:	f006 fcfd 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8001892:	2200      	movs	r2, #0
 8001894:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001898:	4834      	ldr	r0, [pc, #208]	@ (800196c <cell11_Temp_02_Set+0x168>)
 800189a:	f007 fb9f 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 800189e:	f04f 33ff 	mov.w	r3, #4294967295
 80018a2:	2202      	movs	r2, #2
 80018a4:	4932      	ldr	r1, [pc, #200]	@ (8001970 <cell11_Temp_02_Set+0x16c>)
 80018a6:	4833      	ldr	r0, [pc, #204]	@ (8001974 <cell11_Temp_02_Set+0x170>)
 80018a8:	f009 f965 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80018ac:	2201      	movs	r2, #1
 80018ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018b2:	482e      	ldr	r0, [pc, #184]	@ (800196c <cell11_Temp_02_Set+0x168>)
 80018b4:	f007 fb92 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80018b8:	200a      	movs	r0, #10
 80018ba:	f006 fce7 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80018be:	2200      	movs	r2, #0
 80018c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018c4:	4829      	ldr	r0, [pc, #164]	@ (800196c <cell11_Temp_02_Set+0x168>)
 80018c6:	f007 fb89 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 80018ca:	f04f 33ff 	mov.w	r3, #4294967295
 80018ce:	2202      	movs	r2, #2
 80018d0:	4929      	ldr	r1, [pc, #164]	@ (8001978 <cell11_Temp_02_Set+0x174>)
 80018d2:	4828      	ldr	r0, [pc, #160]	@ (8001974 <cell11_Temp_02_Set+0x170>)
 80018d4:	f009 f94f 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 80018d8:	2201      	movs	r2, #1
 80018da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018de:	4823      	ldr	r0, [pc, #140]	@ (800196c <cell11_Temp_02_Set+0x168>)
 80018e0:	f007 fb7c 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80018e4:	200a      	movs	r0, #10
 80018e6:	f006 fcd1 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 80018ea:	2200      	movs	r2, #0
 80018ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018f0:	481e      	ldr	r0, [pc, #120]	@ (800196c <cell11_Temp_02_Set+0x168>)
 80018f2:	f007 fb73 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 80018f6:	f107 0108 	add.w	r1, r7, #8
 80018fa:	f04f 33ff 	mov.w	r3, #4294967295
 80018fe:	2202      	movs	r2, #2
 8001900:	481c      	ldr	r0, [pc, #112]	@ (8001974 <cell11_Temp_02_Set+0x170>)
 8001902:	f009 f938 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001906:	2201      	movs	r2, #1
 8001908:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800190c:	4817      	ldr	r0, [pc, #92]	@ (800196c <cell11_Temp_02_Set+0x168>)
 800190e:	f007 fb65 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001912:	200a      	movs	r0, #10
 8001914:	f006 fcba 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_RESET);
 8001918:	2200      	movs	r2, #0
 800191a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800191e:	4813      	ldr	r0, [pc, #76]	@ (800196c <cell11_Temp_02_Set+0x168>)
 8001920:	f007 fb5c 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8001924:	f04f 33ff 	mov.w	r3, #4294967295
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	2302      	movs	r3, #2
 800192c:	4a13      	ldr	r2, [pc, #76]	@ (800197c <cell11_Temp_02_Set+0x178>)
 800192e:	4914      	ldr	r1, [pc, #80]	@ (8001980 <cell11_Temp_02_Set+0x17c>)
 8001930:	4810      	ldr	r0, [pc, #64]	@ (8001974 <cell11_Temp_02_Set+0x170>)
 8001932:	f009 fb7d 	bl	800b030 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_CS_Pin, GPIO_PIN_SET);
 8001936:	2201      	movs	r2, #1
 8001938:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800193c:	480b      	ldr	r0, [pc, #44]	@ (800196c <cell11_Temp_02_Set+0x168>)
 800193e:	f007 fb4d 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001942:	200a      	movs	r0, #10
 8001944:	f006 fca2 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_02_LED_Pin, GPIO_PIN_RESET);
 8001948:	2200      	movs	r2, #0
 800194a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800194e:	4807      	ldr	r0, [pc, #28]	@ (800196c <cell11_Temp_02_Set+0x168>)
 8001950:	f007 fb44 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001954:	200a      	movs	r0, #10
 8001956:	f006 fc99 	bl	800828c <HAL_Delay>

}
 800195a:	bf00      	nop
 800195c:	3750      	adds	r7, #80	@ 0x50
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40490000 	.word	0x40490000
 8001968:	40900000 	.word	0x40900000
 800196c:	40021c00 	.word	0x40021c00
 8001970:	200009c0 	.word	0x200009c0
 8001974:	20001928 	.word	0x20001928
 8001978:	20000160 	.word	0x20000160
 800197c:	200009c4 	.word	0x200009c4
 8001980:	20000164 	.word	0x20000164

08001984 <cell11_Temp_03_Set>:

void cell11_Temp_03_Set(float resistance){
 8001984:	b580      	push	{r7, lr}
 8001986:	b096      	sub	sp, #88	@ 0x58
 8001988:	af02      	add	r7, sp, #8
 800198a:	ed87 0a01 	vstr	s0, [r7, #4]
	int res = (resistance/50.0)*1024;
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f7fe fd92 	bl	80004b8 <__aeabi_f2d>
 8001994:	f04f 0200 	mov.w	r2, #0
 8001998:	4b51      	ldr	r3, [pc, #324]	@ (8001ae0 <cell11_Temp_03_Set+0x15c>)
 800199a:	f7fe ff0f 	bl	80007bc <__aeabi_ddiv>
 800199e:	4602      	mov	r2, r0
 80019a0:	460b      	mov	r3, r1
 80019a2:	4610      	mov	r0, r2
 80019a4:	4619      	mov	r1, r3
 80019a6:	f04f 0200 	mov.w	r2, #0
 80019aa:	4b4e      	ldr	r3, [pc, #312]	@ (8001ae4 <cell11_Temp_03_Set+0x160>)
 80019ac:	f7fe fddc 	bl	8000568 <__aeabi_dmul>
 80019b0:	4602      	mov	r2, r0
 80019b2:	460b      	mov	r3, r1
 80019b4:	4610      	mov	r0, r2
 80019b6:	4619      	mov	r1, r3
 80019b8:	f7fe ffe8 	bl	800098c <__aeabi_d2iz>
 80019bc:	4603      	mov	r3, r0
 80019be:	64fb      	str	r3, [r7, #76]	@ 0x4c
	int resArray [16]= {0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0};
 80019c0:	f107 030c 	add.w	r3, r7, #12
 80019c4:	2240      	movs	r2, #64	@ 0x40
 80019c6:	2100      	movs	r1, #0
 80019c8:	4618      	mov	r0, r3
 80019ca:	f00b f843 	bl	800ca54 <memset>
 80019ce:	2301      	movs	r3, #1
 80019d0:	623b      	str	r3, [r7, #32]
	uint8_t resByteArray [2];
	intToBinary(res, resArray);
 80019d2:	f107 030c 	add.w	r3, r7, #12
 80019d6:	4619      	mov	r1, r3
 80019d8:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80019da:	f7ff fbc1 	bl	8001160 <intToBinary>
	assignBytes(resArray, resByteArray);
 80019de:	f107 0208 	add.w	r2, r7, #8
 80019e2:	f107 030c 	add.w	r3, r7, #12
 80019e6:	4611      	mov	r1, r2
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff fbda 	bl	80011a2 <assignBytes>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin, GPIO_PIN_SET);
 80019ee:	2201      	movs	r2, #1
 80019f0:	2140      	movs	r1, #64	@ 0x40
 80019f2:	483d      	ldr	r0, [pc, #244]	@ (8001ae8 <cell11_Temp_03_Set+0x164>)
 80019f4:	f007 faf2 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80019f8:	200a      	movs	r0, #10
 80019fa:	f006 fc47 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 80019fe:	2201      	movs	r2, #1
 8001a00:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a04:	4839      	ldr	r0, [pc, #228]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001a06:	f007 fae9 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001a0a:	200a      	movs	r0, #10
 8001a0c:	f006 fc3e 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8001a10:	2200      	movs	r2, #0
 8001a12:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a16:	4835      	ldr	r0, [pc, #212]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001a18:	f007 fae0 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&nopCommand, 2, HAL_MAX_DELAY);
 8001a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a20:	2202      	movs	r2, #2
 8001a22:	4933      	ldr	r1, [pc, #204]	@ (8001af0 <cell11_Temp_03_Set+0x16c>)
 8001a24:	4833      	ldr	r0, [pc, #204]	@ (8001af4 <cell11_Temp_03_Set+0x170>)
 8001a26:	f009 f8a6 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a30:	482e      	ldr	r0, [pc, #184]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001a32:	f007 fad3 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001a36:	200a      	movs	r0, #10
 8001a38:	f006 fc28 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a42:	482a      	ldr	r0, [pc, #168]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001a44:	f007 faca 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&controlArray, 2, HAL_MAX_DELAY);
 8001a48:	f04f 33ff 	mov.w	r3, #4294967295
 8001a4c:	2202      	movs	r2, #2
 8001a4e:	492a      	ldr	r1, [pc, #168]	@ (8001af8 <cell11_Temp_03_Set+0x174>)
 8001a50:	4828      	ldr	r0, [pc, #160]	@ (8001af4 <cell11_Temp_03_Set+0x170>)
 8001a52:	f009 f890 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001a56:	2201      	movs	r2, #1
 8001a58:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a5c:	4823      	ldr	r0, [pc, #140]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001a5e:	f007 fabd 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001a62:	200a      	movs	r0, #10
 8001a64:	f006 fc12 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8001a68:	2200      	movs	r2, #0
 8001a6a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a6e:	481f      	ldr	r0, [pc, #124]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001a70:	f007 fab4 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)&resByteArray, 2, HAL_MAX_DELAY);
 8001a74:	f107 0108 	add.w	r1, r7, #8
 8001a78:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7c:	2202      	movs	r2, #2
 8001a7e:	481d      	ldr	r0, [pc, #116]	@ (8001af4 <cell11_Temp_03_Set+0x170>)
 8001a80:	f009 f879 	bl	800ab76 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001a84:	2201      	movs	r2, #1
 8001a86:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a8a:	4818      	ldr	r0, [pc, #96]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001a8c:	f007 faa6 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001a90:	200a      	movs	r0, #10
 8001a92:	f006 fbfb 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_RESET);
 8001a96:	2200      	movs	r2, #0
 8001a98:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a9c:	4813      	ldr	r0, [pc, #76]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001a9e:	f007 fa9d 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&dataRead, (uint8_t*)&misoCell12Res1, 2, HAL_MAX_DELAY);
 8001aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa6:	9300      	str	r3, [sp, #0]
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	4a14      	ldr	r2, [pc, #80]	@ (8001afc <cell11_Temp_03_Set+0x178>)
 8001aac:	4914      	ldr	r1, [pc, #80]	@ (8001b00 <cell11_Temp_03_Set+0x17c>)
 8001aae:	4811      	ldr	r0, [pc, #68]	@ (8001af4 <cell11_Temp_03_Set+0x170>)
 8001ab0:	f009 fabe 	bl	800b030 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CELL11_TEMP_03_CS_GPIO_Port, CELL11_TEMP_03_CS_Pin, GPIO_PIN_SET);
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001aba:	480c      	ldr	r0, [pc, #48]	@ (8001aec <cell11_Temp_03_Set+0x168>)
 8001abc:	f007 fa8e 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001ac0:	200a      	movs	r0, #10
 8001ac2:	f006 fbe3 	bl	800828c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin, GPIO_PIN_RESET);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2140      	movs	r1, #64	@ 0x40
 8001aca:	4807      	ldr	r0, [pc, #28]	@ (8001ae8 <cell11_Temp_03_Set+0x164>)
 8001acc:	f007 fa86 	bl	8008fdc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001ad0:	200a      	movs	r0, #10
 8001ad2:	f006 fbdb 	bl	800828c <HAL_Delay>

}
 8001ad6:	bf00      	nop
 8001ad8:	3750      	adds	r7, #80	@ 0x50
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40490000 	.word	0x40490000
 8001ae4:	40900000 	.word	0x40900000
 8001ae8:	40021c00 	.word	0x40021c00
 8001aec:	40020400 	.word	0x40020400
 8001af0:	200009c0 	.word	0x200009c0
 8001af4:	20001928 	.word	0x20001928
 8001af8:	20000160 	.word	0x20000160
 8001afc:	200009c4 	.word	0x200009c4
 8001b00:	20000164 	.word	0x20000164

08001b04 <Set_Resistance>:
	HAL_Delay(10);

}


void Set_Resistance(uint8_t tempCardId,uint8_t temperature){
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	460a      	mov	r2, r1
 8001b0e:	71fb      	strb	r3, [r7, #7]
 8001b10:	4613      	mov	r3, r2
 8001b12:	71bb      	strb	r3, [r7, #6]
	switch (tempCardId){
 8001b14:	79fb      	ldrb	r3, [r7, #7]
 8001b16:	3b01      	subs	r3, #1
 8001b18:	2b05      	cmp	r3, #5
 8001b1a:	d845      	bhi.n	8001ba8 <Set_Resistance+0xa4>
 8001b1c:	a201      	add	r2, pc, #4	@ (adr r2, 8001b24 <Set_Resistance+0x20>)
 8001b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b22:	bf00      	nop
 8001b24:	08001b3d 	.word	0x08001b3d
 8001b28:	08001b4f 	.word	0x08001b4f
 8001b2c:	08001b61 	.word	0x08001b61
 8001b30:	08001b73 	.word	0x08001b73
 8001b34:	08001b85 	.word	0x08001b85
 8001b38:	08001b97 	.word	0x08001b97


	case 0x01:
		cell12_Temp_01_Set(temperature);
 8001b3c:	79bb      	ldrb	r3, [r7, #6]
 8001b3e:	ee07 3a90 	vmov	s15, r3
 8001b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b46:	eeb0 0a67 	vmov.f32	s0, s15
 8001b4a:	f7ff fb6f 	bl	800122c <cell12_Temp_01_Set>

	case 0x02:
		cell12_Temp_02_Set(temperature);
 8001b4e:	79bb      	ldrb	r3, [r7, #6]
 8001b50:	ee07 3a90 	vmov	s15, r3
 8001b54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b58:	eeb0 0a67 	vmov.f32	s0, s15
 8001b5c:	f7ff fc1c 	bl	8001398 <cell12_Temp_02_Set>

	case 0x03:
		cell12_Temp_03_Set(temperature);
 8001b60:	79bb      	ldrb	r3, [r7, #6]
 8001b62:	ee07 3a90 	vmov	s15, r3
 8001b66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b6a:	eeb0 0a67 	vmov.f32	s0, s15
 8001b6e:	f7ff fcd3 	bl	8001518 <cell12_Temp_03_Set>

	case 0x04:
		cell11_Temp_01_Set(temperature);
 8001b72:	79bb      	ldrb	r3, [r7, #6]
 8001b74:	ee07 3a90 	vmov	s15, r3
 8001b78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b7c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b80:	f7ff fd80 	bl	8001684 <cell11_Temp_01_Set>

	case 0x05:
		cell11_Temp_02_Set(temperature);
 8001b84:	79bb      	ldrb	r3, [r7, #6]
 8001b86:	ee07 3a90 	vmov	s15, r3
 8001b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b8e:	eeb0 0a67 	vmov.f32	s0, s15
 8001b92:	f7ff fe37 	bl	8001804 <cell11_Temp_02_Set>

	case 0x06:
		cell11_Temp_03_Set(temperature);
 8001b96:	79bb      	ldrb	r3, [r7, #6]
 8001b98:	ee07 3a90 	vmov	s15, r3
 8001b9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ba0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ba4:	f7ff feee 	bl	8001984 <cell11_Temp_03_Set>


	}


}
 8001ba8:	bf00      	nop
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <u8x8_stm32_gpio_and_delay>:
 */
static uint8_t u8x8_stm32_gpio_and_delay(u8x8_t * const u8x8,
                                           uint8_t msg,
                                           uint8_t arg_int,
                                           void * const arg_ptr)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	607b      	str	r3, [r7, #4]
 8001bba:	460b      	mov	r3, r1
 8001bbc:	72fb      	strb	r3, [r7, #11]
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	72bb      	strb	r3, [r7, #10]
    /* Suppress unused parameter warnings */
    (void)u8x8;
    (void)arg_ptr;

    switch (msg)
 8001bc2:	7afb      	ldrb	r3, [r7, #11]
 8001bc4:	2b4b      	cmp	r3, #75	@ 0x4b
 8001bc6:	d01a      	beq.n	8001bfe <u8x8_stm32_gpio_and_delay+0x4e>
 8001bc8:	2b4b      	cmp	r3, #75	@ 0x4b
 8001bca:	dc1f      	bgt.n	8001c0c <u8x8_stm32_gpio_and_delay+0x5c>
 8001bcc:	2b4a      	cmp	r3, #74	@ 0x4a
 8001bce:	d00f      	beq.n	8001bf0 <u8x8_stm32_gpio_and_delay+0x40>
 8001bd0:	2b4a      	cmp	r3, #74	@ 0x4a
 8001bd2:	dc1b      	bgt.n	8001c0c <u8x8_stm32_gpio_and_delay+0x5c>
 8001bd4:	2b28      	cmp	r3, #40	@ 0x28
 8001bd6:	d002      	beq.n	8001bde <u8x8_stm32_gpio_and_delay+0x2e>
 8001bd8:	2b29      	cmp	r3, #41	@ 0x29
 8001bda:	d004      	beq.n	8001be6 <u8x8_stm32_gpio_and_delay+0x36>
        case U8X8_MSG_GPIO_RESET:
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
            break;
        default:
            /* No action */
            break;
 8001bdc:	e016      	b.n	8001c0c <u8x8_stm32_gpio_and_delay+0x5c>
            HAL_Delay(DISPLAY_UPDATE_DELAY_U32);
 8001bde:	2002      	movs	r0, #2
 8001be0:	f006 fb54 	bl	800828c <HAL_Delay>
            break;
 8001be4:	e013      	b.n	8001c0e <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_Delay(arg_int);
 8001be6:	7abb      	ldrb	r3, [r7, #10]
 8001be8:	4618      	mov	r0, r3
 8001bea:	f006 fb4f 	bl	800828c <HAL_Delay>
            break;
 8001bee:	e00e      	b.n	8001c0e <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 8001bf0:	7abb      	ldrb	r3, [r7, #10]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	2108      	movs	r1, #8
 8001bf6:	4808      	ldr	r0, [pc, #32]	@ (8001c18 <u8x8_stm32_gpio_and_delay+0x68>)
 8001bf8:	f007 f9f0 	bl	8008fdc <HAL_GPIO_WritePin>
            break;
 8001bfc:	e007      	b.n	8001c0e <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
 8001bfe:	7abb      	ldrb	r3, [r7, #10]
 8001c00:	461a      	mov	r2, r3
 8001c02:	2104      	movs	r1, #4
 8001c04:	4804      	ldr	r0, [pc, #16]	@ (8001c18 <u8x8_stm32_gpio_and_delay+0x68>)
 8001c06:	f007 f9e9 	bl	8008fdc <HAL_GPIO_WritePin>
            break;
 8001c0a:	e000      	b.n	8001c0e <u8x8_stm32_gpio_and_delay+0x5e>
            break;
 8001c0c:	bf00      	nop
    }
    return 1U;
 8001c0e:	2301      	movs	r3, #1
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3710      	adds	r7, #16
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	40021800 	.word	0x40021800

08001c1c <u8x8_byte_4wire_hw_spi>:
 */
static uint8_t u8x8_byte_4wire_hw_spi(u8x8_t * const u8x8,
                                      uint8_t msg,
                                      uint8_t arg_int,
                                      void * const arg_ptr)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	607b      	str	r3, [r7, #4]
 8001c26:	460b      	mov	r3, r1
 8001c28:	72fb      	strb	r3, [r7, #11]
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	72bb      	strb	r3, [r7, #10]
    uint8_t retVal = 1U;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	75fb      	strb	r3, [r7, #23]

    switch (msg)
 8001c32:	7afb      	ldrb	r3, [r7, #11]
 8001c34:	3b14      	subs	r3, #20
 8001c36:	2b0c      	cmp	r3, #12
 8001c38:	d83e      	bhi.n	8001cb8 <u8x8_byte_4wire_hw_spi+0x9c>
 8001c3a:	a201      	add	r2, pc, #4	@ (adr r2, 8001c40 <u8x8_byte_4wire_hw_spi+0x24>)
 8001c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c40:	08001cbf 	.word	0x08001cbf
 8001c44:	08001cb9 	.word	0x08001cb9
 8001c48:	08001cb9 	.word	0x08001cb9
 8001c4c:	08001c75 	.word	0x08001c75
 8001c50:	08001c95 	.word	0x08001c95
 8001c54:	08001ca7 	.word	0x08001ca7
 8001c58:	08001cb9 	.word	0x08001cb9
 8001c5c:	08001cb9 	.word	0x08001cb9
 8001c60:	08001cb9 	.word	0x08001cb9
 8001c64:	08001cb9 	.word	0x08001cb9
 8001c68:	08001cb9 	.word	0x08001cb9
 8001c6c:	08001cb9 	.word	0x08001cb9
 8001c70:	08001c87 	.word	0x08001c87
    {
        case U8X8_MSG_BYTE_SEND:
            (void)HAL_SPI_Transmit(&hspi3, (uint8_t *)arg_ptr, arg_int, SPI_TIMEOUT_U32);
 8001c74:	7abb      	ldrb	r3, [r7, #10]
 8001c76:	b29a      	uxth	r2, r3
 8001c78:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001c7c:	6879      	ldr	r1, [r7, #4]
 8001c7e:	4813      	ldr	r0, [pc, #76]	@ (8001ccc <u8x8_byte_4wire_hw_spi+0xb0>)
 8001c80:	f008 ff79 	bl	800ab76 <HAL_SPI_Transmit>
            break;
 8001c84:	e01c      	b.n	8001cc0 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_INIT:
            break;
        case U8X8_MSG_BYTE_SET_DC:
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 8001c86:	7abb      	ldrb	r3, [r7, #10]
 8001c88:	461a      	mov	r2, r3
 8001c8a:	2108      	movs	r1, #8
 8001c8c:	4810      	ldr	r0, [pc, #64]	@ (8001cd0 <u8x8_byte_4wire_hw_spi+0xb4>)
 8001c8e:	f007 f9a5 	bl	8008fdc <HAL_GPIO_WritePin>
            break;
 8001c92:	e015      	b.n	8001cc0 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_START_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_enable_level);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	2104      	movs	r1, #4
 8001c9e:	480d      	ldr	r0, [pc, #52]	@ (8001cd4 <u8x8_byte_4wire_hw_spi+0xb8>)
 8001ca0:	f007 f99c 	bl	8008fdc <HAL_GPIO_WritePin>
            break;
 8001ca4:	e00c      	b.n	8001cc0 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_END_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_disable_level);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	785b      	ldrb	r3, [r3, #1]
 8001cac:	461a      	mov	r2, r3
 8001cae:	2104      	movs	r1, #4
 8001cb0:	4808      	ldr	r0, [pc, #32]	@ (8001cd4 <u8x8_byte_4wire_hw_spi+0xb8>)
 8001cb2:	f007 f993 	bl	8008fdc <HAL_GPIO_WritePin>
            break;
 8001cb6:	e003      	b.n	8001cc0 <u8x8_byte_4wire_hw_spi+0xa4>
        default:
            retVal = 0U;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	75fb      	strb	r3, [r7, #23]
            break;
 8001cbc:	e000      	b.n	8001cc0 <u8x8_byte_4wire_hw_spi+0xa4>
            break;
 8001cbe:	bf00      	nop
    }
    return retVal;
 8001cc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3718      	adds	r7, #24
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20001980 	.word	0x20001980
 8001cd0:	40021800 	.word	0x40021800
 8001cd4:	40020c00 	.word	0x40020c00

08001cd8 <Display_Init>:

/**
 * @brief Initializes the display hardware and u8g2 library.
 */
void Display_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
    /* Turn on the backlight */
    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_SET);
 8001cdc:	2201      	movs	r2, #1
 8001cde:	2110      	movs	r1, #16
 8001ce0:	480c      	ldr	r0, [pc, #48]	@ (8001d14 <Display_Init+0x3c>)
 8001ce2:	f007 f97b 	bl	8008fdc <HAL_GPIO_WritePin>

    /* Setup u8g2 for the ST7565 display.
       Adjust the setup function if your display type differs. */
    u8g2_Setup_st7565_64128n_f(&u8g2, U8G2_R2, u8x8_byte_4wire_hw_spi, u8x8_stm32_gpio_and_delay);
 8001ce6:	4b0c      	ldr	r3, [pc, #48]	@ (8001d18 <Display_Init+0x40>)
 8001ce8:	4a0c      	ldr	r2, [pc, #48]	@ (8001d1c <Display_Init+0x44>)
 8001cea:	490d      	ldr	r1, [pc, #52]	@ (8001d20 <Display_Init+0x48>)
 8001cec:	480d      	ldr	r0, [pc, #52]	@ (8001d24 <Display_Init+0x4c>)
 8001cee:	f000 fa17 	bl	8002120 <u8g2_Setup_st7565_64128n_f>
    u8g2_InitDisplay(&u8g2);
 8001cf2:	480c      	ldr	r0, [pc, #48]	@ (8001d24 <Display_Init+0x4c>)
 8001cf4:	f001 fe22 	bl	800393c <u8x8_InitDisplay>
    u8g2_SetPowerSave(&u8g2, 0);
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	480a      	ldr	r0, [pc, #40]	@ (8001d24 <Display_Init+0x4c>)
 8001cfc:	f001 fe2d 	bl	800395a <u8x8_SetPowerSave>
    u8g2_ClearDisplay(&u8g2);
 8001d00:	4808      	ldr	r0, [pc, #32]	@ (8001d24 <Display_Init+0x4c>)
 8001d02:	f000 f9e7 	bl	80020d4 <u8g2_ClearDisplay>
    u8g2_SetContrast(&u8g2, CONTRAST_VALUE_U8);
 8001d06:	2178      	movs	r1, #120	@ 0x78
 8001d08:	4806      	ldr	r0, [pc, #24]	@ (8001d24 <Display_Init+0x4c>)
 8001d0a:	f001 fe37 	bl	800397c <u8x8_SetContrast>
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40021800 	.word	0x40021800
 8001d18:	08001bb1 	.word	0x08001bb1
 8001d1c:	08001c1d 	.word	0x08001c1d
 8001d20:	0800d860 	.word	0x0800d860
 8001d24:	200009c8 	.word	0x200009c8

08001d28 <Display_MainTitlePage>:
 * @brief Displays the main title page.
 *
 * This function draws the main title page with a logo and text.
 */
void Display_MainTitlePage(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af02      	add	r7, sp, #8
    do
    {
        /* Begin a new page */
        u8g2_FirstPage(&u8g2);
 8001d2e:	4824      	ldr	r0, [pc, #144]	@ (8001dc0 <Display_MainTitlePage+0x98>)
 8001d30:	f000 f98e 	bl	8002050 <u8g2_FirstPage>
        do
        {
            /* Draw the logo image */
            u8g2_DrawXBM(&u8g2, 0, 0, 128, 64, logo);
 8001d34:	4b23      	ldr	r3, [pc, #140]	@ (8001dc4 <Display_MainTitlePage+0x9c>)
 8001d36:	9301      	str	r3, [sp, #4]
 8001d38:	2340      	movs	r3, #64	@ 0x40
 8001d3a:	9300      	str	r3, [sp, #0]
 8001d3c:	2380      	movs	r3, #128	@ 0x80
 8001d3e:	2200      	movs	r2, #0
 8001d40:	2100      	movs	r1, #0
 8001d42:	481f      	ldr	r0, [pc, #124]	@ (8001dc0 <Display_MainTitlePage+0x98>)
 8001d44:	f000 f8b6 	bl	8001eb4 <u8g2_DrawXBM>
        }
        while (u8g2_NextPage(&u8g2) != 0U);
 8001d48:	481d      	ldr	r0, [pc, #116]	@ (8001dc0 <Display_MainTitlePage+0x98>)
 8001d4a:	f000 f995 	bl	8002078 <u8g2_NextPage>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d1ef      	bne.n	8001d34 <Display_MainTitlePage+0xc>

        HAL_Delay(PAGE_DELAY_U32);
 8001d54:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d58:	f006 fa98 	bl	800828c <HAL_Delay>

        /* Clear the buffer and draw title text */
        u8g2_ClearBuffer(&u8g2);
 8001d5c:	4818      	ldr	r0, [pc, #96]	@ (8001dc0 <Display_MainTitlePage+0x98>)
 8001d5e:	f000 f8ec 	bl	8001f3a <u8g2_ClearBuffer>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 8001d62:	4919      	ldr	r1, [pc, #100]	@ (8001dc8 <Display_MainTitlePage+0xa0>)
 8001d64:	4816      	ldr	r0, [pc, #88]	@ (8001dc0 <Display_MainTitlePage+0x98>)
 8001d66:	f000 ff8b 	bl	8002c80 <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 42, 16, "VEGA");
 8001d6a:	4b18      	ldr	r3, [pc, #96]	@ (8001dcc <Display_MainTitlePage+0xa4>)
 8001d6c:	2210      	movs	r2, #16
 8001d6e:	212a      	movs	r1, #42	@ 0x2a
 8001d70:	4813      	ldr	r0, [pc, #76]	@ (8001dc0 <Display_MainTitlePage+0x98>)
 8001d72:	f000 fee3 	bl	8002b3c <u8g2_DrawStr>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 8001d76:	4914      	ldr	r1, [pc, #80]	@ (8001dc8 <Display_MainTitlePage+0xa0>)
 8001d78:	4811      	ldr	r0, [pc, #68]	@ (8001dc0 <Display_MainTitlePage+0x98>)
 8001d7a:	f000 ff81 	bl	8002c80 <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 6, 33, "INNOVATIONS");
 8001d7e:	4b14      	ldr	r3, [pc, #80]	@ (8001dd0 <Display_MainTitlePage+0xa8>)
 8001d80:	2221      	movs	r2, #33	@ 0x21
 8001d82:	2106      	movs	r1, #6
 8001d84:	480e      	ldr	r0, [pc, #56]	@ (8001dc0 <Display_MainTitlePage+0x98>)
 8001d86:	f000 fed9 	bl	8002b3c <u8g2_DrawStr>
        HAL_Delay(TEXT_DELAY_U32);
 8001d8a:	200a      	movs	r0, #10
 8001d8c:	f006 fa7e 	bl	800828c <HAL_Delay>
        u8g2_ClearBuffer(&u8g2);
 8001d90:	480b      	ldr	r0, [pc, #44]	@ (8001dc0 <Display_MainTitlePage+0x98>)
 8001d92:	f000 f8d2 	bl	8001f3a <u8g2_ClearBuffer>
    }
    while (u8g2_NextPage(&u8g2) != 0U);
 8001d96:	480a      	ldr	r0, [pc, #40]	@ (8001dc0 <Display_MainTitlePage+0x98>)
 8001d98:	f000 f96e 	bl	8002078 <u8g2_NextPage>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d1c5      	bne.n	8001d2e <Display_MainTitlePage+0x6>

    HAL_Delay(FINAL_PAGE_DELAY_U32);
 8001da2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001da6:	f006 fa71 	bl	800828c <HAL_Delay>

    u8g2_ClearBuffer(&u8g2);
 8001daa:	4805      	ldr	r0, [pc, #20]	@ (8001dc0 <Display_MainTitlePage+0x98>)
 8001dac:	f000 f8c5 	bl	8001f3a <u8g2_ClearBuffer>

    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_RESET);
 8001db0:	2200      	movs	r2, #0
 8001db2:	2110      	movs	r1, #16
 8001db4:	4807      	ldr	r0, [pc, #28]	@ (8001dd4 <Display_MainTitlePage+0xac>)
 8001db6:	f007 f911 	bl	8008fdc <HAL_GPIO_WritePin>
}
 8001dba:	bf00      	nop
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	200009c8 	.word	0x200009c8
 8001dc4:	20000168 	.word	0x20000168
 8001dc8:	0800cc08 	.word	0x0800cc08
 8001dcc:	0800cb88 	.word	0x0800cb88
 8001dd0:	0800cb90 	.word	0x0800cb90
 8001dd4:	40021800 	.word	0x40021800

08001dd8 <u8g2_DrawHXBM>:
}



void u8g2_DrawHXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b088      	sub	sp, #32
 8001ddc:	af02      	add	r7, sp, #8
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	4608      	mov	r0, r1
 8001de2:	4611      	mov	r1, r2
 8001de4:	461a      	mov	r2, r3
 8001de6:	4603      	mov	r3, r0
 8001de8:	817b      	strh	r3, [r7, #10]
 8001dea:	460b      	mov	r3, r1
 8001dec:	813b      	strh	r3, [r7, #8]
 8001dee:	4613      	mov	r3, r2
 8001df0:	80fb      	strh	r3, [r7, #6]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8001df8:	75bb      	strb	r3, [r7, #22]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 8001dfa:	7dbb      	ldrb	r3, [r7, #22]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	bf0c      	ite	eq
 8001e00:	2301      	moveq	r3, #1
 8001e02:	2300      	movne	r3, #0
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	757b      	strb	r3, [r7, #21]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
 8001e08:	897a      	ldrh	r2, [r7, #10]
 8001e0a:	88fb      	ldrh	r3, [r7, #6]
 8001e0c:	4413      	add	r3, r2
 8001e0e:	b298      	uxth	r0, r3
 8001e10:	893b      	ldrh	r3, [r7, #8]
 8001e12:	3301      	adds	r3, #1
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	893a      	ldrh	r2, [r7, #8]
 8001e18:	8979      	ldrh	r1, [r7, #10]
 8001e1a:	9300      	str	r3, [sp, #0]
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	68f8      	ldr	r0, [r7, #12]
 8001e20:	f001 f875 	bl	8002f0e <u8g2_IsIntersection>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d040      	beq.n	8001eac <u8g2_DrawHXBM+0xd4>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 1;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	75fb      	strb	r3, [r7, #23]
  while(len > 0) {
 8001e2e:	e035      	b.n	8001e9c <u8g2_DrawHXBM+0xc4>
    if ( *b & mask ) {
 8001e30:	6a3b      	ldr	r3, [r7, #32]
 8001e32:	781a      	ldrb	r2, [r3, #0]
 8001e34:	7dfb      	ldrb	r3, [r7, #23]
 8001e36:	4013      	ands	r3, r2
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d00c      	beq.n	8001e58 <u8g2_DrawHXBM+0x80>
      u8g2->draw_color = color;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	7dba      	ldrb	r2, [r7, #22]
 8001e42:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8001e46:	893a      	ldrh	r2, [r7, #8]
 8001e48:	8979      	ldrh	r1, [r7, #10]
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	9300      	str	r3, [sp, #0]
 8001e4e:	2301      	movs	r3, #1
 8001e50:	68f8      	ldr	r0, [r7, #12]
 8001e52:	f000 ff9e 	bl	8002d92 <u8g2_DrawHVLine>
 8001e56:	e010      	b.n	8001e7a <u8g2_DrawHXBM+0xa2>
    } else if ( u8g2->bitmap_transparency == 0 ) {
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d10b      	bne.n	8001e7a <u8g2_DrawHXBM+0xa2>
      u8g2->draw_color = ncolor;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	7d7a      	ldrb	r2, [r7, #21]
 8001e66:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8001e6a:	893a      	ldrh	r2, [r7, #8]
 8001e6c:	8979      	ldrh	r1, [r7, #10]
 8001e6e:	2300      	movs	r3, #0
 8001e70:	9300      	str	r3, [sp, #0]
 8001e72:	2301      	movs	r3, #1
 8001e74:	68f8      	ldr	r0, [r7, #12]
 8001e76:	f000 ff8c 	bl	8002d92 <u8g2_DrawHVLine>
    }
    x++;
 8001e7a:	897b      	ldrh	r3, [r7, #10]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	817b      	strh	r3, [r7, #10]
    mask <<= 1;
 8001e80:	7dfb      	ldrb	r3, [r7, #23]
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	75fb      	strb	r3, [r7, #23]
    if ( mask == 0 )
 8001e86:	7dfb      	ldrb	r3, [r7, #23]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d104      	bne.n	8001e96 <u8g2_DrawHXBM+0xbe>
    {
      mask = 1;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	75fb      	strb	r3, [r7, #23]
      b++;
 8001e90:	6a3b      	ldr	r3, [r7, #32]
 8001e92:	3301      	adds	r3, #1
 8001e94:	623b      	str	r3, [r7, #32]
    }
    len--;
 8001e96:	88fb      	ldrh	r3, [r7, #6]
 8001e98:	3b01      	subs	r3, #1
 8001e9a:	80fb      	strh	r3, [r7, #6]
  while(len > 0) {
 8001e9c:	88fb      	ldrh	r3, [r7, #6]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d1c6      	bne.n	8001e30 <u8g2_DrawHXBM+0x58>
  }
  u8g2->draw_color = color;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	7dba      	ldrb	r2, [r7, #22]
 8001ea6:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
 8001eaa:	e000      	b.n	8001eae <u8g2_DrawHXBM+0xd6>
    return;
 8001eac:	bf00      	nop
}
 8001eae:	3718      	adds	r7, #24
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <u8g2_DrawXBM>:


void u8g2_DrawXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, const uint8_t *bitmap)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b088      	sub	sp, #32
 8001eb8:	af02      	add	r7, sp, #8
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	4608      	mov	r0, r1
 8001ebe:	4611      	mov	r1, r2
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	817b      	strh	r3, [r7, #10]
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	813b      	strh	r3, [r7, #8]
 8001eca:	4613      	mov	r3, r2
 8001ecc:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t blen;
  blen = w;
 8001ece:	88fb      	ldrh	r3, [r7, #6]
 8001ed0:	82fb      	strh	r3, [r7, #22]
  blen += 7;
 8001ed2:	8afb      	ldrh	r3, [r7, #22]
 8001ed4:	3307      	adds	r3, #7
 8001ed6:	82fb      	strh	r3, [r7, #22]
  blen >>= 3;
 8001ed8:	8afb      	ldrh	r3, [r7, #22]
 8001eda:	08db      	lsrs	r3, r3, #3
 8001edc:	82fb      	strh	r3, [r7, #22]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8001ede:	897a      	ldrh	r2, [r7, #10]
 8001ee0:	88fb      	ldrh	r3, [r7, #6]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	b298      	uxth	r0, r3
 8001ee6:	893a      	ldrh	r2, [r7, #8]
 8001ee8:	8c3b      	ldrh	r3, [r7, #32]
 8001eea:	4413      	add	r3, r2
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	893a      	ldrh	r2, [r7, #8]
 8001ef0:	8979      	ldrh	r1, [r7, #10]
 8001ef2:	9300      	str	r3, [sp, #0]
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	68f8      	ldr	r0, [r7, #12]
 8001ef8:	f001 f809 	bl	8002f0e <u8g2_IsIntersection>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d017      	beq.n	8001f32 <u8g2_DrawXBM+0x7e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 8001f02:	e012      	b.n	8001f2a <u8g2_DrawXBM+0x76>
  {
    u8g2_DrawHXBM(u8g2, x, y, w, bitmap);
 8001f04:	88f8      	ldrh	r0, [r7, #6]
 8001f06:	893a      	ldrh	r2, [r7, #8]
 8001f08:	8979      	ldrh	r1, [r7, #10]
 8001f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f0c:	9300      	str	r3, [sp, #0]
 8001f0e:	4603      	mov	r3, r0
 8001f10:	68f8      	ldr	r0, [r7, #12]
 8001f12:	f7ff ff61 	bl	8001dd8 <u8g2_DrawHXBM>
    bitmap += blen;
 8001f16:	8afb      	ldrh	r3, [r7, #22]
 8001f18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f1a:	4413      	add	r3, r2
 8001f1c:	627b      	str	r3, [r7, #36]	@ 0x24
    y++;
 8001f1e:	893b      	ldrh	r3, [r7, #8]
 8001f20:	3301      	adds	r3, #1
 8001f22:	813b      	strh	r3, [r7, #8]
    h--;
 8001f24:	8c3b      	ldrh	r3, [r7, #32]
 8001f26:	3b01      	subs	r3, #1
 8001f28:	843b      	strh	r3, [r7, #32]
  while( h > 0 )
 8001f2a:	8c3b      	ldrh	r3, [r7, #32]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d1e9      	bne.n	8001f04 <u8g2_DrawXBM+0x50>
 8001f30:	e000      	b.n	8001f34 <u8g2_DrawXBM+0x80>
    return;
 8001f32:	bf00      	nop
  }
}
 8001f34:	3718      	adds	r7, #24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b084      	sub	sp, #16
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	7c1b      	ldrb	r3, [r3, #16]
 8001f48:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001f50:	461a      	mov	r2, r3
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	fb02 f303 	mul.w	r3, r2, r3
 8001f58:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	00db      	lsls	r3, r3, #3
 8001f5e:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f64:	68fa      	ldr	r2, [r7, #12]
 8001f66:	2100      	movs	r1, #0
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f00a fd73 	bl	800ca54 <memset>
}
 8001f6e:	bf00      	nop
 8001f70:	3710      	adds	r7, #16
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b086      	sub	sp, #24
 8001f7a:	af02      	add	r7, sp, #8
 8001f7c:	6078      	str	r0, [r7, #4]
 8001f7e:	460b      	mov	r3, r1
 8001f80:	70fb      	strb	r3, [r7, #3]
 8001f82:	4613      	mov	r3, r2
 8001f84:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	7c1b      	ldrb	r3, [r3, #16]
 8001f8c:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8001f8e:	78fb      	ldrb	r3, [r7, #3]
 8001f90:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f96:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8001f98:	7bfb      	ldrb	r3, [r7, #15]
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	89ba      	ldrh	r2, [r7, #12]
 8001f9e:	fb12 f303 	smulbb	r3, r2, r3
 8001fa2:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8001fa4:	89bb      	ldrh	r3, [r7, #12]
 8001fa6:	00db      	lsls	r3, r3, #3
 8001fa8:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8001faa:	89bb      	ldrh	r3, [r7, #12]
 8001fac:	68ba      	ldr	r2, [r7, #8]
 8001fae:	4413      	add	r3, r2
 8001fb0:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8001fb2:	7bf9      	ldrb	r1, [r7, #15]
 8001fb4:	78ba      	ldrb	r2, [r7, #2]
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	460b      	mov	r3, r1
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f001 fc8b 	bl	80038da <u8x8_DrawTile>
}
 8001fc4:	bf00      	nop
 8001fc6:	3710      	adds	r7, #16
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001fde:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001fe6:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	7c5b      	ldrb	r3, [r3, #17]
 8001fee:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8001ff0:	7bba      	ldrb	r2, [r7, #14]
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f7ff ffbd 	bl	8001f76 <u8g2_send_tile_row>
    src_row++;
 8001ffc:	7bfb      	ldrb	r3, [r7, #15]
 8001ffe:	3301      	adds	r3, #1
 8002000:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8002002:	7bbb      	ldrb	r3, [r7, #14]
 8002004:	3301      	adds	r3, #1
 8002006:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8002008:	7bfa      	ldrb	r2, [r7, #15]
 800200a:	7b7b      	ldrb	r3, [r7, #13]
 800200c:	429a      	cmp	r2, r3
 800200e:	d203      	bcs.n	8002018 <u8g2_send_buffer+0x4c>
 8002010:	7bba      	ldrb	r2, [r7, #14]
 8002012:	7b3b      	ldrb	r3, [r7, #12]
 8002014:	429a      	cmp	r2, r3
 8002016:	d3eb      	bcc.n	8001ff0 <u8g2_send_buffer+0x24>
}
 8002018:	bf00      	nop
 800201a:	3710      	adds	r7, #16
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <u8g2_SetBufferCurrTileRow>:
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	460b      	mov	r3, r1
 800202a:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	78fa      	ldrb	r2, [r7, #3]
 8002030:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  u8g2->cb->update_dimension(u8g2);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	4798      	blx	r3
}
 8002048:	bf00      	nop
 800204a:	3708      	adds	r7, #8
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}

08002050 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800205e:	2b00      	cmp	r3, #0
 8002060:	d002      	beq.n	8002068 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7ff ff69 	bl	8001f3a <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8002068:	2100      	movs	r1, #0
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f7ff ffd8 	bl	8002020 <u8g2_SetBufferCurrTileRow>
}
 8002070:	bf00      	nop
 8002072:	3708      	adds	r7, #8
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f7ff ffa3 	bl	8001fcc <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800208c:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8002094:	7bfb      	ldrb	r3, [r7, #15]
 8002096:	4413      	add	r3, r2
 8002098:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	7c5b      	ldrb	r3, [r3, #17]
 80020a0:	7bfa      	ldrb	r2, [r7, #15]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d304      	bcc.n	80020b0 <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f001 fc79 	bl	800399e <u8x8_RefreshDisplay>
    return 0;
 80020ac:	2300      	movs	r3, #0
 80020ae:	e00d      	b.n	80020cc <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d002      	beq.n	80020c0 <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff ff3d 	bl	8001f3a <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 80020c0:	7bfb      	ldrb	r3, [r7, #15]
 80020c2:	4619      	mov	r1, r3
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f7ff ffab 	bl	8002020 <u8g2_SetBufferCurrTileRow>
  return 1;
 80020ca:	2301      	movs	r3, #1
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3710      	adds	r7, #16
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}

080020d4 <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f7ff ffb7 	bl	8002050 <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f7ff ffc8 	bl	8002078 <u8g2_NextPage>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d1f9      	bne.n	80020e2 <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 80020ee:	2100      	movs	r1, #0
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f7ff ff95 	bl	8002020 <u8g2_SetBufferCurrTileRow>
}
 80020f6:	bf00      	nop
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
	...

08002100 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2208      	movs	r2, #8
 800210c:	701a      	strb	r2, [r3, #0]
  return buf;
 800210e:	4b03      	ldr	r3, [pc, #12]	@ (800211c <u8g2_m_16_8_f+0x1c>)
  #endif
}
 8002110:	4618      	mov	r0, r3
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	20000a5c 	.word	0x20000a5c

08002120 <u8g2_Setup_st7565_64128n_f>:
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_lm6063, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_8_f(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
void u8g2_Setup_st7565_64128n_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b088      	sub	sp, #32
 8002124:	af02      	add	r7, sp, #8
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
 800212c:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_64128n, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	9300      	str	r3, [sp, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4a0b      	ldr	r2, [pc, #44]	@ (8002164 <u8g2_Setup_st7565_64128n_f+0x44>)
 8002136:	490c      	ldr	r1, [pc, #48]	@ (8002168 <u8g2_Setup_st7565_64128n_f+0x48>)
 8002138:	68f8      	ldr	r0, [r7, #12]
 800213a:	f001 fc91 	bl	8003a60 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 800213e:	f107 0313 	add.w	r3, r7, #19
 8002142:	4618      	mov	r0, r3
 8002144:	f7ff ffdc 	bl	8002100 <u8g2_m_16_8_f>
 8002148:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 800214a:	7cfa      	ldrb	r2, [r7, #19]
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	9300      	str	r3, [sp, #0]
 8002150:	4b06      	ldr	r3, [pc, #24]	@ (800216c <u8g2_Setup_st7565_64128n_f+0x4c>)
 8002152:	6979      	ldr	r1, [r7, #20]
 8002154:	68f8      	ldr	r0, [r7, #12]
 8002156:	f000 ffc4 	bl	80030e2 <u8g2_SetupBuffer>
}
 800215a:	bf00      	nop
 800215c:	3718      	adds	r7, #24
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	080035f5 	.word	0x080035f5
 8002168:	08003795 	.word	0x08003795
 800216c:	08002f65 	.word	0x08002f65

08002170 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	460b      	mov	r3, r1
 800217a:	70fb      	strb	r3, [r7, #3]
  font += offset;
 800217c:	78fb      	ldrb	r3, [r7, #3]
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	4413      	add	r3, r2
 8002182:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	781b      	ldrb	r3, [r3, #0]
}
 8002188:	4618      	mov	r0, r3
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8002194:	b480      	push	{r7}
 8002196:	b085      	sub	sp, #20
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	460b      	mov	r3, r1
 800219e:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 80021a0:	78fb      	ldrb	r3, [r7, #3]
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	4413      	add	r3, r2
 80021a6:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	81fb      	strh	r3, [r7, #14]
    font++;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	3301      	adds	r3, #1
 80021b2:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 80021b4:	89fb      	ldrh	r3, [r7, #14]
 80021b6:	021b      	lsls	r3, r3, #8
 80021b8:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	461a      	mov	r2, r3
 80021c0:	89fb      	ldrh	r3, [r7, #14]
 80021c2:	4413      	add	r3, r2
 80021c4:	81fb      	strh	r3, [r7, #14]
    return pos;
 80021c6:	89fb      	ldrh	r3, [r7, #14]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3714      	adds	r7, #20
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 80021de:	2100      	movs	r1, #0
 80021e0:	6838      	ldr	r0, [r7, #0]
 80021e2:	f7ff ffc5 	bl	8002170 <u8g2_font_get_byte>
 80021e6:	4603      	mov	r3, r0
 80021e8:	461a      	mov	r2, r3
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 80021ee:	2101      	movs	r1, #1
 80021f0:	6838      	ldr	r0, [r7, #0]
 80021f2:	f7ff ffbd 	bl	8002170 <u8g2_font_get_byte>
 80021f6:	4603      	mov	r3, r0
 80021f8:	461a      	mov	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 80021fe:	2102      	movs	r1, #2
 8002200:	6838      	ldr	r0, [r7, #0]
 8002202:	f7ff ffb5 	bl	8002170 <u8g2_font_get_byte>
 8002206:	4603      	mov	r3, r0
 8002208:	461a      	mov	r2, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 800220e:	2103      	movs	r1, #3
 8002210:	6838      	ldr	r0, [r7, #0]
 8002212:	f7ff ffad 	bl	8002170 <u8g2_font_get_byte>
 8002216:	4603      	mov	r3, r0
 8002218:	461a      	mov	r2, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 800221e:	2104      	movs	r1, #4
 8002220:	6838      	ldr	r0, [r7, #0]
 8002222:	f7ff ffa5 	bl	8002170 <u8g2_font_get_byte>
 8002226:	4603      	mov	r3, r0
 8002228:	461a      	mov	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 800222e:	2105      	movs	r1, #5
 8002230:	6838      	ldr	r0, [r7, #0]
 8002232:	f7ff ff9d 	bl	8002170 <u8g2_font_get_byte>
 8002236:	4603      	mov	r3, r0
 8002238:	461a      	mov	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 800223e:	2106      	movs	r1, #6
 8002240:	6838      	ldr	r0, [r7, #0]
 8002242:	f7ff ff95 	bl	8002170 <u8g2_font_get_byte>
 8002246:	4603      	mov	r3, r0
 8002248:	461a      	mov	r2, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 800224e:	2107      	movs	r1, #7
 8002250:	6838      	ldr	r0, [r7, #0]
 8002252:	f7ff ff8d 	bl	8002170 <u8g2_font_get_byte>
 8002256:	4603      	mov	r3, r0
 8002258:	461a      	mov	r2, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 800225e:	2108      	movs	r1, #8
 8002260:	6838      	ldr	r0, [r7, #0]
 8002262:	f7ff ff85 	bl	8002170 <u8g2_font_get_byte>
 8002266:	4603      	mov	r3, r0
 8002268:	461a      	mov	r2, r3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 800226e:	2109      	movs	r1, #9
 8002270:	6838      	ldr	r0, [r7, #0]
 8002272:	f7ff ff7d 	bl	8002170 <u8g2_font_get_byte>
 8002276:	4603      	mov	r3, r0
 8002278:	b25a      	sxtb	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 800227e:	210a      	movs	r1, #10
 8002280:	6838      	ldr	r0, [r7, #0]
 8002282:	f7ff ff75 	bl	8002170 <u8g2_font_get_byte>
 8002286:	4603      	mov	r3, r0
 8002288:	b25a      	sxtb	r2, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 800228e:	210b      	movs	r1, #11
 8002290:	6838      	ldr	r0, [r7, #0]
 8002292:	f7ff ff6d 	bl	8002170 <u8g2_font_get_byte>
 8002296:	4603      	mov	r3, r0
 8002298:	b25a      	sxtb	r2, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 800229e:	210c      	movs	r1, #12
 80022a0:	6838      	ldr	r0, [r7, #0]
 80022a2:	f7ff ff65 	bl	8002170 <u8g2_font_get_byte>
 80022a6:	4603      	mov	r3, r0
 80022a8:	b25a      	sxtb	r2, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 80022ae:	210d      	movs	r1, #13
 80022b0:	6838      	ldr	r0, [r7, #0]
 80022b2:	f7ff ff5d 	bl	8002170 <u8g2_font_get_byte>
 80022b6:	4603      	mov	r3, r0
 80022b8:	b25a      	sxtb	r2, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 80022be:	210e      	movs	r1, #14
 80022c0:	6838      	ldr	r0, [r7, #0]
 80022c2:	f7ff ff55 	bl	8002170 <u8g2_font_get_byte>
 80022c6:	4603      	mov	r3, r0
 80022c8:	b25a      	sxtb	r2, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 80022ce:	210f      	movs	r1, #15
 80022d0:	6838      	ldr	r0, [r7, #0]
 80022d2:	f7ff ff4d 	bl	8002170 <u8g2_font_get_byte>
 80022d6:	4603      	mov	r3, r0
 80022d8:	b25a      	sxtb	r2, r3
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 80022de:	2110      	movs	r1, #16
 80022e0:	6838      	ldr	r0, [r7, #0]
 80022e2:	f7ff ff45 	bl	8002170 <u8g2_font_get_byte>
 80022e6:	4603      	mov	r3, r0
 80022e8:	b25a      	sxtb	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 80022ee:	2111      	movs	r1, #17
 80022f0:	6838      	ldr	r0, [r7, #0]
 80022f2:	f7ff ff4f 	bl	8002194 <u8g2_font_get_word>
 80022f6:	4603      	mov	r3, r0
 80022f8:	461a      	mov	r2, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 80022fe:	2113      	movs	r1, #19
 8002300:	6838      	ldr	r0, [r7, #0]
 8002302:	f7ff ff47 	bl	8002194 <u8g2_font_get_word>
 8002306:	4603      	mov	r3, r0
 8002308:	461a      	mov	r2, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 800230e:	2115      	movs	r1, #21
 8002310:	6838      	ldr	r0, [r7, #0]
 8002312:	f7ff ff3f 	bl	8002194 <u8g2_font_get_word>
 8002316:	4603      	mov	r3, r0
 8002318:	461a      	mov	r2, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	82da      	strh	r2, [r3, #22]
#endif
}
 800231e:	bf00      	nop
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8002326:	b480      	push	{r7}
 8002328:	b085      	sub	sp, #20
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
 800232e:	460b      	mov	r3, r1
 8002330:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	7b1b      	ldrb	r3, [r3, #12]
 8002336:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8002340:	7bfa      	ldrb	r2, [r7, #15]
 8002342:	7b7b      	ldrb	r3, [r7, #13]
 8002344:	fa42 f303 	asr.w	r3, r2, r3
 8002348:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 800234a:	7b7b      	ldrb	r3, [r7, #13]
 800234c:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 800234e:	7bba      	ldrb	r2, [r7, #14]
 8002350:	78fb      	ldrb	r3, [r7, #3]
 8002352:	4413      	add	r3, r2
 8002354:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8002356:	7bbb      	ldrb	r3, [r7, #14]
 8002358:	2b07      	cmp	r3, #7
 800235a:	d91a      	bls.n	8002392 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 800235c:	2308      	movs	r3, #8
 800235e:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8002360:	7b3a      	ldrb	r2, [r7, #12]
 8002362:	7b7b      	ldrb	r3, [r7, #13]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	1c5a      	adds	r2, r3, #1
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	461a      	mov	r2, r3
 800237a:	7b3b      	ldrb	r3, [r7, #12]
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	b25a      	sxtb	r2, r3
 8002382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002386:	4313      	orrs	r3, r2
 8002388:	b25b      	sxtb	r3, r3
 800238a:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 800238c:	7bbb      	ldrb	r3, [r7, #14]
 800238e:	3b08      	subs	r3, #8
 8002390:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 8002392:	78fb      	ldrb	r3, [r7, #3]
 8002394:	f04f 32ff 	mov.w	r2, #4294967295
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	b2db      	uxtb	r3, r3
 800239e:	43db      	mvns	r3, r3
 80023a0:	b2da      	uxtb	r2, r3
 80023a2:	7bfb      	ldrb	r3, [r7, #15]
 80023a4:	4013      	ands	r3, r2
 80023a6:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	7bba      	ldrb	r2, [r7, #14]
 80023ac:	731a      	strb	r2, [r3, #12]
  return val;
 80023ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3714      	adds	r7, #20
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	460b      	mov	r3, r1
 80023c6:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 80023c8:	78fb      	ldrb	r3, [r7, #3]
 80023ca:	4619      	mov	r1, r3
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f7ff ffaa 	bl	8002326 <u8g2_font_decode_get_unsigned_bits>
 80023d2:	4603      	mov	r3, r0
 80023d4:	73fb      	strb	r3, [r7, #15]
  d = 1;
 80023d6:	2301      	movs	r3, #1
 80023d8:	73bb      	strb	r3, [r7, #14]
  cnt--;
 80023da:	78fb      	ldrb	r3, [r7, #3]
 80023dc:	3b01      	subs	r3, #1
 80023de:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 80023e0:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80023e4:	78fb      	ldrb	r3, [r7, #3]
 80023e6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ea:	73bb      	strb	r3, [r7, #14]
  v -= d;
 80023ec:	7bfa      	ldrb	r2, [r7, #15]
 80023ee:	7bbb      	ldrb	r3, [r7, #14]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	73fb      	strb	r3, [r7, #15]
  return v;
 80023f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8002402:	b490      	push	{r4, r7}
 8002404:	b082      	sub	sp, #8
 8002406:	af00      	add	r7, sp, #0
 8002408:	4604      	mov	r4, r0
 800240a:	4608      	mov	r0, r1
 800240c:	4611      	mov	r1, r2
 800240e:	461a      	mov	r2, r3
 8002410:	4623      	mov	r3, r4
 8002412:	80fb      	strh	r3, [r7, #6]
 8002414:	4603      	mov	r3, r0
 8002416:	717b      	strb	r3, [r7, #5]
 8002418:	460b      	mov	r3, r1
 800241a:	713b      	strb	r3, [r7, #4]
 800241c:	4613      	mov	r3, r2
 800241e:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8002420:	78fb      	ldrb	r3, [r7, #3]
 8002422:	2b02      	cmp	r3, #2
 8002424:	d014      	beq.n	8002450 <u8g2_add_vector_y+0x4e>
 8002426:	2b02      	cmp	r3, #2
 8002428:	dc19      	bgt.n	800245e <u8g2_add_vector_y+0x5c>
 800242a:	2b00      	cmp	r3, #0
 800242c:	d002      	beq.n	8002434 <u8g2_add_vector_y+0x32>
 800242e:	2b01      	cmp	r3, #1
 8002430:	d007      	beq.n	8002442 <u8g2_add_vector_y+0x40>
 8002432:	e014      	b.n	800245e <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 8002434:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8002438:	b29a      	uxth	r2, r3
 800243a:	88fb      	ldrh	r3, [r7, #6]
 800243c:	4413      	add	r3, r2
 800243e:	80fb      	strh	r3, [r7, #6]
      break;
 8002440:	e014      	b.n	800246c <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 8002442:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002446:	b29a      	uxth	r2, r3
 8002448:	88fb      	ldrh	r3, [r7, #6]
 800244a:	4413      	add	r3, r2
 800244c:	80fb      	strh	r3, [r7, #6]
      break;
 800244e:	e00d      	b.n	800246c <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 8002450:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8002454:	b29b      	uxth	r3, r3
 8002456:	88fa      	ldrh	r2, [r7, #6]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	80fb      	strh	r3, [r7, #6]
      break;
 800245c:	e006      	b.n	800246c <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 800245e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002462:	b29b      	uxth	r3, r3
 8002464:	88fa      	ldrh	r2, [r7, #6]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	80fb      	strh	r3, [r7, #6]
      break;      
 800246a:	bf00      	nop
  }
  return dy;
 800246c:	88fb      	ldrh	r3, [r7, #6]
}
 800246e:	4618      	mov	r0, r3
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bc90      	pop	{r4, r7}
 8002476:	4770      	bx	lr

08002478 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8002478:	b490      	push	{r4, r7}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	4604      	mov	r4, r0
 8002480:	4608      	mov	r0, r1
 8002482:	4611      	mov	r1, r2
 8002484:	461a      	mov	r2, r3
 8002486:	4623      	mov	r3, r4
 8002488:	80fb      	strh	r3, [r7, #6]
 800248a:	4603      	mov	r3, r0
 800248c:	717b      	strb	r3, [r7, #5]
 800248e:	460b      	mov	r3, r1
 8002490:	713b      	strb	r3, [r7, #4]
 8002492:	4613      	mov	r3, r2
 8002494:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8002496:	78fb      	ldrb	r3, [r7, #3]
 8002498:	2b02      	cmp	r3, #2
 800249a:	d014      	beq.n	80024c6 <u8g2_add_vector_x+0x4e>
 800249c:	2b02      	cmp	r3, #2
 800249e:	dc19      	bgt.n	80024d4 <u8g2_add_vector_x+0x5c>
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d002      	beq.n	80024aa <u8g2_add_vector_x+0x32>
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d007      	beq.n	80024b8 <u8g2_add_vector_x+0x40>
 80024a8:	e014      	b.n	80024d4 <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 80024aa:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	88fb      	ldrh	r3, [r7, #6]
 80024b2:	4413      	add	r3, r2
 80024b4:	80fb      	strh	r3, [r7, #6]
      break;
 80024b6:	e014      	b.n	80024e2 <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 80024b8:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80024bc:	b29b      	uxth	r3, r3
 80024be:	88fa      	ldrh	r2, [r7, #6]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	80fb      	strh	r3, [r7, #6]
      break;
 80024c4:	e00d      	b.n	80024e2 <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 80024c6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	88fa      	ldrh	r2, [r7, #6]
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	80fb      	strh	r3, [r7, #6]
      break;
 80024d2:	e006      	b.n	80024e2 <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 80024d4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80024d8:	b29a      	uxth	r2, r3
 80024da:	88fb      	ldrh	r3, [r7, #6]
 80024dc:	4413      	add	r3, r2
 80024de:	80fb      	strh	r3, [r7, #6]
      break;      
 80024e0:	bf00      	nop
  }
  return dx;
 80024e2:	88fb      	ldrh	r3, [r7, #6]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3708      	adds	r7, #8
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bc90      	pop	{r4, r7}
 80024ec:	4770      	bx	lr

080024ee <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b088      	sub	sp, #32
 80024f2:	af02      	add	r7, sp, #8
 80024f4:	6078      	str	r0, [r7, #4]
 80024f6:	460b      	mov	r3, r1
 80024f8:	70fb      	strb	r3, [r7, #3]
 80024fa:	4613      	mov	r3, r2
 80024fc:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	3360      	adds	r3, #96	@ 0x60
 8002502:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 8002504:	78fb      	ldrb	r3, [r7, #3]
 8002506:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800250e:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8002516:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800251e:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 8002520:	7bfa      	ldrb	r2, [r7, #15]
 8002522:	7d7b      	ldrb	r3, [r7, #21]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 8002528:	7bfb      	ldrb	r3, [r7, #15]
 800252a:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 800252c:	7dfa      	ldrb	r2, [r7, #23]
 800252e:	7bfb      	ldrb	r3, [r7, #15]
 8002530:	429a      	cmp	r2, r3
 8002532:	d201      	bcs.n	8002538 <u8g2_font_decode_len+0x4a>
      current = cnt;
 8002534:	7dfb      	ldrb	r3, [r7, #23]
 8002536:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	889b      	ldrh	r3, [r3, #4]
 800253c:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	88db      	ldrh	r3, [r3, #6]
 8002542:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8002544:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8002548:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	7c1b      	ldrb	r3, [r3, #16]
 8002550:	89b8      	ldrh	r0, [r7, #12]
 8002552:	f7ff ff91 	bl	8002478 <u8g2_add_vector_x>
 8002556:	4603      	mov	r3, r0
 8002558:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 800255a:	f997 1015 	ldrsb.w	r1, [r7, #21]
 800255e:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	7c1b      	ldrb	r3, [r3, #16]
 8002566:	8978      	ldrh	r0, [r7, #10]
 8002568:	f7ff ff4b 	bl	8002402 <u8g2_add_vector_y>
 800256c:	4603      	mov	r3, r0
 800256e:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8002570:	78bb      	ldrb	r3, [r7, #2]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d010      	beq.n	8002598 <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	7b9a      	ldrb	r2, [r3, #14]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 8002580:	7dbb      	ldrb	r3, [r7, #22]
 8002582:	b298      	uxth	r0, r3
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	7c1b      	ldrb	r3, [r3, #16]
 8002588:	897a      	ldrh	r2, [r7, #10]
 800258a:	89b9      	ldrh	r1, [r7, #12]
 800258c:	9300      	str	r3, [sp, #0]
 800258e:	4603      	mov	r3, r0
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f000 fbfe 	bl	8002d92 <u8g2_DrawHVLine>
 8002596:	e013      	b.n	80025c0 <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	7b5b      	ldrb	r3, [r3, #13]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d10f      	bne.n	80025c0 <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	7bda      	ldrb	r2, [r3, #15]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 80025aa:	7dbb      	ldrb	r3, [r7, #22]
 80025ac:	b298      	uxth	r0, r3
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	7c1b      	ldrb	r3, [r3, #16]
 80025b2:	897a      	ldrh	r2, [r7, #10]
 80025b4:	89b9      	ldrh	r1, [r7, #12]
 80025b6:	9300      	str	r3, [sp, #0]
 80025b8:	4603      	mov	r3, r0
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f000 fbe9 	bl	8002d92 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 80025c0:	7dfa      	ldrb	r2, [r7, #23]
 80025c2:	7bfb      	ldrb	r3, [r7, #15]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d309      	bcc.n	80025dc <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 80025c8:	7dfa      	ldrb	r2, [r7, #23]
 80025ca:	7bfb      	ldrb	r3, [r7, #15]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 80025d0:	2300      	movs	r3, #0
 80025d2:	757b      	strb	r3, [r7, #21]
    ly++;
 80025d4:	7d3b      	ldrb	r3, [r7, #20]
 80025d6:	3301      	adds	r3, #1
 80025d8:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 80025da:	e79d      	b.n	8002518 <u8g2_font_decode_len+0x2a>
      break;
 80025dc:	bf00      	nop
  }
  lx += cnt;
 80025de:	7d7a      	ldrb	r2, [r7, #21]
 80025e0:	7dfb      	ldrb	r3, [r7, #23]
 80025e2:	4413      	add	r3, r2
 80025e4:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 80025e6:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 80025ee:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	725a      	strb	r2, [r3, #9]
}
 80025f6:	bf00      	nop
 80025f8:	3718      	adds	r7, #24
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}

080025fe <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 80025fe:	b580      	push	{r7, lr}
 8002600:	b084      	sub	sp, #16
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
 8002606:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	3360      	adds	r3, #96	@ 0x60
 800260c:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	683a      	ldr	r2, [r7, #0]
 8002612:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2200      	movs	r2, #0
 8002618:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8002620:	4619      	mov	r1, r3
 8002622:	68f8      	ldr	r0, [r7, #12]
 8002624:	f7ff fe7f 	bl	8002326 <u8g2_font_decode_get_unsigned_bits>
 8002628:	4603      	mov	r3, r0
 800262a:	b25a      	sxtb	r2, r3
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 8002636:	4619      	mov	r1, r3
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f7ff fe74 	bl	8002326 <u8g2_font_decode_get_unsigned_bits>
 800263e:	4603      	mov	r3, r0
 8002640:	b25a      	sxtb	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	f893 2092 	ldrb.w	r2, [r3, #146]	@ 0x92
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	7b9b      	ldrb	r3, [r3, #14]
 8002654:	2b00      	cmp	r3, #0
 8002656:	bf0c      	ite	eq
 8002658:	2301      	moveq	r3, #1
 800265a:	2300      	movne	r3, #0
 800265c:	b2db      	uxtb	r3, r3
 800265e:	461a      	mov	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	73da      	strb	r2, [r3, #15]
}
 8002664:	bf00      	nop
 8002666:	3710      	adds	r7, #16
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b08a      	sub	sp, #40	@ 0x28
 8002670:	af02      	add	r7, sp, #8
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	3360      	adds	r3, #96	@ 0x60
 800267a:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 800267c:	6839      	ldr	r1, [r7, #0]
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f7ff ffbd 	bl	80025fe <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 800268a:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 8002692:	4619      	mov	r1, r3
 8002694:	6978      	ldr	r0, [r7, #20]
 8002696:	f7ff fe91 	bl	80023bc <u8g2_font_decode_get_signed_bits>
 800269a:	4603      	mov	r3, r0
 800269c:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 80026a4:	4619      	mov	r1, r3
 80026a6:	6978      	ldr	r0, [r7, #20]
 80026a8:	f7ff fe88 	bl	80023bc <u8g2_font_decode_get_signed_bits>
 80026ac:	4603      	mov	r3, r0
 80026ae:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80026b6:	4619      	mov	r1, r3
 80026b8:	6978      	ldr	r0, [r7, #20]
 80026ba:	f7ff fe7f 	bl	80023bc <u8g2_font_decode_get_signed_bits>
 80026be:	4603      	mov	r3, r0
 80026c0:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	f340 80d7 	ble.w	800287c <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	8898      	ldrh	r0, [r3, #4]
 80026d2:	7cfa      	ldrb	r2, [r7, #19]
 80026d4:	7c7b      	ldrb	r3, [r7, #17]
 80026d6:	4413      	add	r3, r2
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	425b      	negs	r3, r3
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	b25a      	sxtb	r2, r3
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	7c1b      	ldrb	r3, [r3, #16]
 80026e4:	f997 1012 	ldrsb.w	r1, [r7, #18]
 80026e8:	f7ff fec6 	bl	8002478 <u8g2_add_vector_x>
 80026ec:	4603      	mov	r3, r0
 80026ee:	461a      	mov	r2, r3
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	88d8      	ldrh	r0, [r3, #6]
 80026f8:	7cfa      	ldrb	r2, [r7, #19]
 80026fa:	7c7b      	ldrb	r3, [r7, #17]
 80026fc:	4413      	add	r3, r2
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	425b      	negs	r3, r3
 8002702:	b2db      	uxtb	r3, r3
 8002704:	b25a      	sxtb	r2, r3
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	7c1b      	ldrb	r3, [r3, #16]
 800270a:	f997 1012 	ldrsb.w	r1, [r7, #18]
 800270e:	f7ff fe78 	bl	8002402 <u8g2_add_vector_y>
 8002712:	4603      	mov	r3, r0
 8002714:	461a      	mov	r2, r3
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	889b      	ldrh	r3, [r3, #4]
 800271e:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	88db      	ldrh	r3, [r3, #6]
 8002724:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 8002726:	8bfb      	ldrh	r3, [r7, #30]
 8002728:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 800272a:	8b7b      	ldrh	r3, [r7, #26]
 800272c:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	7c1b      	ldrb	r3, [r3, #16]
 8002732:	2b03      	cmp	r3, #3
 8002734:	d85a      	bhi.n	80027ec <u8g2_font_decode_glyph+0x180>
 8002736:	a201      	add	r2, pc, #4	@ (adr r2, 800273c <u8g2_font_decode_glyph+0xd0>)
 8002738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800273c:	0800274d 	.word	0x0800274d
 8002740:	08002769 	.word	0x08002769
 8002744:	08002791 	.word	0x08002791
 8002748:	080027c5 	.word	0x080027c5
      {
	case 0:
	    x1 += decode->glyph_width;
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8002752:	b29a      	uxth	r2, r3
 8002754:	8bbb      	ldrh	r3, [r7, #28]
 8002756:	4413      	add	r3, r2
 8002758:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 800275a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800275e:	b29a      	uxth	r2, r3
 8002760:	8b3b      	ldrh	r3, [r7, #24]
 8002762:	4413      	add	r3, r2
 8002764:	833b      	strh	r3, [r7, #24]
	    break;
 8002766:	e041      	b.n	80027ec <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 8002768:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800276c:	b29b      	uxth	r3, r3
 800276e:	8bfa      	ldrh	r2, [r7, #30]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8002774:	8bfb      	ldrh	r3, [r7, #30]
 8002776:	3301      	adds	r3, #1
 8002778:	83fb      	strh	r3, [r7, #30]
	    x1++;
 800277a:	8bbb      	ldrh	r3, [r7, #28]
 800277c:	3301      	adds	r3, #1
 800277e:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8002786:	b29a      	uxth	r2, r3
 8002788:	8b3b      	ldrh	r3, [r7, #24]
 800278a:	4413      	add	r3, r2
 800278c:	833b      	strh	r3, [r7, #24]
	    break;
 800278e:	e02d      	b.n	80027ec <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8002796:	b29b      	uxth	r3, r3
 8002798:	8bfa      	ldrh	r2, [r7, #30]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800279e:	8bfb      	ldrh	r3, [r7, #30]
 80027a0:	3301      	adds	r3, #1
 80027a2:	83fb      	strh	r3, [r7, #30]
	    x1++;
 80027a4:	8bbb      	ldrh	r3, [r7, #28]
 80027a6:	3301      	adds	r3, #1
 80027a8:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 80027aa:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	8b7a      	ldrh	r2, [r7, #26]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80027b6:	8b7b      	ldrh	r3, [r7, #26]
 80027b8:	3301      	adds	r3, #1
 80027ba:	837b      	strh	r3, [r7, #26]
	    y1++;
 80027bc:	8b3b      	ldrh	r3, [r7, #24]
 80027be:	3301      	adds	r3, #1
 80027c0:	833b      	strh	r3, [r7, #24]
	    break;	  
 80027c2:	e013      	b.n	80027ec <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 80027c4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80027c8:	b29a      	uxth	r2, r3
 80027ca:	8bbb      	ldrh	r3, [r7, #28]
 80027cc:	4413      	add	r3, r2
 80027ce:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	8b7a      	ldrh	r2, [r7, #26]
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80027de:	8b7b      	ldrh	r3, [r7, #26]
 80027e0:	3301      	adds	r3, #1
 80027e2:	837b      	strh	r3, [r7, #26]
	    y1++;
 80027e4:	8b3b      	ldrh	r3, [r7, #24]
 80027e6:	3301      	adds	r3, #1
 80027e8:	833b      	strh	r3, [r7, #24]
	    break;	  
 80027ea:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 80027ec:	8bb8      	ldrh	r0, [r7, #28]
 80027ee:	8b7a      	ldrh	r2, [r7, #26]
 80027f0:	8bf9      	ldrh	r1, [r7, #30]
 80027f2:	8b3b      	ldrh	r3, [r7, #24]
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	4603      	mov	r3, r0
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	f000 fb88 	bl	8002f0e <u8g2_IsIntersection>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d102      	bne.n	800280a <u8g2_font_decode_glyph+0x19e>
	return d;
 8002804:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8002808:	e03a      	b.n	8002880 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	2200      	movs	r2, #0
 800280e:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	2200      	movs	r2, #0
 8002814:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 800281c:	4619      	mov	r1, r3
 800281e:	6978      	ldr	r0, [r7, #20]
 8002820:	f7ff fd81 	bl	8002326 <u8g2_font_decode_get_unsigned_bits>
 8002824:	4603      	mov	r3, r0
 8002826:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 800282e:	4619      	mov	r1, r3
 8002830:	6978      	ldr	r0, [r7, #20]
 8002832:	f7ff fd78 	bl	8002326 <u8g2_font_decode_get_unsigned_bits>
 8002836:	4603      	mov	r3, r0
 8002838:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 800283a:	7bfb      	ldrb	r3, [r7, #15]
 800283c:	2200      	movs	r2, #0
 800283e:	4619      	mov	r1, r3
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f7ff fe54 	bl	80024ee <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8002846:	7bbb      	ldrb	r3, [r7, #14]
 8002848:	2201      	movs	r2, #1
 800284a:	4619      	mov	r1, r3
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f7ff fe4e 	bl	80024ee <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8002852:	2101      	movs	r1, #1
 8002854:	6978      	ldr	r0, [r7, #20]
 8002856:	f7ff fd66 	bl	8002326 <u8g2_font_decode_get_unsigned_bits>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d1ec      	bne.n	800283a <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8002866:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800286a:	429a      	cmp	r2, r3
 800286c:	dd00      	ble.n	8002870 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800286e:	e7d2      	b.n	8002816 <u8g2_font_decode_glyph+0x1aa>
	break;
 8002870:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	7b9a      	ldrb	r2, [r3, #14]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  }
  return d;
 800287c:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 8002880:	4618      	mov	r0, r3
 8002882:	3720      	adds	r7, #32
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}

08002888 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b086      	sub	sp, #24
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	460b      	mov	r3, r1
 8002892:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002898:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	3317      	adds	r3, #23
 800289e:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 80028a0:	887b      	ldrh	r3, [r7, #2]
 80028a2:	2bff      	cmp	r3, #255	@ 0xff
 80028a4:	d82a      	bhi.n	80028fc <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 80028a6:	887b      	ldrh	r3, [r7, #2]
 80028a8:	2b60      	cmp	r3, #96	@ 0x60
 80028aa:	d907      	bls.n	80028bc <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 80028b2:	461a      	mov	r2, r3
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	4413      	add	r3, r2
 80028b8:	617b      	str	r3, [r7, #20]
 80028ba:	e009      	b.n	80028d0 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 80028bc:	887b      	ldrh	r3, [r7, #2]
 80028be:	2b40      	cmp	r3, #64	@ 0x40
 80028c0:	d906      	bls.n	80028d0 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 80028c8:	461a      	mov	r2, r3
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	4413      	add	r3, r2
 80028ce:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	3301      	adds	r3, #1
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d04e      	beq.n	8002978 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	781b      	ldrb	r3, [r3, #0]
 80028de:	461a      	mov	r2, r3
 80028e0:	887b      	ldrh	r3, [r7, #2]
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d102      	bne.n	80028ec <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	3302      	adds	r3, #2
 80028ea:	e049      	b.n	8002980 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	3301      	adds	r3, #1
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	461a      	mov	r2, r3
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	4413      	add	r3, r2
 80028f8:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 80028fa:	e7e9      	b.n	80028d0 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8002902:	461a      	mov	r2, r3
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	4413      	add	r3, r2
 8002908:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 800290e:	2100      	movs	r1, #0
 8002910:	6938      	ldr	r0, [r7, #16]
 8002912:	f7ff fc3f 	bl	8002194 <u8g2_font_get_word>
 8002916:	4603      	mov	r3, r0
 8002918:	461a      	mov	r2, r3
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	4413      	add	r3, r2
 800291e:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8002920:	2102      	movs	r1, #2
 8002922:	6938      	ldr	r0, [r7, #16]
 8002924:	f7ff fc36 	bl	8002194 <u8g2_font_get_word>
 8002928:	4603      	mov	r3, r0
 800292a:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	3304      	adds	r3, #4
 8002930:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8002932:	89fa      	ldrh	r2, [r7, #14]
 8002934:	887b      	ldrh	r3, [r7, #2]
 8002936:	429a      	cmp	r2, r3
 8002938:	d3e9      	bcc.n	800290e <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8002940:	89fb      	ldrh	r3, [r7, #14]
 8002942:	021b      	lsls	r3, r3, #8
 8002944:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	3301      	adds	r3, #1
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	461a      	mov	r2, r3
 800294e:	89fb      	ldrh	r3, [r7, #14]
 8002950:	4313      	orrs	r3, r2
 8002952:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8002954:	89fb      	ldrh	r3, [r7, #14]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d010      	beq.n	800297c <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 800295a:	89fa      	ldrh	r2, [r7, #14]
 800295c:	887b      	ldrh	r3, [r7, #2]
 800295e:	429a      	cmp	r2, r3
 8002960:	d102      	bne.n	8002968 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	3303      	adds	r3, #3
 8002966:	e00b      	b.n	8002980 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	3302      	adds	r3, #2
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	461a      	mov	r2, r3
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	4413      	add	r3, r2
 8002974:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 8002976:	e7e0      	b.n	800293a <u8g2_font_get_glyph_data+0xb2>
	break;
 8002978:	bf00      	nop
 800297a:	e000      	b.n	800297e <u8g2_font_get_glyph_data+0xf6>
	break;
 800297c:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 800297e:	2300      	movs	r3, #0
}
 8002980:	4618      	mov	r0, r3
 8002982:	3718      	adds	r7, #24
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}

08002988 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b086      	sub	sp, #24
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	4608      	mov	r0, r1
 8002992:	4611      	mov	r1, r2
 8002994:	461a      	mov	r2, r3
 8002996:	4603      	mov	r3, r0
 8002998:	817b      	strh	r3, [r7, #10]
 800299a:	460b      	mov	r3, r1
 800299c:	813b      	strh	r3, [r7, #8]
 800299e:	4613      	mov	r3, r2
 80029a0:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 80029a2:	2300      	movs	r3, #0
 80029a4:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	897a      	ldrh	r2, [r7, #10]
 80029aa:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  u8g2->font_decode.target_y = y;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	893a      	ldrh	r2, [r7, #8]
 80029b2:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 80029b6:	88fb      	ldrh	r3, [r7, #6]
 80029b8:	4619      	mov	r1, r3
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f7ff ff64 	bl	8002888 <u8g2_font_get_glyph_data>
 80029c0:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d005      	beq.n	80029d4 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 80029c8:	6939      	ldr	r1, [r7, #16]
 80029ca:	68f8      	ldr	r0, [r7, #12]
 80029cc:	f7ff fe4e 	bl	800266c <u8g2_font_decode_glyph>
 80029d0:	4603      	mov	r3, r0
 80029d2:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 80029d4:	8afb      	ldrh	r3, [r7, #22]
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3718      	adds	r7, #24
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
	...

080029e0 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	4608      	mov	r0, r1
 80029ea:	4611      	mov	r1, r2
 80029ec:	461a      	mov	r2, r3
 80029ee:	4603      	mov	r3, r0
 80029f0:	817b      	strh	r3, [r7, #10]
 80029f2:	460b      	mov	r3, r1
 80029f4:	813b      	strh	r3, [r7, #8]
 80029f6:	4613      	mov	r3, r2
 80029f8:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8002a00:	2b03      	cmp	r3, #3
 8002a02:	d833      	bhi.n	8002a6c <u8g2_DrawGlyph+0x8c>
 8002a04:	a201      	add	r2, pc, #4	@ (adr r2, 8002a0c <u8g2_DrawGlyph+0x2c>)
 8002a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a0a:	bf00      	nop
 8002a0c:	08002a1d 	.word	0x08002a1d
 8002a10:	08002a31 	.word	0x08002a31
 8002a14:	08002a45 	.word	0x08002a45
 8002a18:	08002a59 	.word	0x08002a59
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a20:	68f8      	ldr	r0, [r7, #12]
 8002a22:	4798      	blx	r3
 8002a24:	4603      	mov	r3, r0
 8002a26:	461a      	mov	r2, r3
 8002a28:	893b      	ldrh	r3, [r7, #8]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	813b      	strh	r3, [r7, #8]
      break;
 8002a2e:	e01d      	b.n	8002a6c <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a34:	68f8      	ldr	r0, [r7, #12]
 8002a36:	4798      	blx	r3
 8002a38:	4603      	mov	r3, r0
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	897b      	ldrh	r3, [r7, #10]
 8002a3e:	1a9b      	subs	r3, r3, r2
 8002a40:	817b      	strh	r3, [r7, #10]
      break;
 8002a42:	e013      	b.n	8002a6c <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a48:	68f8      	ldr	r0, [r7, #12]
 8002a4a:	4798      	blx	r3
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	461a      	mov	r2, r3
 8002a50:	893b      	ldrh	r3, [r7, #8]
 8002a52:	1a9b      	subs	r3, r3, r2
 8002a54:	813b      	strh	r3, [r7, #8]
      break;
 8002a56:	e009      	b.n	8002a6c <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a5c:	68f8      	ldr	r0, [r7, #12]
 8002a5e:	4798      	blx	r3
 8002a60:	4603      	mov	r3, r0
 8002a62:	461a      	mov	r2, r3
 8002a64:	897b      	ldrh	r3, [r7, #10]
 8002a66:	4413      	add	r3, r2
 8002a68:	817b      	strh	r3, [r7, #10]
      break;
 8002a6a:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8002a6c:	88fb      	ldrh	r3, [r7, #6]
 8002a6e:	893a      	ldrh	r2, [r7, #8]
 8002a70:	8979      	ldrh	r1, [r7, #10]
 8002a72:	68f8      	ldr	r0, [r7, #12]
 8002a74:	f7ff ff88 	bl	8002988 <u8g2_font_draw_glyph>
 8002a78:	4603      	mov	r3, r0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop

08002a84 <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	607b      	str	r3, [r7, #4]
 8002a8e:	460b      	mov	r3, r1
 8002a90:	817b      	strh	r3, [r7, #10]
 8002a92:	4613      	mov	r3, r2
 8002a94:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8002a96:	68f8      	ldr	r0, [r7, #12]
 8002a98:	f000 fca7 	bl	80033ea <u8x8_utf8_init>
  sum = 0;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	7812      	ldrb	r2, [r2, #0]
 8002aa8:	4611      	mov	r1, r2
 8002aaa:	68f8      	ldr	r0, [r7, #12]
 8002aac:	4798      	blx	r3
 8002aae:	4603      	mov	r3, r0
 8002ab0:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8002ab2:	8abb      	ldrh	r3, [r7, #20]
 8002ab4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d038      	beq.n	8002b2e <u8g2_draw_string+0xaa>
      break;
    str++;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	3301      	adds	r3, #1
 8002ac0:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8002ac2:	8abb      	ldrh	r3, [r7, #20]
 8002ac4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d0e9      	beq.n	8002aa0 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8002acc:	8abb      	ldrh	r3, [r7, #20]
 8002ace:	893a      	ldrh	r2, [r7, #8]
 8002ad0:	8979      	ldrh	r1, [r7, #10]
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f7ff ff84 	bl	80029e0 <u8g2_DrawGlyph>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8002ae2:	2b03      	cmp	r3, #3
 8002ae4:	d81e      	bhi.n	8002b24 <u8g2_draw_string+0xa0>
 8002ae6:	a201      	add	r2, pc, #4	@ (adr r2, 8002aec <u8g2_draw_string+0x68>)
 8002ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aec:	08002afd 	.word	0x08002afd
 8002af0:	08002b07 	.word	0x08002b07
 8002af4:	08002b11 	.word	0x08002b11
 8002af8:	08002b1b 	.word	0x08002b1b
      {
	case 0:
	  x += delta;
 8002afc:	897a      	ldrh	r2, [r7, #10]
 8002afe:	8a7b      	ldrh	r3, [r7, #18]
 8002b00:	4413      	add	r3, r2
 8002b02:	817b      	strh	r3, [r7, #10]
	  break;
 8002b04:	e00e      	b.n	8002b24 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8002b06:	893a      	ldrh	r2, [r7, #8]
 8002b08:	8a7b      	ldrh	r3, [r7, #18]
 8002b0a:	4413      	add	r3, r2
 8002b0c:	813b      	strh	r3, [r7, #8]
	  break;
 8002b0e:	e009      	b.n	8002b24 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8002b10:	897a      	ldrh	r2, [r7, #10]
 8002b12:	8a7b      	ldrh	r3, [r7, #18]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	817b      	strh	r3, [r7, #10]
	  break;
 8002b18:	e004      	b.n	8002b24 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8002b1a:	893a      	ldrh	r2, [r7, #8]
 8002b1c:	8a7b      	ldrh	r3, [r7, #18]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	813b      	strh	r3, [r7, #8]
	  break;
 8002b22:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 8002b24:	8afa      	ldrh	r2, [r7, #22]
 8002b26:	8a7b      	ldrh	r3, [r7, #18]
 8002b28:	4413      	add	r3, r2
 8002b2a:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8002b2c:	e7b8      	b.n	8002aa0 <u8g2_draw_string+0x1c>
      break;
 8002b2e:	bf00      	nop
    }
  }
  return sum;
 8002b30:	8afb      	ldrh	r3, [r7, #22]
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3718      	adds	r7, #24
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop

08002b3c <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	607b      	str	r3, [r7, #4]
 8002b46:	460b      	mov	r3, r1
 8002b48:	817b      	strh	r3, [r7, #10]
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	4a06      	ldr	r2, [pc, #24]	@ (8002b6c <u8g2_DrawStr+0x30>)
 8002b52:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8002b54:	893a      	ldrh	r2, [r7, #8]
 8002b56:	8979      	ldrh	r1, [r7, #10]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68f8      	ldr	r0, [r7, #12]
 8002b5c:	f7ff ff92 	bl	8002a84 <u8g2_draw_string>
 8002b60:	4603      	mov	r3, r0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3710      	adds	r7, #16
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	08003407 	.word	0x08003407

08002b70 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d05d      	beq.n	8002c3c <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f993 2081 	ldrsb.w	r2, [r3, #129]	@ 0x81
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f993 2082 	ldrsb.w	r2, [r3, #130]	@ 0x82
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d04d      	beq.n	8002c3e <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d11c      	bne.n	8002be6 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f993 208e 	ldrsb.w	r2, [r3, #142]	@ 0x8e
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f993 3083 	ldrsb.w	r3, [r3, #131]	@ 0x83
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	da05      	bge.n	8002bc8 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f993 2083 	ldrsb.w	r2, [r3, #131]	@ 0x83
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	dd32      	ble.n	8002c3e <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f993 2084 	ldrsb.w	r2, [r3, #132]	@ 0x84
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8002be4:	e02b      	b.n	8002c3e <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f993 308e 	ldrsb.w	r3, [r3, #142]	@ 0x8e
 8002bec:	461a      	mov	r2, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8002bfc:	440b      	add	r3, r1
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	da0d      	bge.n	8002c1e <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8002c08:	b2da      	uxtb	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	4413      	add	r3, r2
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	b25a      	sxtb	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	dd07      	ble.n	8002c3e <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f993 2080 	ldrsb.w	r2, [r3, #128]	@ 0x80
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8002c3a:	e000      	b.n	8002c3e <u8g2_UpdateRefHeight+0xce>
    return;
 8002c3c:	bf00      	nop
  }  
}
 8002c3e:	370c      	adds	r7, #12
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  return 0;
 8002c50:	2300      	movs	r3, #0
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	370c      	adds	r7, #12
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
	...

08002c60 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	4a04      	ldr	r2, [pc, #16]	@ (8002c7c <u8g2_SetFontPosBaseline+0x1c>)
 8002c6c:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002c6e:	bf00      	nop
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	08002c49 	.word	0x08002c49

08002c80 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c8e:	683a      	ldr	r2, [r7, #0]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d00b      	beq.n	8002cac <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	683a      	ldr	r2, [r7, #0]
 8002c98:	659a      	str	r2, [r3, #88]	@ 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	3374      	adds	r3, #116	@ 0x74
 8002c9e:	6839      	ldr	r1, [r7, #0]
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7ff fa97 	bl	80021d4 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7ff ff62 	bl	8002b70 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8002cac:	bf00      	nop
 8002cae:	3708      	adds	r7, #8
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <u8g2_clip_intersection2>:
 will return 0 if there is no intersection and if a > b

 */

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len,
		u8g2_uint_t c, u8g2_uint_t d) {
 8002cb4:	b480      	push	{r7}
 8002cb6:	b087      	sub	sp, #28
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	4611      	mov	r1, r2
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	80fb      	strh	r3, [r7, #6]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	80bb      	strh	r3, [r7, #4]
	u8g2_uint_t a = *ap;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	881b      	ldrh	r3, [r3, #0]
 8002cce:	82fb      	strh	r3, [r7, #22]
	u8g2_uint_t b;
	b = a;
 8002cd0:	8afb      	ldrh	r3, [r7, #22]
 8002cd2:	82bb      	strh	r3, [r7, #20]
	b += *len;
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	881a      	ldrh	r2, [r3, #0]
 8002cd8:	8abb      	ldrh	r3, [r7, #20]
 8002cda:	4413      	add	r3, r2
 8002cdc:	82bb      	strh	r3, [r7, #20]
	/* be removed completly (be aware about memory curruption for wrong */
	/* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
	/* arguments) */

	/* removing the following if clause completly may lead to memory corruption of a>b */
	if (a > b) {
 8002cde:	8afa      	ldrh	r2, [r7, #22]
 8002ce0:	8abb      	ldrh	r3, [r7, #20]
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d90b      	bls.n	8002cfe <u8g2_clip_intersection2+0x4a>
		/* replacing this if with a simple "return 0;" will not handle the case with negative a */
		if (a < d) {
 8002ce6:	8afa      	ldrh	r2, [r7, #22]
 8002ce8:	88bb      	ldrh	r3, [r7, #4]
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d205      	bcs.n	8002cfa <u8g2_clip_intersection2+0x46>
			b = d;
 8002cee:	88bb      	ldrh	r3, [r7, #4]
 8002cf0:	82bb      	strh	r3, [r7, #20]
			b--;
 8002cf2:	8abb      	ldrh	r3, [r7, #20]
 8002cf4:	3b01      	subs	r3, #1
 8002cf6:	82bb      	strh	r3, [r7, #20]
 8002cf8:	e001      	b.n	8002cfe <u8g2_clip_intersection2+0x4a>
		} else {
			a = c;
 8002cfa:	88fb      	ldrh	r3, [r7, #6]
 8002cfc:	82fb      	strh	r3, [r7, #22]
		}
	}

	/* from now on, the asumption a <= b is ok */

	if (a >= d)
 8002cfe:	8afa      	ldrh	r2, [r7, #22]
 8002d00:	88bb      	ldrh	r3, [r7, #4]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d301      	bcc.n	8002d0a <u8g2_clip_intersection2+0x56>
		return 0;
 8002d06:	2300      	movs	r3, #0
 8002d08:	e01c      	b.n	8002d44 <u8g2_clip_intersection2+0x90>
	if (b <= c)
 8002d0a:	8aba      	ldrh	r2, [r7, #20]
 8002d0c:	88fb      	ldrh	r3, [r7, #6]
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d801      	bhi.n	8002d16 <u8g2_clip_intersection2+0x62>
		return 0;
 8002d12:	2300      	movs	r3, #0
 8002d14:	e016      	b.n	8002d44 <u8g2_clip_intersection2+0x90>
	if (a < c)
 8002d16:	8afa      	ldrh	r2, [r7, #22]
 8002d18:	88fb      	ldrh	r3, [r7, #6]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d201      	bcs.n	8002d22 <u8g2_clip_intersection2+0x6e>
		a = c;
 8002d1e:	88fb      	ldrh	r3, [r7, #6]
 8002d20:	82fb      	strh	r3, [r7, #22]
	if (b > d)
 8002d22:	8aba      	ldrh	r2, [r7, #20]
 8002d24:	88bb      	ldrh	r3, [r7, #4]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d901      	bls.n	8002d2e <u8g2_clip_intersection2+0x7a>
		b = d;
 8002d2a:	88bb      	ldrh	r3, [r7, #4]
 8002d2c:	82bb      	strh	r3, [r7, #20]

	*ap = a;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	8afa      	ldrh	r2, [r7, #22]
 8002d32:	801a      	strh	r2, [r3, #0]
	b -= a;
 8002d34:	8aba      	ldrh	r2, [r7, #20]
 8002d36:	8afb      	ldrh	r3, [r7, #22]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	82bb      	strh	r3, [r7, #20]
	*len = b;
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	8aba      	ldrh	r2, [r7, #20]
 8002d40:	801a      	strh	r2, [r3, #0]
	return 1;
 8002d42:	2301      	movs	r3, #1
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	371c      	adds	r7, #28
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <u8g2_draw_hv_line_2dir>:
 This function first adjusts the y position to the local buffer. Then it
 will clip the line and call u8g2_draw_low_level_hv_line()

 */
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 8002d50:	b590      	push	{r4, r7, lr}
 8002d52:	b087      	sub	sp, #28
 8002d54:	af02      	add	r7, sp, #8
 8002d56:	60f8      	str	r0, [r7, #12]
 8002d58:	4608      	mov	r0, r1
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	4603      	mov	r3, r0
 8002d60:	817b      	strh	r3, [r7, #10]
 8002d62:	460b      	mov	r3, r1
 8002d64:	813b      	strh	r3, [r7, #8]
 8002d66:	4613      	mov	r3, r2
 8002d68:	80fb      	strh	r3, [r7, #6]

	/* clipping happens before the display rotation */

	/* transform to pixel buffer coordinates */
	y -= u8g2->pixel_curr_row;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d6e:	893a      	ldrh	r2, [r7, #8]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	813b      	strh	r3, [r7, #8]

	u8g2->ll_hvline(u8g2, x, y, len, dir);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8002d78:	88f8      	ldrh	r0, [r7, #6]
 8002d7a:	893a      	ldrh	r2, [r7, #8]
 8002d7c:	8979      	ldrh	r1, [r7, #10]
 8002d7e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d82:	9300      	str	r3, [sp, #0]
 8002d84:	4603      	mov	r3, r0
 8002d86:	68f8      	ldr	r0, [r7, #12]
 8002d88:	47a0      	blx	r4
}
 8002d8a:	bf00      	nop
 8002d8c:	3714      	adds	r7, #20
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd90      	pop	{r4, r7, pc}

08002d92 <u8g2_DrawHVLine>:
 This function should be called by the user.

 "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
 */
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 8002d92:	b590      	push	{r4, r7, lr}
 8002d94:	b087      	sub	sp, #28
 8002d96:	af02      	add	r7, sp, #8
 8002d98:	60f8      	str	r0, [r7, #12]
 8002d9a:	4608      	mov	r0, r1
 8002d9c:	4611      	mov	r1, r2
 8002d9e:	461a      	mov	r2, r3
 8002da0:	4603      	mov	r3, r0
 8002da2:	817b      	strh	r3, [r7, #10]
 8002da4:	460b      	mov	r3, r1
 8002da6:	813b      	strh	r3, [r7, #8]
 8002da8:	4613      	mov	r3, r2
 8002daa:	80fb      	strh	r3, [r7, #6]
	/* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
	/* The callback may rotate the hv line */
	/* after rotation this will call u8g2_draw_hv_line_4dir() */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
	if (u8g2->is_page_clip_window_intersection != 0)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d075      	beq.n	8002ea2 <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
		if (len != 0) {
 8002db6:	88fb      	ldrh	r3, [r7, #6]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d072      	beq.n	8002ea2 <u8g2_DrawHVLine+0x110>

			/* convert to two directions */
			if (len > 1) {
 8002dbc:	88fb      	ldrh	r3, [r7, #6]
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d91a      	bls.n	8002df8 <u8g2_DrawHVLine+0x66>
				if (dir == 2) {
 8002dc2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d109      	bne.n	8002dde <u8g2_DrawHVLine+0x4c>
					x -= len;
 8002dca:	897a      	ldrh	r2, [r7, #10]
 8002dcc:	88fb      	ldrh	r3, [r7, #6]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	817b      	strh	r3, [r7, #10]
					x++;
 8002dd4:	897b      	ldrh	r3, [r7, #10]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	b29b      	uxth	r3, r3
 8002dda:	817b      	strh	r3, [r7, #10]
 8002ddc:	e00c      	b.n	8002df8 <u8g2_DrawHVLine+0x66>
				} else if (dir == 3) {
 8002dde:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002de2:	2b03      	cmp	r3, #3
 8002de4:	d108      	bne.n	8002df8 <u8g2_DrawHVLine+0x66>
					y -= len;
 8002de6:	893a      	ldrh	r2, [r7, #8]
 8002de8:	88fb      	ldrh	r3, [r7, #6]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	813b      	strh	r3, [r7, #8]
					y++;
 8002df0:	893b      	ldrh	r3, [r7, #8]
 8002df2:	3301      	adds	r3, #1
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	813b      	strh	r3, [r7, #8]
				}
			}
			dir &= 1;
 8002df8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002dfc:	f003 0301 	and.w	r3, r3, #1
 8002e00:	f887 3020 	strb.w	r3, [r7, #32]

			/* clip against the user window */
			if (dir == 0) {
 8002e04:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d11a      	bne.n	8002e42 <u8g2_DrawHVLine+0xb0>
				if (y < u8g2->user_y0)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002e12:	893b      	ldrh	r3, [r7, #8]
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d83b      	bhi.n	8002e90 <u8g2_DrawHVLine+0xfe>
					return;
				if (y >= u8g2->user_y1)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8002e1e:	893b      	ldrh	r3, [r7, #8]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d937      	bls.n	8002e94 <u8g2_DrawHVLine+0x102>
					return;
				if (u8g2_clip_intersection2(&x, &len, u8g2->user_x0,
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8002e30:	1db9      	adds	r1, r7, #6
 8002e32:	f107 000a 	add.w	r0, r7, #10
 8002e36:	f7ff ff3d 	bl	8002cb4 <u8g2_clip_intersection2>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d11a      	bne.n	8002e76 <u8g2_DrawHVLine+0xe4>
						u8g2->user_x1) == 0)
					return;
 8002e40:	e02f      	b.n	8002ea2 <u8g2_DrawHVLine+0x110>
			} else {
				if (x < u8g2->user_x0)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002e48:	897b      	ldrh	r3, [r7, #10]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d824      	bhi.n	8002e98 <u8g2_DrawHVLine+0x106>
					return;
				if (x >= u8g2->user_x1)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8002e54:	897b      	ldrh	r3, [r7, #10]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d920      	bls.n	8002e9c <u8g2_DrawHVLine+0x10a>
					return;
				if (u8g2_clip_intersection2(&y, &len, u8g2->user_y0,
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8002e66:	1db9      	adds	r1, r7, #6
 8002e68:	f107 0008 	add.w	r0, r7, #8
 8002e6c:	f7ff ff22 	bl	8002cb4 <u8g2_clip_intersection2>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d014      	beq.n	8002ea0 <u8g2_DrawHVLine+0x10e>
						u8g2->user_y1) == 0)
					return;
			}

			u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e7a:	689c      	ldr	r4, [r3, #8]
 8002e7c:	8979      	ldrh	r1, [r7, #10]
 8002e7e:	893a      	ldrh	r2, [r7, #8]
 8002e80:	88f8      	ldrh	r0, [r7, #6]
 8002e82:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	4603      	mov	r3, r0
 8002e8a:	68f8      	ldr	r0, [r7, #12]
 8002e8c:	47a0      	blx	r4
 8002e8e:	e008      	b.n	8002ea2 <u8g2_DrawHVLine+0x110>
					return;
 8002e90:	bf00      	nop
 8002e92:	e006      	b.n	8002ea2 <u8g2_DrawHVLine+0x110>
					return;
 8002e94:	bf00      	nop
 8002e96:	e004      	b.n	8002ea2 <u8g2_DrawHVLine+0x110>
					return;
 8002e98:	bf00      	nop
 8002e9a:	e002      	b.n	8002ea2 <u8g2_DrawHVLine+0x110>
					return;
 8002e9c:	bf00      	nop
 8002e9e:	e000      	b.n	8002ea2 <u8g2_DrawHVLine+0x110>
					return;
 8002ea0:	bf00      	nop
		}
}
 8002ea2:	3714      	adds	r7, #20
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd90      	pop	{r4, r7, pc}

08002ea8 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8002ea8:	b490      	push	{r4, r7}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	4604      	mov	r4, r0
 8002eb0:	4608      	mov	r0, r1
 8002eb2:	4611      	mov	r1, r2
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	4623      	mov	r3, r4
 8002eb8:	80fb      	strh	r3, [r7, #6]
 8002eba:	4603      	mov	r3, r0
 8002ebc:	80bb      	strh	r3, [r7, #4]
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	807b      	strh	r3, [r7, #2]
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 8002ec6:	887a      	ldrh	r2, [r7, #2]
 8002ec8:	88bb      	ldrh	r3, [r7, #4]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d20d      	bcs.n	8002eea <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8002ece:	883a      	ldrh	r2, [r7, #0]
 8002ed0:	88fb      	ldrh	r3, [r7, #6]
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d901      	bls.n	8002eda <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e014      	b.n	8002f04 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8002eda:	887a      	ldrh	r2, [r7, #2]
 8002edc:	883b      	ldrh	r3, [r7, #0]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d901      	bls.n	8002ee6 <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e00e      	b.n	8002f04 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	e00c      	b.n	8002f04 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8002eea:	883a      	ldrh	r2, [r7, #0]
 8002eec:	88fb      	ldrh	r3, [r7, #6]
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d907      	bls.n	8002f02 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8002ef2:	887a      	ldrh	r2, [r7, #2]
 8002ef4:	883b      	ldrh	r3, [r7, #0]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d901      	bls.n	8002efe <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e002      	b.n	8002f04 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002efe:	2300      	movs	r3, #0
 8002f00:	e000      	b.n	8002f04 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8002f02:	2300      	movs	r3, #0
    }
  }
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3708      	adds	r7, #8
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bc90      	pop	{r4, r7}
 8002f0c:	4770      	bx	lr

08002f0e <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b084      	sub	sp, #16
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	60f8      	str	r0, [r7, #12]
 8002f16:	4608      	mov	r0, r1
 8002f18:	4611      	mov	r1, r2
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	817b      	strh	r3, [r7, #10]
 8002f20:	460b      	mov	r3, r1
 8002f22:	813b      	strh	r3, [r7, #8]
 8002f24:	4613      	mov	r3, r2
 8002f26:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	f8b3 104e 	ldrh.w	r1, [r3, #78]	@ 0x4e
 8002f34:	8b3b      	ldrh	r3, [r7, #24]
 8002f36:	893a      	ldrh	r2, [r7, #8]
 8002f38:	f7ff ffb6 	bl	8002ea8 <u8g2_is_intersection_decision_tree>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d101      	bne.n	8002f46 <u8g2_IsIntersection+0x38>
    return 0; 
 8002f42:	2300      	movs	r3, #0
 8002f44:	e00a      	b.n	8002f5c <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 8002f52:	88fb      	ldrh	r3, [r7, #6]
 8002f54:	897a      	ldrh	r2, [r7, #10]
 8002f56:	f7ff ffa7 	bl	8002ea8 <u8g2_is_intersection_decision_tree>
 8002f5a:	4603      	mov	r3, r0
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3710      	adds	r7, #16
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b089      	sub	sp, #36	@ 0x24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	4608      	mov	r0, r1
 8002f6e:	4611      	mov	r1, r2
 8002f70:	461a      	mov	r2, r3
 8002f72:	4603      	mov	r3, r0
 8002f74:	817b      	strh	r3, [r7, #10]
 8002f76:	460b      	mov	r3, r1
 8002f78:	813b      	strh	r3, [r7, #8]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8002f7e:	893b      	ldrh	r3, [r7, #8]
 8002f80:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8002f82:	7efb      	ldrb	r3, [r7, #27]
 8002f84:	f003 0307 	and.w	r3, r3, #7
 8002f88:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 8002f8e:	7e3a      	ldrb	r2, [r7, #24]
 8002f90:	7efb      	ldrb	r3, [r7, #27]
 8002f92:	fa02 f303 	lsl.w	r3, r2, r3
 8002f96:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d801      	bhi.n	8002fae <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8002faa:	7e3b      	ldrb	r3, [r7, #24]
 8002fac:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d001      	beq.n	8002fbc <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8002fb8:	7e3b      	ldrb	r3, [r7, #24]
 8002fba:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8002fbc:	893b      	ldrh	r3, [r7, #8]
 8002fbe:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 8002fc0:	8afb      	ldrh	r3, [r7, #22]
 8002fc2:	f023 0307 	bic.w	r3, r3, #7
 8002fc6:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	7c1b      	ldrb	r3, [r3, #16]
 8002fce:	461a      	mov	r2, r3
 8002fd0:	8afb      	ldrh	r3, [r7, #22]
 8002fd2:	fb13 f302 	smulbb	r3, r3, r2
 8002fd6:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fdc:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 8002fde:	8afb      	ldrh	r3, [r7, #22]
 8002fe0:	69fa      	ldr	r2, [r7, #28]
 8002fe2:	4413      	add	r3, r2
 8002fe4:	61fb      	str	r3, [r7, #28]
  ptr += x;
 8002fe6:	897b      	ldrh	r3, [r7, #10]
 8002fe8:	69fa      	ldr	r2, [r7, #28]
 8002fea:	4413      	add	r3, r2
 8002fec:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 8002fee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d117      	bne.n	8003026 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	781a      	ldrb	r2, [r3, #0]
 8002ffa:	7ebb      	ldrb	r3, [r7, #26]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	781a      	ldrb	r2, [r3, #0]
 8003008:	7e7b      	ldrb	r3, [r7, #25]
 800300a:	4053      	eors	r3, r2
 800300c:	b2da      	uxtb	r2, r3
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	701a      	strb	r2, [r3, #0]
	ptr++;
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	3301      	adds	r3, #1
 8003016:	61fb      	str	r3, [r7, #28]
	len--;
 8003018:	88fb      	ldrh	r3, [r7, #6]
 800301a:	3b01      	subs	r3, #1
 800301c:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 800301e:	88fb      	ldrh	r3, [r7, #6]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d1e8      	bne.n	8002ff6 <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8003024:	e038      	b.n	8003098 <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	781a      	ldrb	r2, [r3, #0]
 800302a:	7ebb      	ldrb	r3, [r7, #26]
 800302c:	4313      	orrs	r3, r2
 800302e:	b2da      	uxtb	r2, r3
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	781a      	ldrb	r2, [r3, #0]
 8003038:	7e7b      	ldrb	r3, [r7, #25]
 800303a:	4053      	eors	r3, r2
 800303c:	b2da      	uxtb	r2, r3
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8003042:	7efb      	ldrb	r3, [r7, #27]
 8003044:	3301      	adds	r3, #1
 8003046:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 8003048:	7efb      	ldrb	r3, [r7, #27]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	76fb      	strb	r3, [r7, #27]
      len--;
 8003050:	88fb      	ldrh	r3, [r7, #6]
 8003052:	3b01      	subs	r3, #1
 8003054:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 8003056:	7efb      	ldrb	r3, [r7, #27]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d114      	bne.n	8003086 <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8003060:	461a      	mov	r2, r3
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	4413      	add	r3, r2
 8003066:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 800306e:	2b01      	cmp	r3, #1
 8003070:	d801      	bhi.n	8003076 <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 8003072:	2301      	movs	r3, #1
 8003074:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 800307c:	2b01      	cmp	r3, #1
 800307e:	d008      	beq.n	8003092 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 8003080:	2301      	movs	r3, #1
 8003082:	767b      	strb	r3, [r7, #25]
 8003084:	e005      	b.n	8003092 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 8003086:	7ebb      	ldrb	r3, [r7, #26]
 8003088:	005b      	lsls	r3, r3, #1
 800308a:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 800308c:	7e7b      	ldrb	r3, [r7, #25]
 800308e:	005b      	lsls	r3, r3, #1
 8003090:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 8003092:	88fb      	ldrh	r3, [r7, #6]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d1c6      	bne.n	8003026 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8003098:	bf00      	nop
 800309a:	3724      	adds	r7, #36	@ 0x24
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  u8g2->clip_y0 = 0;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80030c2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80030cc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  
  u8g2->cb->update_page_win(u8g2);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	4798      	blx	r3
}
 80030da:	bf00      	nop
 80030dc:	3708      	adds	r7, #8
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b084      	sub	sp, #16
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	60f8      	str	r0, [r7, #12]
 80030ea:	60b9      	str	r1, [r7, #8]
 80030ec:	603b      	str	r3, [r7, #0]
 80030ee:	4613      	mov	r3, r2
 80030f0:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2200      	movs	r2, #0
 80030f6:	659a      	str	r2, [r3, #88]	@ 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	683a      	ldr	r2, [r7, #0]
 80030fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	68ba      	ldr	r2, [r7, #8]
 8003102:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	79fa      	ldrb	r2, [r7, #7]
 8003108:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  u8g2->tile_curr_row = 0;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
  u8g2->bitmap_transparency = 0;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
  u8g2->draw_color = 1;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  u8g2->is_auto_page_clear = 1;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
  
  u8g2->cb = u8g2_cb;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	69ba      	ldr	r2, [r7, #24]
 8003140:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update_dimension(u8g2);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	68f8      	ldr	r0, [r7, #12]
 800314a:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 800314c:	68f8      	ldr	r0, [r7, #12]
 800314e:	f7ff ffa9 	bl	80030a4 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8003152:	68f8      	ldr	r0, [r7, #12]
 8003154:	f7ff fd84 	bl	8002c60 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
#endif
}
 8003160:	bf00      	nop
 8003162:	3710      	adds	r7, #16
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8003168:	b480      	push	{r7}
 800316a:	b085      	sub	sp, #20
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800317c:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 800317e:	89fb      	ldrh	r3, [r7, #14]
 8003180:	00db      	lsls	r3, r3, #3
 8003182:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	89fa      	ldrh	r2, [r7, #14]
 8003188:	879a      	strh	r2, [r3, #60]	@ 0x3c
  
  t = display_info->tile_width;
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	7c1b      	ldrb	r3, [r3, #16]
 800318e:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 8003190:	89fb      	ldrh	r3, [r7, #14]
 8003192:	00db      	lsls	r3, r3, #3
 8003194:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	89fa      	ldrh	r2, [r7, #14]
 800319a:	875a      	strh	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80031a2:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80031a4:	89fb      	ldrh	r3, [r7, #14]
 80031a6:	00db      	lsls	r3, r3, #3
 80031a8:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	89fa      	ldrh	r2, [r7, #14]
 80031ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_buf_height;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80031b6:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 80031b8:	89fb      	ldrh	r3, [r7, #14]
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 80031c0:	4413      	add	r3, r2
 80031c2:	68ba      	ldr	r2, [r7, #8]
 80031c4:	7c52      	ldrb	r2, [r2, #17]
 80031c6:	4293      	cmp	r3, r2
 80031c8:	dd07      	ble.n	80031da <u8g2_update_dimension_common+0x72>
    t = display_info->tile_height - u8g2->tile_curr_row;
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	7c5b      	ldrb	r3, [r3, #17]
 80031ce:	461a      	mov	r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80031da:	89fb      	ldrh	r3, [r7, #14]
 80031dc:	00db      	lsls	r3, r3, #3
 80031de:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  u8g2->buf_y1 += t;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 80031fc:	89fb      	ldrh	r3, [r7, #14]
 80031fe:	4413      	add	r3, r2
 8003200:	b29a      	uxth	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	8a9a      	ldrh	r2, [r3, #20]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  u8g2->height = display_info->pixel_height;
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	8ada      	ldrh	r2, [r3, #22]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 800321c:	bf00      	nop
 800321e:	3714      	adds	r7, #20
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af02      	add	r7, sp, #8
 800322e:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f8b3 0052 	ldrh.w	r0, [r3, #82]	@ 0x52
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	4603      	mov	r3, r0
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f7ff fe5e 	bl	8002f0e <u8g2_IsIntersection>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d104      	bne.n	8003262 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8003260:	e03b      	b.n	80032da <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003276:	429a      	cmp	r2, r3
 8003278:	d205      	bcs.n	8003286 <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003292:	429a      	cmp	r2, r3
 8003294:	d905      	bls.n	80032a2 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d205      	bcs.n	80032be <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d905      	bls.n	80032da <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 80032da:	bf00      	nop
 80032dc:	3708      	adds	r7, #8
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}

080032e2 <u8g2_update_dimension_r2>:
  u8g2_apply_clip_window(u8g2);
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}

void u8g2_update_dimension_r2(u8g2_t *u8g2)
{
 80032e2:	b580      	push	{r7, lr}
 80032e4:	b082      	sub	sp, #8
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f7ff ff3c 	bl	8003168 <u8g2_update_dimension_common>
}
 80032f0:	bf00      	nop
 80032f2:	3708      	adds	r7, #8
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <u8g2_update_page_win_r2>:

void u8g2_update_page_win_r2(u8g2_t *u8g2)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  u8g2->user_x1 = u8g2->width;	/* pixel_buf_width replaced with width */
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
  
  /* there are ases where the height is not a multiple of 8. */
  /* in such a case u8g2->buf_y1 might be heigher than u8g2->height */
  u8g2->user_y0 = 0;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  if ( u8g2->height >= u8g2->buf_y1 )
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8003328:	429a      	cmp	r2, r3
 800332a:	d30a      	bcc.n	8003342 <u8g2_update_page_win_r2+0x4a>
    u8g2->user_y0 = u8g2->height - u8g2->buf_y1;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8003338:	1ad3      	subs	r3, r2, r3
 800333a:	b29a      	uxth	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  u8g2->user_y1 = u8g2->height - u8g2->buf_y0;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800334e:	1ad3      	subs	r3, r2, r3
 8003350:	b29a      	uxth	r2, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f7ff ff65 	bl	8003228 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 800335e:	bf00      	nop
 8003360:	3708      	adds	r7, #8
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}

08003366 <u8g2_draw_l90_r2>:
  
  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
}

void u8g2_draw_l90_r2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8003366:	b580      	push	{r7, lr}
 8003368:	b088      	sub	sp, #32
 800336a:	af02      	add	r7, sp, #8
 800336c:	60f8      	str	r0, [r7, #12]
 800336e:	4608      	mov	r0, r1
 8003370:	4611      	mov	r1, r2
 8003372:	461a      	mov	r2, r3
 8003374:	4603      	mov	r3, r0
 8003376:	817b      	strh	r3, [r7, #10]
 8003378:	460b      	mov	r3, r1
 800337a:	813b      	strh	r3, [r7, #8]
 800337c:	4613      	mov	r3, r2
 800337e:	80fb      	strh	r3, [r7, #6]
    yy -= len;
    yy++;
  }
  */

  yy = u8g2->height;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003386:	82bb      	strh	r3, [r7, #20]
  yy -= y;
 8003388:	8aba      	ldrh	r2, [r7, #20]
 800338a:	893b      	ldrh	r3, [r7, #8]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	82bb      	strh	r3, [r7, #20]
  
  xx = u8g2->width;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003396:	82fb      	strh	r3, [r7, #22]
  xx -= x;
 8003398:	8afa      	ldrh	r2, [r7, #22]
 800339a:	897b      	ldrh	r3, [r7, #10]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	82fb      	strh	r3, [r7, #22]
  
  if ( dir == 0 )
 80033a0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d107      	bne.n	80033b8 <u8g2_draw_l90_r2+0x52>
  {
    yy--;
 80033a8:	8abb      	ldrh	r3, [r7, #20]
 80033aa:	3b01      	subs	r3, #1
 80033ac:	82bb      	strh	r3, [r7, #20]
    xx -= len;
 80033ae:	8afa      	ldrh	r2, [r7, #22]
 80033b0:	88fb      	ldrh	r3, [r7, #6]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	82fb      	strh	r3, [r7, #22]
 80033b6:	e00a      	b.n	80033ce <u8g2_draw_l90_r2+0x68>
  }
  else if ( dir == 1 )
 80033b8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d106      	bne.n	80033ce <u8g2_draw_l90_r2+0x68>
  {
    xx--;
 80033c0:	8afb      	ldrh	r3, [r7, #22]
 80033c2:	3b01      	subs	r3, #1
 80033c4:	82fb      	strh	r3, [r7, #22]
    yy -= len;
 80033c6:	8aba      	ldrh	r2, [r7, #20]
 80033c8:	88fb      	ldrh	r3, [r7, #6]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	82bb      	strh	r3, [r7, #20]
  }

  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 80033ce:	88f8      	ldrh	r0, [r7, #6]
 80033d0:	8aba      	ldrh	r2, [r7, #20]
 80033d2:	8af9      	ldrh	r1, [r7, #22]
 80033d4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80033d8:	9300      	str	r3, [sp, #0]
 80033da:	4603      	mov	r3, r0
 80033dc:	68f8      	ldr	r0, [r7, #12]
 80033de:	f7ff fcb7 	bl	8002d50 <u8g2_draw_hv_line_2dir>
}
 80033e2:	bf00      	nop
 80033e4:	3718      	adds	r7, #24
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 80033ea:	b480      	push	{r7}
 80033ec:	b083      	sub	sp, #12
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 80033fa:	bf00      	nop
 80033fc:	370c      	adds	r7, #12
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr

08003406 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 8003406:	b480      	push	{r7}
 8003408:	b083      	sub	sp, #12
 800340a:	af00      	add	r7, sp, #0
 800340c:	6078      	str	r0, [r7, #4]
 800340e:	460b      	mov	r3, r1
 8003410:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8003412:	78fb      	ldrb	r3, [r7, #3]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d002      	beq.n	800341e <u8x8_ascii_next+0x18>
 8003418:	78fb      	ldrb	r3, [r7, #3]
 800341a:	2b0a      	cmp	r3, #10
 800341c:	d102      	bne.n	8003424 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 800341e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003422:	e001      	b.n	8003428 <u8x8_ascii_next+0x22>
  return b;
 8003424:	78fb      	ldrb	r3, [r7, #3]
 8003426:	b29b      	uxth	r3, r3
}
 8003428:	4618      	mov	r0, r3
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 8003434:	b590      	push	{r4, r7, lr}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	460b      	mov	r3, r1
 800343e:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	691c      	ldr	r4, [r3, #16]
 8003444:	78fa      	ldrb	r2, [r7, #3]
 8003446:	2300      	movs	r3, #0
 8003448:	2120      	movs	r1, #32
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	47a0      	blx	r4
 800344e:	4603      	mov	r3, r0
}
 8003450:	4618      	mov	r0, r3
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	bd90      	pop	{r4, r7, pc}

08003458 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8003458:	b590      	push	{r4, r7, lr}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	460b      	mov	r3, r1
 8003462:	607a      	str	r2, [r7, #4]
 8003464:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	691c      	ldr	r4, [r3, #16]
 800346a:	7afa      	ldrb	r2, [r7, #11]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2117      	movs	r1, #23
 8003470:	68f8      	ldr	r0, [r7, #12]
 8003472:	47a0      	blx	r4
 8003474:	4603      	mov	r3, r0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3714      	adds	r7, #20
 800347a:	46bd      	mov	sp, r7
 800347c:	bd90      	pop	{r4, r7, pc}

0800347e <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 800347e:	b580      	push	{r7, lr}
 8003480:	b082      	sub	sp, #8
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
 8003486:	460b      	mov	r3, r1
 8003488:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 800348a:	1cfb      	adds	r3, r7, #3
 800348c:	461a      	mov	r2, r3
 800348e:	2101      	movs	r1, #1
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f7ff ffe1 	bl	8003458 <u8x8_byte_SendBytes>
 8003496:	4603      	mov	r3, r0
}
 8003498:	4618      	mov	r0, r3
 800349a:	3708      	adds	r7, #8
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 80034a0:	b590      	push	{r4, r7, lr}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	460b      	mov	r3, r1
 80034aa:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	68dc      	ldr	r4, [r3, #12]
 80034b0:	78fa      	ldrb	r2, [r7, #3]
 80034b2:	2300      	movs	r3, #0
 80034b4:	2115      	movs	r1, #21
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	47a0      	blx	r4
 80034ba:	4603      	mov	r3, r0
}
 80034bc:	4618      	mov	r0, r3
 80034be:	370c      	adds	r7, #12
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd90      	pop	{r4, r7, pc}

080034c4 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 80034c4:	b590      	push	{r4, r7, lr}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	460b      	mov	r3, r1
 80034ce:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	68dc      	ldr	r4, [r3, #12]
 80034d4:	78fa      	ldrb	r2, [r7, #3]
 80034d6:	2300      	movs	r3, #0
 80034d8:	2116      	movs	r1, #22
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	47a0      	blx	r4
 80034de:	4603      	mov	r3, r0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	370c      	adds	r7, #12
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd90      	pop	{r4, r7, pc}

080034e8 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80034e8:	b590      	push	{r4, r7, lr}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	460b      	mov	r3, r1
 80034f2:	607a      	str	r2, [r7, #4]
 80034f4:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	68dc      	ldr	r4, [r3, #12]
 80034fa:	7afa      	ldrb	r2, [r7, #11]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2117      	movs	r1, #23
 8003500:	68f8      	ldr	r0, [r7, #12]
 8003502:	47a0      	blx	r4
 8003504:	4603      	mov	r3, r0
}
 8003506:	4618      	mov	r0, r3
 8003508:	3714      	adds	r7, #20
 800350a:	46bd      	mov	sp, r7
 800350c:	bd90      	pop	{r4, r7, pc}

0800350e <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 800350e:	b590      	push	{r4, r7, lr}
 8003510:	b083      	sub	sp, #12
 8003512:	af00      	add	r7, sp, #0
 8003514:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	68dc      	ldr	r4, [r3, #12]
 800351a:	2300      	movs	r3, #0
 800351c:	2200      	movs	r2, #0
 800351e:	2118      	movs	r1, #24
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	47a0      	blx	r4
 8003524:	4603      	mov	r3, r0
}
 8003526:	4618      	mov	r0, r3
 8003528:	370c      	adds	r7, #12
 800352a:	46bd      	mov	sp, r7
 800352c:	bd90      	pop	{r4, r7, pc}

0800352e <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 800352e:	b590      	push	{r4, r7, lr}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	68dc      	ldr	r4, [r3, #12]
 800353a:	2300      	movs	r3, #0
 800353c:	2200      	movs	r2, #0
 800353e:	2119      	movs	r1, #25
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	47a0      	blx	r4
 8003544:	4603      	mov	r3, r0
}
 8003546:	4618      	mov	r0, r3
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	bd90      	pop	{r4, r7, pc}

0800354e <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 800354e:	b590      	push	{r4, r7, lr}
 8003550:	b085      	sub	sp, #20
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
 8003556:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	73fb      	strb	r3, [r7, #15]
    data++;
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	3301      	adds	r3, #1
 8003562:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8003564:	7bfb      	ldrb	r3, [r7, #15]
 8003566:	2bfe      	cmp	r3, #254	@ 0xfe
 8003568:	d031      	beq.n	80035ce <u8x8_cad_SendSequence+0x80>
 800356a:	2bfe      	cmp	r3, #254	@ 0xfe
 800356c:	dc3d      	bgt.n	80035ea <u8x8_cad_SendSequence+0x9c>
 800356e:	2b19      	cmp	r3, #25
 8003570:	dc3b      	bgt.n	80035ea <u8x8_cad_SendSequence+0x9c>
 8003572:	2b18      	cmp	r3, #24
 8003574:	da23      	bge.n	80035be <u8x8_cad_SendSequence+0x70>
 8003576:	2b16      	cmp	r3, #22
 8003578:	dc02      	bgt.n	8003580 <u8x8_cad_SendSequence+0x32>
 800357a:	2b15      	cmp	r3, #21
 800357c:	da03      	bge.n	8003586 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 800357e:	e034      	b.n	80035ea <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 8003580:	2b17      	cmp	r3, #23
 8003582:	d00e      	beq.n	80035a2 <u8x8_cad_SendSequence+0x54>
	return;
 8003584:	e031      	b.n	80035ea <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	68dc      	ldr	r4, [r3, #12]
 8003590:	7bba      	ldrb	r2, [r7, #14]
 8003592:	7bf9      	ldrb	r1, [r7, #15]
 8003594:	2300      	movs	r3, #0
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	47a0      	blx	r4
	  data++;
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	3301      	adds	r3, #1
 800359e:	603b      	str	r3, [r7, #0]
	  break;
 80035a0:	e022      	b.n	80035e8 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 80035a8:	f107 030e 	add.w	r3, r7, #14
 80035ac:	461a      	mov	r2, r3
 80035ae:	2101      	movs	r1, #1
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f7ff ff99 	bl	80034e8 <u8x8_cad_SendData>
	  data++;
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	3301      	adds	r3, #1
 80035ba:	603b      	str	r3, [r7, #0]
	  break;
 80035bc:	e014      	b.n	80035e8 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	68dc      	ldr	r4, [r3, #12]
 80035c2:	7bf9      	ldrb	r1, [r7, #15]
 80035c4:	2300      	movs	r3, #0
 80035c6:	2200      	movs	r2, #0
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	47a0      	blx	r4
	  break;
 80035cc:	e00c      	b.n	80035e8 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 80035d4:	7bbb      	ldrb	r3, [r7, #14]
 80035d6:	461a      	mov	r2, r3
 80035d8:	2129      	movs	r1, #41	@ 0x29
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 f9ee 	bl	80039bc <u8x8_gpio_call>
	  data++;
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	3301      	adds	r3, #1
 80035e4:	603b      	str	r3, [r7, #0]
	  break;
 80035e6:	bf00      	nop
    cmd = *data;
 80035e8:	e7b6      	b.n	8003558 <u8x8_cad_SendSequence+0xa>
	return;
 80035ea:	bf00      	nop
    }
  }
}
 80035ec:	3714      	adds	r7, #20
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd90      	pop	{r4, r7, pc}
	...

080035f4 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80035f4:	b590      	push	{r4, r7, lr}
 80035f6:	b085      	sub	sp, #20
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	607b      	str	r3, [r7, #4]
 80035fe:	460b      	mov	r3, r1
 8003600:	72fb      	strb	r3, [r7, #11]
 8003602:	4613      	mov	r3, r2
 8003604:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 8003606:	7afb      	ldrb	r3, [r7, #11]
 8003608:	3b14      	subs	r3, #20
 800360a:	2b05      	cmp	r3, #5
 800360c:	d82f      	bhi.n	800366e <u8x8_cad_001+0x7a>
 800360e:	a201      	add	r2, pc, #4	@ (adr r2, 8003614 <u8x8_cad_001+0x20>)
 8003610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003614:	0800365d 	.word	0x0800365d
 8003618:	0800362d 	.word	0x0800362d
 800361c:	08003641 	.word	0x08003641
 8003620:	08003655 	.word	0x08003655
 8003624:	0800365d 	.word	0x0800365d
 8003628:	0800365d 	.word	0x0800365d
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 800362c:	2100      	movs	r1, #0
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f7ff ff00 	bl	8003434 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8003634:	7abb      	ldrb	r3, [r7, #10]
 8003636:	4619      	mov	r1, r3
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f7ff ff20 	bl	800347e <u8x8_byte_SendByte>
      break;
 800363e:	e018      	b.n	8003672 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 8003640:	2100      	movs	r1, #0
 8003642:	68f8      	ldr	r0, [r7, #12]
 8003644:	f7ff fef6 	bl	8003434 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8003648:	7abb      	ldrb	r3, [r7, #10]
 800364a:	4619      	mov	r1, r3
 800364c:	68f8      	ldr	r0, [r7, #12]
 800364e:	f7ff ff16 	bl	800347e <u8x8_byte_SendByte>
      break;
 8003652:	e00e      	b.n	8003672 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 8003654:	2101      	movs	r1, #1
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f7ff feec 	bl	8003434 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	691c      	ldr	r4, [r3, #16]
 8003660:	7aba      	ldrb	r2, [r7, #10]
 8003662:	7af9      	ldrb	r1, [r7, #11]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	47a0      	blx	r4
 800366a:	4603      	mov	r3, r0
 800366c:	e002      	b.n	8003674 <u8x8_cad_001+0x80>
    default:
      return 0;
 800366e:	2300      	movs	r3, #0
 8003670:	e000      	b.n	8003674 <u8x8_cad_001+0x80>
  }
  return 1;
 8003672:	2301      	movs	r3, #1
}
 8003674:	4618      	mov	r0, r3
 8003676:	3714      	adds	r7, #20
 8003678:	46bd      	mov	sp, r7
 800367a:	bd90      	pop	{r4, r7, pc}

0800367c <u8x8_d_st7565_common>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	607b      	str	r3, [r7, #4]
 8003686:	460b      	mov	r3, r1
 8003688:	72fb      	strb	r3, [r7, #11]
 800368a:	4613      	mov	r3, r2
 800368c:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 800368e:	7afb      	ldrb	r3, [r7, #11]
 8003690:	2b0f      	cmp	r3, #15
 8003692:	d006      	beq.n	80036a2 <u8x8_d_st7565_common+0x26>
 8003694:	2b0f      	cmp	r3, #15
 8003696:	dc71      	bgt.n	800377c <u8x8_d_st7565_common+0x100>
 8003698:	2b0b      	cmp	r3, #11
 800369a:	d050      	beq.n	800373e <u8x8_d_st7565_common+0xc2>
 800369c:	2b0e      	cmp	r3, #14
 800369e:	d05b      	beq.n	8003758 <u8x8_d_st7565_common+0xdc>
 80036a0:	e06c      	b.n	800377c <u8x8_d_st7565_common+0x100>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 80036a2:	68f8      	ldr	r0, [r7, #12]
 80036a4:	f7ff ff33 	bl	800350e <u8x8_cad_StartTransfer>
    
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	795b      	ldrb	r3, [r3, #5]
 80036ac:	75bb      	strb	r3, [r7, #22]
      x *= 8;
 80036ae:	7dbb      	ldrb	r3, [r7, #22]
 80036b0:	00db      	lsls	r3, r3, #3
 80036b2:	75bb      	strb	r3, [r7, #22]
      x += u8x8->x_offset;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80036ba:	7dbb      	ldrb	r3, [r7, #22]
 80036bc:	4413      	add	r3, r2
 80036be:	75bb      	strb	r3, [r7, #22]
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 80036c0:	7dbb      	ldrb	r3, [r7, #22]
 80036c2:	091b      	lsrs	r3, r3, #4
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	f043 0310 	orr.w	r3, r3, #16
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	4619      	mov	r1, r3
 80036ce:	68f8      	ldr	r0, [r7, #12]
 80036d0:	f7ff fee6 	bl	80034a0 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x&15)));
 80036d4:	7dbb      	ldrb	r3, [r7, #22]
 80036d6:	f003 030f 	and.w	r3, r3, #15
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	4619      	mov	r1, r3
 80036de:	68f8      	ldr	r0, [r7, #12]
 80036e0:	f7ff fede 	bl	80034a0 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	799b      	ldrb	r3, [r3, #6]
 80036e8:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	4619      	mov	r1, r3
 80036f0:	68f8      	ldr	r0, [r7, #12]
 80036f2:	f7ff fed5 	bl	80034a0 <u8x8_cad_SendCmd>
    
      c = ((u8x8_tile_t *)arg_ptr)->cnt;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	791b      	ldrb	r3, [r3, #4]
 80036fa:	75fb      	strb	r3, [r7, #23]
      c *= 8;
 80036fc:	7dfb      	ldrb	r3, [r7, #23]
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	75fb      	strb	r3, [r7, #23]
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	613b      	str	r3, [r7, #16]
      /* 
	The following if condition checks the hardware limits of the st7565 
	controller: It is not allowed to write beyond the display limits.
	This is in fact an issue within flip mode.
      */
      if ( c + x > 132u )
 8003708:	7dfa      	ldrb	r2, [r7, #23]
 800370a:	7dbb      	ldrb	r3, [r7, #22]
 800370c:	4413      	add	r3, r2
 800370e:	2b84      	cmp	r3, #132	@ 0x84
 8003710:	d905      	bls.n	800371e <u8x8_d_st7565_common+0xa2>
      {
	c = 132u;
 8003712:	2384      	movs	r3, #132	@ 0x84
 8003714:	75fb      	strb	r3, [r7, #23]
	c -= x;
 8003716:	7dfa      	ldrb	r2, [r7, #23]
 8003718:	7dbb      	ldrb	r3, [r7, #22]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	75fb      	strb	r3, [r7, #23]
      }
      do
      {
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes */
 800371e:	7dfb      	ldrb	r3, [r7, #23]
 8003720:	693a      	ldr	r2, [r7, #16]
 8003722:	4619      	mov	r1, r3
 8003724:	68f8      	ldr	r0, [r7, #12]
 8003726:	f7ff fedf 	bl	80034e8 <u8x8_cad_SendData>
	arg_int--;
 800372a:	7abb      	ldrb	r3, [r7, #10]
 800372c:	3b01      	subs	r3, #1
 800372e:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8003730:	7abb      	ldrb	r3, [r7, #10]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1f3      	bne.n	800371e <u8x8_d_st7565_common+0xa2>
      
      u8x8_cad_EndTransfer(u8x8);
 8003736:	68f8      	ldr	r0, [r7, #12]
 8003738:	f7ff fef9 	bl	800352e <u8x8_cad_EndTransfer>
      break;
 800373c:	e020      	b.n	8003780 <u8x8_d_st7565_common+0x104>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_uc1701_dogs102_init_seq);
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 800373e:	7abb      	ldrb	r3, [r7, #10]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d104      	bne.n	800374e <u8x8_d_st7565_common+0xd2>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave0_seq);
 8003744:	4911      	ldr	r1, [pc, #68]	@ (800378c <u8x8_d_st7565_common+0x110>)
 8003746:	68f8      	ldr	r0, [r7, #12]
 8003748:	f7ff ff01 	bl	800354e <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
      break;
 800374c:	e018      	b.n	8003780 <u8x8_d_st7565_common+0x104>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
 800374e:	4910      	ldr	r1, [pc, #64]	@ (8003790 <u8x8_d_st7565_common+0x114>)
 8003750:	68f8      	ldr	r0, [r7, #12]
 8003752:	f7ff fefc 	bl	800354e <u8x8_cad_SendSequence>
      break;
 8003756:	e013      	b.n	8003780 <u8x8_d_st7565_common+0x104>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8003758:	68f8      	ldr	r0, [r7, #12]
 800375a:	f7ff fed8 	bl	800350e <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 800375e:	2181      	movs	r1, #129	@ 0x81
 8003760:	68f8      	ldr	r0, [r7, #12]
 8003762:	f7ff fe9d 	bl	80034a0 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int >> 2 );	/* st7565 has range from 0 to 63 */
 8003766:	7abb      	ldrb	r3, [r7, #10]
 8003768:	089b      	lsrs	r3, r3, #2
 800376a:	b2db      	uxtb	r3, r3
 800376c:	4619      	mov	r1, r3
 800376e:	68f8      	ldr	r0, [r7, #12]
 8003770:	f7ff fea8 	bl	80034c4 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8003774:	68f8      	ldr	r0, [r7, #12]
 8003776:	f7ff feda 	bl	800352e <u8x8_cad_EndTransfer>
      break;
 800377a:	e001      	b.n	8003780 <u8x8_d_st7565_common+0x104>
#endif
    default:
      return 0;
 800377c:	2300      	movs	r3, #0
 800377e:	e000      	b.n	8003782 <u8x8_d_st7565_common+0x106>
  }
  return 1;
 8003780:	2301      	movs	r3, #1
}
 8003782:	4618      	mov	r0, r3
 8003784:	3718      	adds	r7, #24
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	0800d86c 	.word	0x0800d86c
 8003790:	0800d874 	.word	0x0800d874

08003794 <u8x8_d_st7565_64128n>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_64128n(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	607b      	str	r3, [r7, #4]
 800379e:	460b      	mov	r3, r1
 80037a0:	72fb      	strb	r3, [r7, #11]
 80037a2:	4613      	mov	r3, r2
 80037a4:	72bb      	strb	r3, [r7, #10]
  /* call common procedure first and handle messages there */
  if ( u8x8_d_st7565_common(u8x8, msg, arg_int, arg_ptr) == 0 )
 80037a6:	7aba      	ldrb	r2, [r7, #10]
 80037a8:	7af9      	ldrb	r1, [r7, #11]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	68f8      	ldr	r0, [r7, #12]
 80037ae:	f7ff ff65 	bl	800367c <u8x8_d_st7565_common>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d131      	bne.n	800381c <u8x8_d_st7565_64128n+0x88>
  {
    /* msg not handled, then try here */
    switch(msg)
 80037b8:	7afb      	ldrb	r3, [r7, #11]
 80037ba:	2b0d      	cmp	r3, #13
 80037bc:	d013      	beq.n	80037e6 <u8x8_d_st7565_64128n+0x52>
 80037be:	2b0d      	cmp	r3, #13
 80037c0:	dc2a      	bgt.n	8003818 <u8x8_d_st7565_64128n+0x84>
 80037c2:	2b09      	cmp	r3, #9
 80037c4:	d002      	beq.n	80037cc <u8x8_d_st7565_64128n+0x38>
 80037c6:	2b0a      	cmp	r3, #10
 80037c8:	d005      	beq.n	80037d6 <u8x8_d_st7565_64128n+0x42>
 80037ca:	e025      	b.n	8003818 <u8x8_d_st7565_64128n+0x84>
    {
      case U8X8_MSG_DISPLAY_SETUP_MEMORY:
	u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7565_64128n_display_info);
 80037cc:	4916      	ldr	r1, [pc, #88]	@ (8003828 <u8x8_d_st7565_64128n+0x94>)
 80037ce:	68f8      	ldr	r0, [r7, #12]
 80037d0:	f000 f832 	bl	8003838 <u8x8_d_helper_display_setup_memory>
	break;
 80037d4:	e022      	b.n	800381c <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_INIT:
	u8x8_d_helper_display_init(u8x8);
 80037d6:	68f8      	ldr	r0, [r7, #12]
 80037d8:	f000 f842 	bl	8003860 <u8x8_d_helper_display_init>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_64128n_init_seq);
 80037dc:	4913      	ldr	r1, [pc, #76]	@ (800382c <u8x8_d_st7565_64128n+0x98>)
 80037de:	68f8      	ldr	r0, [r7, #12]
 80037e0:	f7ff feb5 	bl	800354e <u8x8_cad_SendSequence>
	break;
 80037e4:	e01a      	b.n	800381c <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
	if ( arg_int == 0 )
 80037e6:	7abb      	ldrb	r3, [r7, #10]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d10a      	bne.n	8003802 <u8x8_d_st7565_64128n+0x6e>
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip0_seq);
 80037ec:	4910      	ldr	r1, [pc, #64]	@ (8003830 <u8x8_d_st7565_64128n+0x9c>)
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f7ff fead 	bl	800354e <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->default_x_offset;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	7c9a      	ldrb	r2, [r3, #18]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	else
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
	}	
	break;
 8003800:	e00c      	b.n	800381c <u8x8_d_st7565_64128n+0x88>
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
 8003802:	490c      	ldr	r1, [pc, #48]	@ (8003834 <u8x8_d_st7565_64128n+0xa0>)
 8003804:	68f8      	ldr	r0, [r7, #12]
 8003806:	f7ff fea2 	bl	800354e <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	7cda      	ldrb	r2, [r3, #19]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	break;
 8003816:	e001      	b.n	800381c <u8x8_d_st7565_64128n+0x88>
      default:
	return 0;		/* msg unknown */
 8003818:	2300      	movs	r3, #0
 800381a:	e000      	b.n	800381e <u8x8_d_st7565_64128n+0x8a>
    }
  }
  return 1;
 800381c:	2301      	movs	r3, #1
}
 800381e:	4618      	mov	r0, r3
 8003820:	3710      	adds	r7, #16
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	0800d8ac 	.word	0x0800d8ac
 800382c:	0800d88c 	.word	0x0800d88c
 8003830:	0800d87c 	.word	0x0800d87c
 8003834:	0800d884 	.word	0x0800d884

08003838 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	683a      	ldr	r2, [r7, #0]
 8003846:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	7c9a      	ldrb	r2, [r3, #18]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8003854:	bf00      	nop
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr

08003860 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8003860:	b590      	push	{r4, r7, lr}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	695c      	ldr	r4, [r3, #20]
 800386c:	2300      	movs	r3, #0
 800386e:	2200      	movs	r2, #0
 8003870:	2128      	movs	r1, #40	@ 0x28
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	68dc      	ldr	r4, [r3, #12]
 800387a:	2300      	movs	r3, #0
 800387c:	2200      	movs	r2, #0
 800387e:	2114      	movs	r1, #20
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8003884:	2201      	movs	r2, #1
 8003886:	214b      	movs	r1, #75	@ 0x4b
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f000 f897 	bl	80039bc <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	791b      	ldrb	r3, [r3, #4]
 8003894:	461a      	mov	r2, r3
 8003896:	2129      	movs	r1, #41	@ 0x29
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f000 f88f 	bl	80039bc <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 800389e:	2200      	movs	r2, #0
 80038a0:	214b      	movs	r1, #75	@ 0x4b
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f000 f88a 	bl	80039bc <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	791b      	ldrb	r3, [r3, #4]
 80038ae:	461a      	mov	r2, r3
 80038b0:	2129      	movs	r1, #41	@ 0x29
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 f882 	bl	80039bc <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 80038b8:	2201      	movs	r2, #1
 80038ba:	214b      	movs	r1, #75	@ 0x4b
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f000 f87d 	bl	80039bc <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	795b      	ldrb	r3, [r3, #5]
 80038c8:	461a      	mov	r2, r3
 80038ca:	2129      	movs	r1, #41	@ 0x29
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	f000 f875 	bl	80039bc <u8x8_gpio_call>
}    
 80038d2:	bf00      	nop
 80038d4:	370c      	adds	r7, #12
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd90      	pop	{r4, r7, pc}

080038da <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 80038da:	b590      	push	{r4, r7, lr}
 80038dc:	b085      	sub	sp, #20
 80038de:	af00      	add	r7, sp, #0
 80038e0:	6078      	str	r0, [r7, #4]
 80038e2:	4608      	mov	r0, r1
 80038e4:	4611      	mov	r1, r2
 80038e6:	461a      	mov	r2, r3
 80038e8:	4603      	mov	r3, r0
 80038ea:	70fb      	strb	r3, [r7, #3]
 80038ec:	460b      	mov	r3, r1
 80038ee:	70bb      	strb	r3, [r7, #2]
 80038f0:	4613      	mov	r3, r2
 80038f2:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 80038f4:	78fb      	ldrb	r3, [r7, #3]
 80038f6:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 80038f8:	78bb      	ldrb	r3, [r7, #2]
 80038fa:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 80038fc:	787b      	ldrb	r3, [r7, #1]
 80038fe:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8003900:	6a3b      	ldr	r3, [r7, #32]
 8003902:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	689c      	ldr	r4, [r3, #8]
 8003908:	f107 0308 	add.w	r3, r7, #8
 800390c:	2201      	movs	r2, #1
 800390e:	210f      	movs	r1, #15
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	47a0      	blx	r4
 8003914:	4603      	mov	r3, r0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3714      	adds	r7, #20
 800391a:	46bd      	mov	sp, r7
 800391c:	bd90      	pop	{r4, r7, pc}

0800391e <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 800391e:	b590      	push	{r4, r7, lr}
 8003920:	b083      	sub	sp, #12
 8003922:	af00      	add	r7, sp, #0
 8003924:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	689c      	ldr	r4, [r3, #8]
 800392a:	2300      	movs	r3, #0
 800392c:	2200      	movs	r2, #0
 800392e:	2109      	movs	r1, #9
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	47a0      	blx	r4
}
 8003934:	bf00      	nop
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	bd90      	pop	{r4, r7, pc}

0800393c <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 800393c:	b590      	push	{r4, r7, lr}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689c      	ldr	r4, [r3, #8]
 8003948:	2300      	movs	r3, #0
 800394a:	2200      	movs	r2, #0
 800394c:	210a      	movs	r1, #10
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 8003952:	bf00      	nop
 8003954:	370c      	adds	r7, #12
 8003956:	46bd      	mov	sp, r7
 8003958:	bd90      	pop	{r4, r7, pc}

0800395a <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 800395a:	b590      	push	{r4, r7, lr}
 800395c:	b083      	sub	sp, #12
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
 8003962:	460b      	mov	r3, r1
 8003964:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	689c      	ldr	r4, [r3, #8]
 800396a:	78fa      	ldrb	r2, [r7, #3]
 800396c:	2300      	movs	r3, #0
 800396e:	210b      	movs	r1, #11
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	47a0      	blx	r4
}
 8003974:	bf00      	nop
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	bd90      	pop	{r4, r7, pc}

0800397c <u8x8_SetContrast>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, mode, NULL);  
}

void u8x8_SetContrast(u8x8_t *u8x8, uint8_t value)
{
 800397c:	b590      	push	{r4, r7, lr}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	460b      	mov	r3, r1
 8003986:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689c      	ldr	r4, [r3, #8]
 800398c:	78fa      	ldrb	r2, [r7, #3]
 800398e:	2300      	movs	r3, #0
 8003990:	210e      	movs	r1, #14
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	47a0      	blx	r4
}
 8003996:	bf00      	nop
 8003998:	370c      	adds	r7, #12
 800399a:	46bd      	mov	sp, r7
 800399c:	bd90      	pop	{r4, r7, pc}

0800399e <u8x8_RefreshDisplay>:

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 800399e:	b590      	push	{r4, r7, lr}
 80039a0:	b083      	sub	sp, #12
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	689c      	ldr	r4, [r3, #8]
 80039aa:	2300      	movs	r3, #0
 80039ac:	2200      	movs	r2, #0
 80039ae:	2110      	movs	r1, #16
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	47a0      	blx	r4
}
 80039b4:	bf00      	nop
 80039b6:	370c      	adds	r7, #12
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd90      	pop	{r4, r7, pc}

080039bc <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 80039bc:	b590      	push	{r4, r7, lr}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	460b      	mov	r3, r1
 80039c6:	70fb      	strb	r3, [r7, #3]
 80039c8:	4613      	mov	r3, r2
 80039ca:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	695c      	ldr	r4, [r3, #20]
 80039d0:	78ba      	ldrb	r2, [r7, #2]
 80039d2:	78f9      	ldrb	r1, [r7, #3]
 80039d4:	2300      	movs	r3, #0
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	47a0      	blx	r4
}
 80039da:	bf00      	nop
 80039dc:	370c      	adds	r7, #12
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd90      	pop	{r4, r7, pc}

080039e2 <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 80039e2:	b480      	push	{r7}
 80039e4:	b085      	sub	sp, #20
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	60f8      	str	r0, [r7, #12]
 80039ea:	607b      	str	r3, [r7, #4]
 80039ec:	460b      	mov	r3, r1
 80039ee:	72fb      	strb	r3, [r7, #11]
 80039f0:	4613      	mov	r3, r2
 80039f2:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3714      	adds	r7, #20
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
	...

08003a04 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b083      	sub	sp, #12
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a11      	ldr	r2, [pc, #68]	@ (8003a5c <u8x8_SetupDefaults+0x58>)
 8003a16:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4a10      	ldr	r2, [pc, #64]	@ (8003a5c <u8x8_SetupDefaults+0x58>)
 8003a1c:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a0e      	ldr	r2, [pc, #56]	@ (8003a5c <u8x8_SetupDefaults+0x58>)
 8003a22:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4a0d      	ldr	r2, [pc, #52]	@ (8003a5c <u8x8_SetupDefaults+0x58>)
 8003a28:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	22ff      	movs	r2, #255	@ 0xff
 8003a44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	22ff      	movs	r2, #255	@ 0xff
 8003a4c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8003a50:	bf00      	nop
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr
 8003a5c:	080039e3 	.word	0x080039e3

08003a60 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
 8003a6c:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	f7ff ffc8 	bl	8003a04 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	68ba      	ldr	r2, [r7, #8]
 8003a78:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	683a      	ldr	r2, [r7, #0]
 8003a84:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8003a8c:	68f8      	ldr	r0, [r7, #12]
 8003a8e:	f7ff ff46 	bl	800391e <u8x8_SetupMemory>
}
 8003a92:	bf00      	nop
 8003a94:	3710      	adds	r7, #16
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}

08003a9a <Expander_InitPinDirections>:
 * @param hi2c          Pointer to the I2C handle.
 * @param deviceAddress I2C address of the expander.
 * @return HAL_StatusTypeDef HAL_OK if successful, or an error code.
 */
HAL_StatusTypeDef Expander_InitPinDirections(I2C_HandleTypeDef *hi2c, uint8_t deviceAddress)
{
 8003a9a:	b580      	push	{r7, lr}
 8003a9c:	b088      	sub	sp, #32
 8003a9e:	af04      	add	r7, sp, #16
 8003aa0:	6078      	str	r0, [r7, #4]
 8003aa2:	460b      	mov	r3, r1
 8003aa4:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef status;
    uint8_t port0_config = 0;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	73bb      	strb	r3, [r7, #14]

    // Build Port 0 configuration mask using the defined direction macros:
    port0_config |= (ALERT_PIN_CELL_01_DIR   == PIN_INPUT) ? ALERT_PIN_CELL_01  : 0;
 8003aaa:	7bbb      	ldrb	r3, [r7, #14]
 8003aac:	f043 0301 	orr.w	r3, r3, #1
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_01_DIR  == PIN_INPUT) ? CELL_01_VOLTAGE_01 : 0;
 8003ab4:	7bbb      	ldrb	r3, [r7, #14]
 8003ab6:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_02_DIR  == PIN_INPUT) ? CELL_01_VOLTAGE_02 : 0;
 8003ab8:	7bbb      	ldrb	r3, [r7, #14]
 8003aba:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_03_DIR  == PIN_INPUT) ? CELL_01_VOLTAGE_03 : 0;
 8003abc:	7bbb      	ldrb	r3, [r7, #14]
 8003abe:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_LED_01_DIR      == PIN_INPUT) ? CELL_01_LED_01     : 0;
 8003ac0:	7bbb      	ldrb	r3, [r7, #14]
 8003ac2:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_03_DIR  == PIN_INPUT) ? CELL_02_VOLTAGE_03 : 0;
 8003ac4:	7bbb      	ldrb	r3, [r7, #14]
 8003ac6:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_02_DIR  == PIN_INPUT) ? CELL_02_VOLTAGE_02 : 0;
 8003ac8:	7bbb      	ldrb	r3, [r7, #14]
 8003aca:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_01_DIR  == PIN_INPUT) ? CELL_02_VOLTAGE_01 : 0;
 8003acc:	7bbb      	ldrb	r3, [r7, #14]
 8003ace:	73bb      	strb	r3, [r7, #14]

    // For Port 1, use the corresponding direction macros if needed.
    // In this example, we build Port 1 configuration mask similarly:
    uint8_t port1_config = 0;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_02_DIR   == PIN_INPUT) ? ALERT_PIN_CELL_02  : 0;
 8003ad4:	7b7b      	ldrb	r3, [r7, #13]
 8003ad6:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_02_LED_01_DIR      == PIN_INPUT) ? CELL_02_LED_01 	: 0;
 8003ad8:	7b7b      	ldrb	r3, [r7, #13]
 8003ada:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_LED_01_DIR      == PIN_INPUT) ? CELL_03_LED_01 	: 0;
 8003adc:	7b7b      	ldrb	r3, [r7, #13]
 8003ade:	737b      	strb	r3, [r7, #13]
    port1_config |= (EXPANDER_FAN_CTRL_DIR   == PIN_INPUT) ? EXPANDER_FAN_CTRL 	: 0;
 8003ae0:	7b7b      	ldrb	r3, [r7, #13]
 8003ae2:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_03_DIR  == PIN_INPUT) ? CELL_03_VOLTAGE_03	: 0;
 8003ae4:	7b7b      	ldrb	r3, [r7, #13]
 8003ae6:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_02_DIR  == PIN_INPUT) ? CELL_03_VOLTAGE_02 : 0;
 8003ae8:	7b7b      	ldrb	r3, [r7, #13]
 8003aea:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_01_DIR  == PIN_INPUT) ? CELL_03_VOLTAGE_01 : 0;
 8003aec:	7b7b      	ldrb	r3, [r7, #13]
 8003aee:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_03_DIR   == PIN_INPUT) ? ALERT_PIN_CELL_03 	: 0;
 8003af0:	7b7b      	ldrb	r3, [r7, #13]
 8003af2:	737b      	strb	r3, [r7, #13]

    // Write configuration to Port 0 register.
    status = HAL_I2C_Mem_Write(hi2c,
 8003af4:	78fb      	ldrb	r3, [r7, #3]
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	005b      	lsls	r3, r3, #1
 8003afa:	b299      	uxth	r1, r3
 8003afc:	2364      	movs	r3, #100	@ 0x64
 8003afe:	9302      	str	r3, [sp, #8]
 8003b00:	2301      	movs	r3, #1
 8003b02:	9301      	str	r3, [sp, #4]
 8003b04:	f107 030e 	add.w	r3, r7, #14
 8003b08:	9300      	str	r3, [sp, #0]
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	2206      	movs	r2, #6
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f005 fbf4 	bl	80092fc <HAL_I2C_Mem_Write>
 8003b14:	4603      	mov	r3, r0
 8003b16:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT0,
                               I2C_MEMADD_SIZE_8BIT,
                               &port0_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    if (status != HAL_OK)
 8003b18:	7bfb      	ldrb	r3, [r7, #15]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d001      	beq.n	8003b22 <Expander_InitPinDirections+0x88>
    {
        return status;
 8003b1e:	7bfb      	ldrb	r3, [r7, #15]
 8003b20:	e012      	b.n	8003b48 <Expander_InitPinDirections+0xae>
    }

    // Write configuration to Port 1 register.
    status = HAL_I2C_Mem_Write(hi2c,
 8003b22:	78fb      	ldrb	r3, [r7, #3]
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	005b      	lsls	r3, r3, #1
 8003b28:	b299      	uxth	r1, r3
 8003b2a:	2364      	movs	r3, #100	@ 0x64
 8003b2c:	9302      	str	r3, [sp, #8]
 8003b2e:	2301      	movs	r3, #1
 8003b30:	9301      	str	r3, [sp, #4]
 8003b32:	f107 030d 	add.w	r3, r7, #13
 8003b36:	9300      	str	r3, [sp, #0]
 8003b38:	2301      	movs	r3, #1
 8003b3a:	2207      	movs	r2, #7
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f005 fbdd 	bl	80092fc <HAL_I2C_Mem_Write>
 8003b42:	4603      	mov	r3, r0
 8003b44:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT1,
                               I2C_MEMADD_SIZE_8BIT,
                               &port1_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    return status;
 8003b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3710      	adds	r7, #16
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <Expander_SetPinState>:
 */
HAL_StatusTypeDef Expander_SetPinState(I2C_HandleTypeDef *hi2c,
                                       uint8_t deviceAddress,
                                       uint16_t pin,
                                       uint8_t state)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b088      	sub	sp, #32
 8003b54:	af04      	add	r7, sp, #16
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	4608      	mov	r0, r1
 8003b5a:	4611      	mov	r1, r2
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	4603      	mov	r3, r0
 8003b60:	70fb      	strb	r3, [r7, #3]
 8003b62:	460b      	mov	r3, r1
 8003b64:	803b      	strh	r3, [r7, #0]
 8003b66:	4613      	mov	r3, r2
 8003b68:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status;
    uint8_t regAddress;
    uint8_t currentOutput;

    // Determine which port the pin belongs to.
    if ((pin & 0xFF00) == 0)
 8003b6a:	883b      	ldrh	r3, [r7, #0]
 8003b6c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d142      	bne.n	8003bfa <Expander_SetPinState+0xaa>
    {
        // Pin belongs to Port 0.
        regAddress = PCA9535_REG_OUTPUT_PORT0;
 8003b74:	2302      	movs	r3, #2
 8003b76:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 8003b78:	78fb      	ldrb	r3, [r7, #3]
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	005b      	lsls	r3, r3, #1
 8003b7e:	b299      	uxth	r1, r3
 8003b80:	7bfb      	ldrb	r3, [r7, #15]
 8003b82:	b29a      	uxth	r2, r3
 8003b84:	2364      	movs	r3, #100	@ 0x64
 8003b86:	9302      	str	r3, [sp, #8]
 8003b88:	2301      	movs	r3, #1
 8003b8a:	9301      	str	r3, [sp, #4]
 8003b8c:	f107 030c 	add.w	r3, r7, #12
 8003b90:	9300      	str	r3, [sp, #0]
 8003b92:	2301      	movs	r3, #1
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f005 fcab 	bl	80094f0 <HAL_I2C_Mem_Read>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 8003b9e:	7bbb      	ldrb	r3, [r7, #14]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d001      	beq.n	8003ba8 <Expander_SetPinState+0x58>
            return status;
 8003ba4:	7bbb      	ldrb	r3, [r7, #14]
 8003ba6:	e073      	b.n	8003c90 <Expander_SetPinState+0x140>
        }
        if (state == HIGH) {
 8003ba8:	78bb      	ldrb	r3, [r7, #2]
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d106      	bne.n	8003bbc <Expander_SetPinState+0x6c>
            currentOutput |= (uint8_t)pin;
 8003bae:	883b      	ldrh	r3, [r7, #0]
 8003bb0:	b2da      	uxtb	r2, r3
 8003bb2:	7b3b      	ldrb	r3, [r7, #12]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	733b      	strb	r3, [r7, #12]
 8003bba:	e009      	b.n	8003bd0 <Expander_SetPinState+0x80>
        } else {
            currentOutput &= ~(uint8_t)pin;
 8003bbc:	883b      	ldrh	r3, [r7, #0]
 8003bbe:	b25b      	sxtb	r3, r3
 8003bc0:	43db      	mvns	r3, r3
 8003bc2:	b25a      	sxtb	r2, r3
 8003bc4:	7b3b      	ldrb	r3, [r7, #12]
 8003bc6:	b25b      	sxtb	r3, r3
 8003bc8:	4013      	ands	r3, r2
 8003bca:	b25b      	sxtb	r3, r3
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 8003bd0:	78fb      	ldrb	r3, [r7, #3]
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	005b      	lsls	r3, r3, #1
 8003bd6:	b299      	uxth	r1, r3
 8003bd8:	7bfb      	ldrb	r3, [r7, #15]
 8003bda:	b29a      	uxth	r2, r3
 8003bdc:	2364      	movs	r3, #100	@ 0x64
 8003bde:	9302      	str	r3, [sp, #8]
 8003be0:	2301      	movs	r3, #1
 8003be2:	9301      	str	r3, [sp, #4]
 8003be4:	f107 030c 	add.w	r3, r7, #12
 8003be8:	9300      	str	r3, [sp, #0]
 8003bea:	2301      	movs	r3, #1
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f005 fb85 	bl	80092fc <HAL_I2C_Mem_Write>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 8003bf6:	7bbb      	ldrb	r3, [r7, #14]
 8003bf8:	e04a      	b.n	8003c90 <Expander_SetPinState+0x140>
    }
    else if ((pin & 0x00FF) == 0)
 8003bfa:	883b      	ldrh	r3, [r7, #0]
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d145      	bne.n	8003c8e <Expander_SetPinState+0x13e>
    {
        // Pin belongs to Port 1.
        regAddress = PCA9535_REG_OUTPUT_PORT1;
 8003c02:	2303      	movs	r3, #3
 8003c04:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 8003c06:	78fb      	ldrb	r3, [r7, #3]
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	005b      	lsls	r3, r3, #1
 8003c0c:	b299      	uxth	r1, r3
 8003c0e:	7bfb      	ldrb	r3, [r7, #15]
 8003c10:	b29a      	uxth	r2, r3
 8003c12:	2364      	movs	r3, #100	@ 0x64
 8003c14:	9302      	str	r3, [sp, #8]
 8003c16:	2301      	movs	r3, #1
 8003c18:	9301      	str	r3, [sp, #4]
 8003c1a:	f107 030c 	add.w	r3, r7, #12
 8003c1e:	9300      	str	r3, [sp, #0]
 8003c20:	2301      	movs	r3, #1
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f005 fc64 	bl	80094f0 <HAL_I2C_Mem_Read>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 8003c2c:	7bbb      	ldrb	r3, [r7, #14]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <Expander_SetPinState+0xe6>
            return status;
 8003c32:	7bbb      	ldrb	r3, [r7, #14]
 8003c34:	e02c      	b.n	8003c90 <Expander_SetPinState+0x140>
        }
        uint8_t pin_mask = (uint8_t)(pin >> 8);
 8003c36:	883b      	ldrh	r3, [r7, #0]
 8003c38:	0a1b      	lsrs	r3, r3, #8
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	737b      	strb	r3, [r7, #13]
        if (state == HIGH) {
 8003c3e:	78bb      	ldrb	r3, [r7, #2]
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d105      	bne.n	8003c50 <Expander_SetPinState+0x100>
            currentOutput |= pin_mask;
 8003c44:	7b3a      	ldrb	r2, [r7, #12]
 8003c46:	7b7b      	ldrb	r3, [r7, #13]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	733b      	strb	r3, [r7, #12]
 8003c4e:	e009      	b.n	8003c64 <Expander_SetPinState+0x114>
        } else {
            currentOutput &= ~pin_mask;
 8003c50:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8003c54:	43db      	mvns	r3, r3
 8003c56:	b25a      	sxtb	r2, r3
 8003c58:	7b3b      	ldrb	r3, [r7, #12]
 8003c5a:	b25b      	sxtb	r3, r3
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	b25b      	sxtb	r3, r3
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 8003c64:	78fb      	ldrb	r3, [r7, #3]
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	005b      	lsls	r3, r3, #1
 8003c6a:	b299      	uxth	r1, r3
 8003c6c:	7bfb      	ldrb	r3, [r7, #15]
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	2364      	movs	r3, #100	@ 0x64
 8003c72:	9302      	str	r3, [sp, #8]
 8003c74:	2301      	movs	r3, #1
 8003c76:	9301      	str	r3, [sp, #4]
 8003c78:	f107 030c 	add.w	r3, r7, #12
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	2301      	movs	r3, #1
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f005 fb3b 	bl	80092fc <HAL_I2C_Mem_Write>
 8003c86:	4603      	mov	r3, r0
 8003c88:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 8003c8a:	7bbb      	ldrb	r3, [r7, #14]
 8003c8c:	e000      	b.n	8003c90 <Expander_SetPinState+0x140>
    }
    else {
        // Invalid pin mask.
        return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
    }
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3710      	adds	r7, #16
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <Expander_InitAllDevices>:
 *
 * @param hi2c Pointer to the I2C handle.
 * @return HAL_StatusTypeDef HAL_OK if all devices are initialized successfully, or an error code.
 */
HAL_StatusTypeDef Expander_InitAllDevices(I2C_HandleTypeDef *hi2c)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b086      	sub	sp, #24
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;

    // List of expander addresses.
    uint8_t addresses[] = {
 8003ca0:	4b11      	ldr	r3, [pc, #68]	@ (8003ce8 <Expander_InitAllDevices+0x50>)
 8003ca2:	60bb      	str	r3, [r7, #8]
        GPIO_EXPANDER_ID_02,
        GPIO_EXPANDER_ID_03,
        GPIO_EXPANDER_ID_04
    };

    size_t count = sizeof(addresses) / sizeof(addresses[0]);
 8003ca4:	2304      	movs	r3, #4
 8003ca6:	613b      	str	r3, [r7, #16]
    for (size_t i = 0; i < count; i++)
 8003ca8:	2300      	movs	r3, #0
 8003caa:	617b      	str	r3, [r7, #20]
 8003cac:	e012      	b.n	8003cd4 <Expander_InitAllDevices+0x3c>
    {
        status = Expander_InitPinDirections(hi2c, addresses[i]);
 8003cae:	f107 0208 	add.w	r2, r7, #8
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	4413      	add	r3, r2
 8003cb6:	781b      	ldrb	r3, [r3, #0]
 8003cb8:	4619      	mov	r1, r3
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f7ff feed 	bl	8003a9a <Expander_InitPinDirections>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8003cc4:	7bfb      	ldrb	r3, [r7, #15]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d001      	beq.n	8003cce <Expander_InitAllDevices+0x36>
        {
            return status;
 8003cca:	7bfb      	ldrb	r3, [r7, #15]
 8003ccc:	e007      	b.n	8003cde <Expander_InitAllDevices+0x46>
    for (size_t i = 0; i < count; i++)
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	617b      	str	r3, [r7, #20]
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d3e8      	bcc.n	8003cae <Expander_InitAllDevices+0x16>
        }
    }
    return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3718      	adds	r7, #24
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	24232221 	.word	0x24232221

08003cec <get_cell_control_params>:


// Helper function to get the expander address and MUX control pin definitions for a given cell.
// Each cell has three control pins (S0, S1, S2) that drive your MUX select lines.
static void get_cell_control_params(CellID cell, uint8_t *expander_Address, uint16_t *v_set_pin_01, uint16_t *v_set_pin_02, uint16_t *v_set_pin_03 ,uint16_t *LED_PIN )
{
 8003cec:	b480      	push	{r7}
 8003cee:	b085      	sub	sp, #20
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	60b9      	str	r1, [r7, #8]
 8003cf4:	607a      	str	r2, [r7, #4]
 8003cf6:	603b      	str	r3, [r7, #0]
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	73fb      	strb	r3, [r7, #15]
    switch(cell)
 8003cfc:	7bfb      	ldrb	r3, [r7, #15]
 8003cfe:	2b17      	cmp	r3, #23
 8003d00:	f200 81dc 	bhi.w	80040bc <get_cell_control_params+0x3d0>
 8003d04:	a201      	add	r2, pc, #4	@ (adr r2, 8003d0c <get_cell_control_params+0x20>)
 8003d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d0a:	bf00      	nop
 8003d0c:	08003d6d 	.word	0x08003d6d
 8003d10:	08003d8d 	.word	0x08003d8d
 8003d14:	08003daf 	.word	0x08003daf
 8003d18:	08003dd7 	.word	0x08003dd7
 8003d1c:	08003df7 	.word	0x08003df7
 8003d20:	08003e19 	.word	0x08003e19
 8003d24:	08003e41 	.word	0x08003e41
 8003d28:	08003e61 	.word	0x08003e61
 8003d2c:	08003e83 	.word	0x08003e83
 8003d30:	08003eab 	.word	0x08003eab
 8003d34:	08003ecb 	.word	0x08003ecb
 8003d38:	08003eed 	.word	0x08003eed
 8003d3c:	08003f15 	.word	0x08003f15
 8003d40:	08003f35 	.word	0x08003f35
 8003d44:	08003f57 	.word	0x08003f57
 8003d48:	08003f7f 	.word	0x08003f7f
 8003d4c:	08003f9f 	.word	0x08003f9f
 8003d50:	08003fc1 	.word	0x08003fc1
 8003d54:	08003fe9 	.word	0x08003fe9
 8003d58:	08004009 	.word	0x08004009
 8003d5c:	0800402b 	.word	0x0800402b
 8003d60:	08004053 	.word	0x08004053
 8003d64:	08004073 	.word	0x08004073
 8003d68:	08004095 	.word	0x08004095
    {

    // for the cell 01 to 12
        case CELL_1:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	2221      	movs	r2, #33	@ 0x21
 8003d70:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2202      	movs	r2, #2
 8003d76:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	2204      	movs	r2, #4
 8003d7c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	2208      	movs	r2, #8
 8003d82:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	2210      	movs	r2, #16
 8003d88:	801a      	strh	r2, [r3, #0]
            break;
 8003d8a:	e1a7      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_2:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	2221      	movs	r2, #33	@ 0x21
 8003d90:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2280      	movs	r2, #128	@ 0x80
 8003d96:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	2240      	movs	r2, #64	@ 0x40
 8003d9c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003d9e:	69bb      	ldr	r3, [r7, #24]
 8003da0:	2220      	movs	r2, #32
 8003da2:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003daa:	801a      	strh	r2, [r3, #0]
            break;
 8003dac:	e196      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_3:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	2221      	movs	r2, #33	@ 0x21
 8003db2:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003dba:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003dc2:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003dca:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003dd2:	801a      	strh	r2, [r3, #0]
            break;
 8003dd4:	e182      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_4:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	2222      	movs	r2, #34	@ 0x22
 8003dda:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2202      	movs	r2, #2
 8003de0:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	2204      	movs	r2, #4
 8003de6:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003de8:	69bb      	ldr	r3, [r7, #24]
 8003dea:	2208      	movs	r2, #8
 8003dec:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	2210      	movs	r2, #16
 8003df2:	801a      	strh	r2, [r3, #0]
            break;
 8003df4:	e172      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_5:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	2222      	movs	r2, #34	@ 0x22
 8003dfa:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2280      	movs	r2, #128	@ 0x80
 8003e00:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	2240      	movs	r2, #64	@ 0x40
 8003e06:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003e08:	69bb      	ldr	r3, [r7, #24]
 8003e0a:	2220      	movs	r2, #32
 8003e0c:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e14:	801a      	strh	r2, [r3, #0]
            break;
 8003e16:	e161      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_6:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	2222      	movs	r2, #34	@ 0x22
 8003e1c:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003e24:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e2c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003e2e:	69bb      	ldr	r3, [r7, #24]
 8003e30:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003e34:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e3c:	801a      	strh	r2, [r3, #0]
            break;
 8003e3e:	e14d      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_7:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	2223      	movs	r2, #35	@ 0x23
 8003e44:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2202      	movs	r2, #2
 8003e4a:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	2204      	movs	r2, #4
 8003e50:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	2208      	movs	r2, #8
 8003e56:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	2210      	movs	r2, #16
 8003e5c:	801a      	strh	r2, [r3, #0]
            break;
 8003e5e:	e13d      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_8:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	2223      	movs	r2, #35	@ 0x23
 8003e64:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2280      	movs	r2, #128	@ 0x80
 8003e6a:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	2240      	movs	r2, #64	@ 0x40
 8003e70:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003e72:	69bb      	ldr	r3, [r7, #24]
 8003e74:	2220      	movs	r2, #32
 8003e76:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003e78:	69fb      	ldr	r3, [r7, #28]
 8003e7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e7e:	801a      	strh	r2, [r3, #0]
            break;
 8003e80:	e12c      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_9:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	2223      	movs	r2, #35	@ 0x23
 8003e86:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003e8e:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e96:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003e98:	69bb      	ldr	r3, [r7, #24]
 8003e9a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003e9e:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ea6:	801a      	strh	r2, [r3, #0]
            break;
 8003ea8:	e118      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_10:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	2224      	movs	r2, #36	@ 0x24
 8003eae:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2202      	movs	r2, #2
 8003eb4:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	2204      	movs	r2, #4
 8003eba:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003ebc:	69bb      	ldr	r3, [r7, #24]
 8003ebe:	2208      	movs	r2, #8
 8003ec0:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	2210      	movs	r2, #16
 8003ec6:	801a      	strh	r2, [r3, #0]
            break;
 8003ec8:	e108      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_11:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	2224      	movs	r2, #36	@ 0x24
 8003ece:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2280      	movs	r2, #128	@ 0x80
 8003ed4:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	2240      	movs	r2, #64	@ 0x40
 8003eda:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	2220      	movs	r2, #32
 8003ee0:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ee8:	801a      	strh	r2, [r3, #0]
            break;
 8003eea:	e0f7      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_12:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	2224      	movs	r2, #36	@ 0x24
 8003ef0:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003ef8:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f00:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003f02:	69bb      	ldr	r3, [r7, #24]
 8003f04:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003f08:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f10:	801a      	strh	r2, [r3, #0]
            break;
 8003f12:	e0e3      	b.n	80040dc <get_cell_control_params+0x3f0>

            // for the cell 12 to 24

        case CELL_13:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	2221      	movs	r2, #33	@ 0x21
 8003f18:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2202      	movs	r2, #2
 8003f1e:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	2204      	movs	r2, #4
 8003f24:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	2208      	movs	r2, #8
 8003f2a:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	2210      	movs	r2, #16
 8003f30:	801a      	strh	r2, [r3, #0]

            break;
 8003f32:	e0d3      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_14:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	2221      	movs	r2, #33	@ 0x21
 8003f38:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2280      	movs	r2, #128	@ 0x80
 8003f3e:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	2240      	movs	r2, #64	@ 0x40
 8003f44:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	2220      	movs	r2, #32
 8003f4a:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f52:	801a      	strh	r2, [r3, #0]

            break;
 8003f54:	e0c2      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_15:
            *expander_Address = GPIO_EXPANDER_ID_01;
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	2221      	movs	r2, #33	@ 0x21
 8003f5a:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003f62:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f6a:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003f6c:	69bb      	ldr	r3, [r7, #24]
 8003f6e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003f72:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f7a:	801a      	strh	r2, [r3, #0]
            break;
 8003f7c:	e0ae      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_16:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	2222      	movs	r2, #34	@ 0x22
 8003f82:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2202      	movs	r2, #2
 8003f88:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	2204      	movs	r2, #4
 8003f8e:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003f90:	69bb      	ldr	r3, [r7, #24]
 8003f92:	2208      	movs	r2, #8
 8003f94:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	2210      	movs	r2, #16
 8003f9a:	801a      	strh	r2, [r3, #0]
            break;
 8003f9c:	e09e      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_17:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	2222      	movs	r2, #34	@ 0x22
 8003fa2:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2280      	movs	r2, #128	@ 0x80
 8003fa8:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	2240      	movs	r2, #64	@ 0x40
 8003fae:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fbc:	801a      	strh	r2, [r3, #0]
            break;
 8003fbe:	e08d      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_18:
            *expander_Address = GPIO_EXPANDER_ID_02;
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	2222      	movs	r2, #34	@ 0x22
 8003fc4:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003fcc:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003fd4:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003fdc:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003fe4:	801a      	strh	r2, [r3, #0]
            break;
 8003fe6:	e079      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_19:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	2223      	movs	r2, #35	@ 0x23
 8003fec:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2202      	movs	r2, #2
 8003ff2:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	2204      	movs	r2, #4
 8003ff8:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8003ffa:	69bb      	ldr	r3, [r7, #24]
 8003ffc:	2208      	movs	r2, #8
 8003ffe:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	2210      	movs	r2, #16
 8004004:	801a      	strh	r2, [r3, #0]
            break;
 8004006:	e069      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_20:
            *expander_Address = GPIO_EXPANDER_ID_03;
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	2223      	movs	r2, #35	@ 0x23
 800400c:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2280      	movs	r2, #128	@ 0x80
 8004012:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	2240      	movs	r2, #64	@ 0x40
 8004018:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 800401a:	69bb      	ldr	r3, [r7, #24]
 800401c:	2220      	movs	r2, #32
 800401e:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004026:	801a      	strh	r2, [r3, #0]
            break;
 8004028:	e058      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_21:
            *expander_Address = GPIO_EXPANDER_ID_03;
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	2223      	movs	r2, #35	@ 0x23
 800402e:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004036:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800403e:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004046:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800404e:	801a      	strh	r2, [r3, #0]
            break;
 8004050:	e044      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_22:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	2224      	movs	r2, #36	@ 0x24
 8004056:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2202      	movs	r2, #2
 800405c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	2204      	movs	r2, #4
 8004062:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 8004064:	69bb      	ldr	r3, [r7, #24]
 8004066:	2208      	movs	r2, #8
 8004068:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	2210      	movs	r2, #16
 800406e:	801a      	strh	r2, [r3, #0]
            break;
 8004070:	e034      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_23:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	2224      	movs	r2, #36	@ 0x24
 8004076:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_02_VOLTAGE_01;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2280      	movs	r2, #128	@ 0x80
 800407c:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_02_VOLTAGE_02;
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	2240      	movs	r2, #64	@ 0x40
 8004082:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_02_VOLTAGE_03;
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	2220      	movs	r2, #32
 8004088:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_02_LED_01;
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004090:	801a      	strh	r2, [r3, #0]
            break;
 8004092:	e023      	b.n	80040dc <get_cell_control_params+0x3f0>

        case CELL_24:
            *expander_Address = GPIO_EXPANDER_ID_04;
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	2224      	movs	r2, #36	@ 0x24
 8004098:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_03_VOLTAGE_01;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80040a0:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_03_VOLTAGE_02;
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80040a8:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_03_VOLTAGE_03;
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80040b0:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_03_LED_01 ;
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80040b8:	801a      	strh	r2, [r3, #0]
            break;
 80040ba:	e00f      	b.n	80040dc <get_cell_control_params+0x3f0>



        default:
            // Default to CELL_1 if an invalid cell is specified
            *expander_Address = GPIO_EXPANDER_ID_01;
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	2221      	movs	r2, #33	@ 0x21
 80040c0:	701a      	strb	r2, [r3, #0]
            *v_set_pin_01 = CELL_01_VOLTAGE_01;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2202      	movs	r2, #2
 80040c6:	801a      	strh	r2, [r3, #0]
            *v_set_pin_02 = CELL_01_VOLTAGE_02;
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	2204      	movs	r2, #4
 80040cc:	801a      	strh	r2, [r3, #0]
            *v_set_pin_03 = CELL_01_VOLTAGE_03;
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	2208      	movs	r2, #8
 80040d2:	801a      	strh	r2, [r3, #0]
            *LED_PIN  =     CELL_01_LED_01;
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	2210      	movs	r2, #16
 80040d8:	801a      	strh	r2, [r3, #0]
            break;
 80040da:	bf00      	nop
    }
}
 80040dc:	bf00      	nop
 80040de:	3714      	adds	r7, #20
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <Set_Output_Voltage>:

// Function to set the output voltage for a given cell by selecting the appropriate MUX channel.
// Example usage: Set_Output_Voltage(&hi2c2, CELL_1, 2.5f);
void Set_Output_Voltage( CellID cell, float voltage)
{
 80040e8:	b590      	push	{r4, r7, lr}
 80040ea:	b08b      	sub	sp, #44	@ 0x2c
 80040ec:	af02      	add	r7, sp, #8
 80040ee:	4603      	mov	r3, r0
 80040f0:	ed87 0a00 	vstr	s0, [r7]
 80040f4:	71fb      	strb	r3, [r7, #7]

    // Get the correct I2C handle based on cell ID
    I2C_HandleTypeDef *target_i2c;
    if (cell <= 11) {
 80040f6:	79fb      	ldrb	r3, [r7, #7]
 80040f8:	2b0b      	cmp	r3, #11
 80040fa:	d802      	bhi.n	8004102 <Set_Output_Voltage+0x1a>
        target_i2c = &hi2c2;
 80040fc:	4b2e      	ldr	r3, [pc, #184]	@ (80041b8 <Set_Output_Voltage+0xd0>)
 80040fe:	61fb      	str	r3, [r7, #28]
 8004100:	e001      	b.n	8004106 <Set_Output_Voltage+0x1e>
    } else {
        target_i2c = &hi2c3;
 8004102:	4b2e      	ldr	r3, [pc, #184]	@ (80041bc <Set_Output_Voltage+0xd4>)
 8004104:	61fb      	str	r3, [r7, #28]
    }

    // Look up the MUX channel for the desired voltage.
    uint8_t mux_channel = 0xFF;
 8004106:	23ff      	movs	r3, #255	@ 0xff
 8004108:	76fb      	strb	r3, [r7, #27]
    for (int i = 0; i < 8; i++) {
 800410a:	2300      	movs	r3, #0
 800410c:	617b      	str	r3, [r7, #20]
 800410e:	e016      	b.n	800413e <Set_Output_Voltage+0x56>
        if (default_map[i].voltage == voltage) {
 8004110:	4a2b      	ldr	r2, [pc, #172]	@ (80041c0 <Set_Output_Voltage+0xd8>)
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	00db      	lsls	r3, r3, #3
 8004116:	4413      	add	r3, r2
 8004118:	edd3 7a00 	vldr	s15, [r3]
 800411c:	ed97 7a00 	vldr	s14, [r7]
 8004120:	eeb4 7a67 	vcmp.f32	s14, s15
 8004124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004128:	d106      	bne.n	8004138 <Set_Output_Voltage+0x50>
            mux_channel = default_map[i].mux_channel;
 800412a:	4a25      	ldr	r2, [pc, #148]	@ (80041c0 <Set_Output_Voltage+0xd8>)
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	00db      	lsls	r3, r3, #3
 8004130:	4413      	add	r3, r2
 8004132:	791b      	ldrb	r3, [r3, #4]
 8004134:	76fb      	strb	r3, [r7, #27]
            break;
 8004136:	e005      	b.n	8004144 <Set_Output_Voltage+0x5c>
    for (int i = 0; i < 8; i++) {
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	3301      	adds	r3, #1
 800413c:	617b      	str	r3, [r7, #20]
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	2b07      	cmp	r3, #7
 8004142:	dde5      	ble.n	8004110 <Set_Output_Voltage+0x28>
        }
    }
    if (mux_channel == 0xFF) return; // Voltage not found
 8004144:	7efb      	ldrb	r3, [r7, #27]
 8004146:	2bff      	cmp	r3, #255	@ 0xff
 8004148:	d032      	beq.n	80041b0 <Set_Output_Voltage+0xc8>

    // Convert mux_channel into its 3 select bits.This is use for the Analog mux switch
    uint8_t ANG_MUX_PIN_A = (mux_channel >> 0) & 0x01;
 800414a:	7efb      	ldrb	r3, [r7, #27]
 800414c:	f003 0301 	and.w	r3, r3, #1
 8004150:	74fb      	strb	r3, [r7, #19]
    uint8_t ANG_MUX_PIN_B = (mux_channel >> 1) & 0x01;
 8004152:	7efb      	ldrb	r3, [r7, #27]
 8004154:	085b      	lsrs	r3, r3, #1
 8004156:	b2db      	uxtb	r3, r3
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	74bb      	strb	r3, [r7, #18]
    uint8_t ANG_MUX_PIN_C = (mux_channel >> 2) & 0x01;
 800415e:	7efb      	ldrb	r3, [r7, #27]
 8004160:	089b      	lsrs	r3, r3, #2
 8004162:	b2db      	uxtb	r3, r3
 8004164:	f003 0301 	and.w	r3, r3, #1
 8004168:	747b      	strb	r3, [r7, #17]

    // Get the expander address and control pins for this cell.
    uint8_t expander_Address;
    uint16_t v_set_pin_01, v_set_pin_02, v_set_pin_03, LED_PIN ;
    get_cell_control_params(cell, &expander_Address, &v_set_pin_01, &v_set_pin_02, &v_set_pin_03 ,&LED_PIN);
 800416a:	f107 040c 	add.w	r4, r7, #12
 800416e:	f107 020e 	add.w	r2, r7, #14
 8004172:	f107 0110 	add.w	r1, r7, #16
 8004176:	79f8      	ldrb	r0, [r7, #7]
 8004178:	f107 0308 	add.w	r3, r7, #8
 800417c:	9301      	str	r3, [sp, #4]
 800417e:	f107 030a 	add.w	r3, r7, #10
 8004182:	9300      	str	r3, [sp, #0]
 8004184:	4623      	mov	r3, r4
 8004186:	f7ff fdb1 	bl	8003cec <get_cell_control_params>

    // Set the multiplexer select lines accordingly.
    Expander_SetPinState(target_i2c, expander_Address, v_set_pin_01, ANG_MUX_PIN_A);
 800418a:	7c39      	ldrb	r1, [r7, #16]
 800418c:	89fa      	ldrh	r2, [r7, #14]
 800418e:	7cfb      	ldrb	r3, [r7, #19]
 8004190:	69f8      	ldr	r0, [r7, #28]
 8004192:	f7ff fcdd 	bl	8003b50 <Expander_SetPinState>
    Expander_SetPinState(target_i2c, expander_Address, v_set_pin_02, ANG_MUX_PIN_B);
 8004196:	7c39      	ldrb	r1, [r7, #16]
 8004198:	89ba      	ldrh	r2, [r7, #12]
 800419a:	7cbb      	ldrb	r3, [r7, #18]
 800419c:	69f8      	ldr	r0, [r7, #28]
 800419e:	f7ff fcd7 	bl	8003b50 <Expander_SetPinState>
    Expander_SetPinState(target_i2c, expander_Address, v_set_pin_03, ANG_MUX_PIN_C);
 80041a2:	7c39      	ldrb	r1, [r7, #16]
 80041a4:	897a      	ldrh	r2, [r7, #10]
 80041a6:	7c7b      	ldrb	r3, [r7, #17]
 80041a8:	69f8      	ldr	r0, [r7, #28]
 80041aa:	f7ff fcd1 	bl	8003b50 <Expander_SetPinState>
 80041ae:	e000      	b.n	80041b2 <Set_Output_Voltage+0xca>
    if (mux_channel == 0xFF) return; // Voltage not found
 80041b0:	bf00      	nop
}
 80041b2:	3724      	adds	r7, #36	@ 0x24
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd90      	pop	{r4, r7, pc}
 80041b8:	20001828 	.word	0x20001828
 80041bc:	2000187c 	.word	0x2000187c
 80041c0:	20000568 	.word	0x20000568

080041c4 <Set_LED_status>:

void Set_LED_status ( CellID cell, uint8_t LED_state)

{
 80041c4:	b590      	push	{r4, r7, lr}
 80041c6:	b089      	sub	sp, #36	@ 0x24
 80041c8:	af02      	add	r7, sp, #8
 80041ca:	4603      	mov	r3, r0
 80041cc:	460a      	mov	r2, r1
 80041ce:	71fb      	strb	r3, [r7, #7]
 80041d0:	4613      	mov	r3, r2
 80041d2:	71bb      	strb	r3, [r7, #6]

    // Get the correct I2C handle based on cell ID
    I2C_HandleTypeDef *target_i2c;
    if (cell <= 11) {
 80041d4:	79fb      	ldrb	r3, [r7, #7]
 80041d6:	2b0b      	cmp	r3, #11
 80041d8:	d802      	bhi.n	80041e0 <Set_LED_status+0x1c>
        target_i2c = &hi2c2;
 80041da:	4b0f      	ldr	r3, [pc, #60]	@ (8004218 <Set_LED_status+0x54>)
 80041dc:	617b      	str	r3, [r7, #20]
 80041de:	e001      	b.n	80041e4 <Set_LED_status+0x20>
    } else {
        target_i2c = &hi2c3;
 80041e0:	4b0e      	ldr	r3, [pc, #56]	@ (800421c <Set_LED_status+0x58>)
 80041e2:	617b      	str	r3, [r7, #20]

    // Get the expander address and control pins for this cell.
    uint8_t expander_Address;
    uint16_t v_set_pin_01, v_set_pin_02, v_set_pin_03, LED_PIN;

    get_cell_control_params(cell, &expander_Address, &v_set_pin_01, &v_set_pin_02, &v_set_pin_03 ,&LED_PIN);
 80041e4:	f107 040e 	add.w	r4, r7, #14
 80041e8:	f107 0210 	add.w	r2, r7, #16
 80041ec:	f107 0113 	add.w	r1, r7, #19
 80041f0:	79f8      	ldrb	r0, [r7, #7]
 80041f2:	f107 030a 	add.w	r3, r7, #10
 80041f6:	9301      	str	r3, [sp, #4]
 80041f8:	f107 030c 	add.w	r3, r7, #12
 80041fc:	9300      	str	r3, [sp, #0]
 80041fe:	4623      	mov	r3, r4
 8004200:	f7ff fd74 	bl	8003cec <get_cell_control_params>

    // Set the multiplexer select lines accordingly.
    Expander_SetPinState(target_i2c, expander_Address, LED_PIN, LED_state);
 8004204:	7cf9      	ldrb	r1, [r7, #19]
 8004206:	897a      	ldrh	r2, [r7, #10]
 8004208:	79bb      	ldrb	r3, [r7, #6]
 800420a:	6978      	ldr	r0, [r7, #20]
 800420c:	f7ff fca0 	bl	8003b50 <Expander_SetPinState>

}
 8004210:	bf00      	nop
 8004212:	371c      	adds	r7, #28
 8004214:	46bd      	mov	sp, r7
 8004216:	bd90      	pop	{r4, r7, pc}
 8004218:	20001828 	.word	0x20001828
 800421c:	2000187c 	.word	0x2000187c

08004220 <INA229_writeReg>:
/*
 *  ======== INA229_writeReg ========
 * Write register
 */
void INA229_writeReg(INA229_Handle sensor, uint8_t regAddr, uint16_t value)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b086      	sub	sp, #24
 8004224:	af02      	add	r7, sp, #8
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	460b      	mov	r3, r1
 800422a:	70fb      	strb	r3, [r7, #3]
 800422c:	4613      	mov	r3, r2
 800422e:	803b      	strh	r3, [r7, #0]
    uint8_t txBuf[3] = {0}; //All writable registers are 2 bytes
 8004230:	f107 030c 	add.w	r3, r7, #12
 8004234:	2100      	movs	r1, #0
 8004236:	460a      	mov	r2, r1
 8004238:	801a      	strh	r2, [r3, #0]
 800423a:	460a      	mov	r2, r1
 800423c:	709a      	strb	r2, [r3, #2]
    uint8_t rxBuf[3] = {0};
 800423e:	f107 0308 	add.w	r3, r7, #8
 8004242:	2100      	movs	r1, #0
 8004244:	460a      	mov	r2, r1
 8004246:	801a      	strh	r2, [r3, #0]
 8004248:	460a      	mov	r2, r1
 800424a:	709a      	strb	r2, [r3, #2]

    txBuf[0] = regAddr << 2; //Address + write bit (ending in 0)
 800424c:	78fb      	ldrb	r3, [r7, #3]
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	b2db      	uxtb	r3, r3
 8004252:	733b      	strb	r3, [r7, #12]
    txBuf[1] = MSB(value);
 8004254:	883b      	ldrh	r3, [r7, #0]
 8004256:	0a1b      	lsrs	r3, r3, #8
 8004258:	b29b      	uxth	r3, r3
 800425a:	b2db      	uxtb	r3, r3
 800425c:	737b      	strb	r3, [r7, #13]
    txBuf[2] = LSB(value);
 800425e:	883b      	ldrh	r3, [r7, #0]
 8004260:	b2db      	uxtb	r3, r3
 8004262:	73bb      	strb	r3, [r7, #14]
    mcu_spiTransfer(sensor->busId, sensor->devCS, 3, txBuf, rxBuf);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	7f18      	ldrb	r0, [r3, #28]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	7f59      	ldrb	r1, [r3, #29]
 800426c:	f107 020c 	add.w	r2, r7, #12
 8004270:	f107 0308 	add.w	r3, r7, #8
 8004274:	9300      	str	r3, [sp, #0]
 8004276:	4613      	mov	r3, r2
 8004278:	2203      	movs	r2, #3
 800427a:	f000 f97b 	bl	8004574 <mcu_spiTransfer>

    //check for change in ADCRANGE 
    if(regAddr == INA229_config_register)
 800427e:	78fb      	ldrb	r3, [r7, #3]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d105      	bne.n	8004290 <INA229_writeReg+0x70>
    {
        sensor->adcrange = value & INA229_config_register_adcrange_4096mV;
 8004284:	883b      	ldrh	r3, [r7, #0]
 8004286:	f003 0310 	and.w	r3, r3, #16
 800428a:	b29a      	uxth	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	82da      	strh	r2, [r3, #22]
    }
}
 8004290:	bf00      	nop
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <INA229_config>:
/*
 *  ======== INA229_config ========
 * Configure device with current settings.
 */
void INA229_config(INA229_Handle sensor)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b082      	sub	sp, #8
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
    //Initialize the bus containing this sensor
    mcu_spiInit(sensor->busId);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	7f1b      	ldrb	r3, [r3, #28]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f000 f959 	bl	800455c <mcu_spiInit>

    //Write sensor Configuration Registers
    INA229_writeReg(sensor, INA229_config_register, sensor->configRegister);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	881b      	ldrh	r3, [r3, #0]
 80042ae:	461a      	mov	r2, r3
 80042b0:	2100      	movs	r1, #0
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f7ff ffb4 	bl	8004220 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_adc_config_register, sensor->adcConfigRegister);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	885b      	ldrh	r3, [r3, #2]
 80042bc:	461a      	mov	r2, r3
 80042be:	2101      	movs	r1, #1
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f7ff ffad 	bl	8004220 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_shunt_cal_register, sensor->shuntCalRegister);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	889b      	ldrh	r3, [r3, #4]
 80042ca:	461a      	mov	r2, r3
 80042cc:	2102      	movs	r1, #2
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f7ff ffa6 	bl	8004220 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_shunt_tempco_register, sensor->shuntTempcoRegister);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	88db      	ldrh	r3, [r3, #6]
 80042d8:	461a      	mov	r2, r3
 80042da:	2103      	movs	r1, #3
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f7ff ff9f 	bl	8004220 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_diag_alrt_register, sensor->diagAlrtRegister);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	891b      	ldrh	r3, [r3, #8]
 80042e6:	461a      	mov	r2, r3
 80042e8:	210b      	movs	r1, #11
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f7ff ff98 	bl	8004220 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_sovl_register, sensor->sovlRegister);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	895b      	ldrh	r3, [r3, #10]
 80042f4:	461a      	mov	r2, r3
 80042f6:	210c      	movs	r1, #12
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f7ff ff91 	bl	8004220 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_suvl_register, sensor->suvlRegister);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	899b      	ldrh	r3, [r3, #12]
 8004302:	461a      	mov	r2, r3
 8004304:	210d      	movs	r1, #13
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f7ff ff8a 	bl	8004220 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_bovl_register, sensor->bovlRegister);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	89db      	ldrh	r3, [r3, #14]
 8004310:	461a      	mov	r2, r3
 8004312:	210e      	movs	r1, #14
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f7ff ff83 	bl	8004220 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_buvl_register, sensor->buvlRegister);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	8a1b      	ldrh	r3, [r3, #16]
 800431e:	461a      	mov	r2, r3
 8004320:	210f      	movs	r1, #15
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f7ff ff7c 	bl	8004220 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_temp_limit_register, sensor->tempLimitRegister);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	8a5b      	ldrh	r3, [r3, #18]
 800432c:	461a      	mov	r2, r3
 800432e:	2110      	movs	r1, #16
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	f7ff ff75 	bl	8004220 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_pwr_limit_register, sensor->pwrLimitRegister);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	8a9b      	ldrh	r3, [r3, #20]
 800433a:	461a      	mov	r2, r3
 800433c:	2111      	movs	r1, #17
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f7ff ff6e 	bl	8004220 <INA229_writeReg>

}
 8004344:	bf00      	nop
 8004346:	3708      	adds	r7, #8
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <INA229_readReg>:
/*
 *  ======== INA229_readReg ========
 *  Read register
 */
uint64_t INA229_readReg(INA229_Handle sensor, uint8_t regAddr)
{
 800434c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004350:	b08b      	sub	sp, #44	@ 0x2c
 8004352:	af02      	add	r7, sp, #8
 8004354:	6078      	str	r0, [r7, #4]
 8004356:	460b      	mov	r3, r1
 8004358:	70fb      	strb	r3, [r7, #3]
    uint64_t value;
    int i;
    
    uint8_t txBuf[1] = {0};
 800435a:	2300      	movs	r3, #0
 800435c:	743b      	strb	r3, [r7, #16]
    uint8_t rxBuf[6] = {0}; //max buffer size
 800435e:	f107 0308 	add.w	r3, r7, #8
 8004362:	2200      	movs	r2, #0
 8004364:	601a      	str	r2, [r3, #0]
 8004366:	809a      	strh	r2, [r3, #4]

    txBuf[0] = (regAddr << 2 ) | 0x01; //Address + read bit (ending in 1)
 8004368:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	b25b      	sxtb	r3, r3
 8004370:	f043 0301 	orr.w	r3, r3, #1
 8004374:	b25b      	sxtb	r3, r3
 8004376:	b2db      	uxtb	r3, r3
 8004378:	743b      	strb	r3, [r7, #16]

    //Read register
    mcu_spiTransfer(sensor->busId, sensor->devCS, INA229_regSize[regAddr]+1, txBuf, rxBuf);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	7f18      	ldrb	r0, [r3, #28]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	7f59      	ldrb	r1, [r3, #29]
 8004382:	78fb      	ldrb	r3, [r7, #3]
 8004384:	4a1f      	ldr	r2, [pc, #124]	@ (8004404 <INA229_readReg+0xb8>)
 8004386:	5cd3      	ldrb	r3, [r2, r3]
 8004388:	3301      	adds	r3, #1
 800438a:	b2da      	uxtb	r2, r3
 800438c:	f107 0610 	add.w	r6, r7, #16
 8004390:	f107 0308 	add.w	r3, r7, #8
 8004394:	9300      	str	r3, [sp, #0]
 8004396:	4633      	mov	r3, r6
 8004398:	f000 f8ec 	bl	8004574 <mcu_spiTransfer>

    //Combine bytes
    value = 0; // initialize to 0, toss rxBuf[0];
 800439c:	f04f 0200 	mov.w	r2, #0
 80043a0:	f04f 0300 	mov.w	r3, #0
 80043a4:	e9c7 2306 	strd	r2, r3, [r7, #24]

    for(i = 1; i < INA229_regSize[regAddr]+1; i++)
 80043a8:	2301      	movs	r3, #1
 80043aa:	617b      	str	r3, [r7, #20]
 80043ac:	e01b      	b.n	80043e6 <INA229_readReg+0x9a>
    {
        value = (value << 8) | rxBuf[i];
 80043ae:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80043b2:	f04f 0200 	mov.w	r2, #0
 80043b6:	f04f 0300 	mov.w	r3, #0
 80043ba:	020b      	lsls	r3, r1, #8
 80043bc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80043c0:	0202      	lsls	r2, r0, #8
 80043c2:	f107 0008 	add.w	r0, r7, #8
 80043c6:	6979      	ldr	r1, [r7, #20]
 80043c8:	4401      	add	r1, r0
 80043ca:	7809      	ldrb	r1, [r1, #0]
 80043cc:	b2c9      	uxtb	r1, r1
 80043ce:	2000      	movs	r0, #0
 80043d0:	460c      	mov	r4, r1
 80043d2:	4605      	mov	r5, r0
 80043d4:	ea42 0804 	orr.w	r8, r2, r4
 80043d8:	ea43 0905 	orr.w	r9, r3, r5
 80043dc:	e9c7 8906 	strd	r8, r9, [r7, #24]
    for(i = 1; i < INA229_regSize[regAddr]+1; i++)
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	3301      	adds	r3, #1
 80043e4:	617b      	str	r3, [r7, #20]
 80043e6:	78fb      	ldrb	r3, [r7, #3]
 80043e8:	4a06      	ldr	r2, [pc, #24]	@ (8004404 <INA229_readReg+0xb8>)
 80043ea:	5cd3      	ldrb	r3, [r2, r3]
 80043ec:	461a      	mov	r2, r3
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	4293      	cmp	r3, r2
 80043f2:	dddc      	ble.n	80043ae <INA229_readReg+0x62>
    }

    return value;
 80043f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 80043f8:	4610      	mov	r0, r2
 80043fa:	4619      	mov	r1, r3
 80043fc:	3724      	adds	r7, #36	@ 0x24
 80043fe:	46bd      	mov	sp, r7
 8004400:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004404:	0800d8c4 	.word	0x0800d8c4

08004408 <INA229_getVBUS_V>:
/*
 *  ======== INA229_getVBUS_V ========
 *  Get VBUS value (V)
 */
float INA229_getVBUS_V(INA229_Handle sensor)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
    uint64_t value = INA229_readReg(sensor, INA229_vbus_register);
 8004410:	2105      	movs	r1, #5
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f7ff ff9a 	bl	800434c <INA229_readReg>
 8004418:	e9c7 0102 	strd	r0, r1, [r7, #8]
    float data;

    //Remove reserved bits
    value = value >> 4;
 800441c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004420:	f04f 0200 	mov.w	r2, #0
 8004424:	f04f 0300 	mov.w	r3, #0
 8004428:	0902      	lsrs	r2, r0, #4
 800442a:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 800442e:	090b      	lsrs	r3, r1, #4
 8004430:	e9c7 2302 	strd	r2, r3, [r7, #8]

    //Convert for 2's compliment and signed value (though always positive)
    if(value > 0x7FFFF)
 8004434:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004438:	f5b2 2f00 	cmp.w	r2, #524288	@ 0x80000
 800443c:	f173 0300 	sbcs.w	r3, r3, #0
 8004440:	d30c      	bcc.n	800445c <INA229_getVBUS_V+0x54>
    {
        data = (float)value - 0x100000; //left for redundancy and error checking, should never get used
 8004442:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004446:	f7fc fbe1 	bl	8000c0c <__aeabi_ul2f>
 800444a:	ee07 0a10 	vmov	s14, r0
 800444e:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 80044c0 <INA229_getVBUS_V+0xb8>
 8004452:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004456:	edc7 7a05 	vstr	s15, [r7, #20]
 800445a:	e005      	b.n	8004468 <INA229_getVBUS_V+0x60>
    }
    else
    {
        data = (float)value;
 800445c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004460:	f7fc fbd4 	bl	8000c0c <__aeabi_ul2f>
 8004464:	4603      	mov	r3, r0
 8004466:	617b      	str	r3, [r7, #20]
    }

    //Convert to V
    data = (data * 195.3125) / 1000000;
 8004468:	6978      	ldr	r0, [r7, #20]
 800446a:	f7fc f825 	bl	80004b8 <__aeabi_f2d>
 800446e:	a310      	add	r3, pc, #64	@ (adr r3, 80044b0 <INA229_getVBUS_V+0xa8>)
 8004470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004474:	f7fc f878 	bl	8000568 <__aeabi_dmul>
 8004478:	4602      	mov	r2, r0
 800447a:	460b      	mov	r3, r1
 800447c:	4610      	mov	r0, r2
 800447e:	4619      	mov	r1, r3
 8004480:	a30d      	add	r3, pc, #52	@ (adr r3, 80044b8 <INA229_getVBUS_V+0xb0>)
 8004482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004486:	f7fc f999 	bl	80007bc <__aeabi_ddiv>
 800448a:	4602      	mov	r2, r0
 800448c:	460b      	mov	r3, r1
 800448e:	4610      	mov	r0, r2
 8004490:	4619      	mov	r1, r3
 8004492:	f7fc faa3 	bl	80009dc <__aeabi_d2f>
 8004496:	4603      	mov	r3, r0
 8004498:	617b      	str	r3, [r7, #20]

    return data;
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	ee07 3a90 	vmov	s15, r3
}
 80044a0:	eeb0 0a67 	vmov.f32	s0, s15
 80044a4:	3718      	adds	r7, #24
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	f3af 8000 	nop.w
 80044b0:	00000000 	.word	0x00000000
 80044b4:	40686a00 	.word	0x40686a00
 80044b8:	00000000 	.word	0x00000000
 80044bc:	412e8480 	.word	0x412e8480
 80044c0:	49800000 	.word	0x49800000

080044c4 <INA229_getDIETEMP_C>:
/*
 *  ======== INA229_getDIETEMP_C ========
 *  Get DIETMEP value (C)
 */
float INA229_getDIETEMP_C(INA229_Handle sensor)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b086      	sub	sp, #24
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
    uint64_t value = INA229_readReg(sensor, INA229_dietemp_register);
 80044cc:	2106      	movs	r1, #6
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f7ff ff3c 	bl	800434c <INA229_readReg>
 80044d4:	e9c7 0102 	strd	r0, r1, [r7, #8]
    float data;

    //Convert for 2's compliment and signed value
    if(value > 0x7FFF)
 80044d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80044dc:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80044e0:	f173 0300 	sbcs.w	r3, r3, #0
 80044e4:	d30c      	bcc.n	8004500 <INA229_getDIETEMP_C+0x3c>
    {
        data = (float)value - 0x10000; 
 80044e6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80044ea:	f7fc fb8f 	bl	8000c0c <__aeabi_ul2f>
 80044ee:	ee07 0a10 	vmov	s14, r0
 80044f2:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8004550 <INA229_getDIETEMP_C+0x8c>
 80044f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044fa:	edc7 7a05 	vstr	s15, [r7, #20]
 80044fe:	e005      	b.n	800450c <INA229_getDIETEMP_C+0x48>
    }
    else
    {
        data = (float)value;
 8004500:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004504:	f7fc fb82 	bl	8000c0c <__aeabi_ul2f>
 8004508:	4603      	mov	r3, r0
 800450a:	617b      	str	r3, [r7, #20]
    }

    //Convert to C
    data = (data * 7.8125) / 1000;
 800450c:	6978      	ldr	r0, [r7, #20]
 800450e:	f7fb ffd3 	bl	80004b8 <__aeabi_f2d>
 8004512:	f04f 0200 	mov.w	r2, #0
 8004516:	4b0f      	ldr	r3, [pc, #60]	@ (8004554 <INA229_getDIETEMP_C+0x90>)
 8004518:	f7fc f826 	bl	8000568 <__aeabi_dmul>
 800451c:	4602      	mov	r2, r0
 800451e:	460b      	mov	r3, r1
 8004520:	4610      	mov	r0, r2
 8004522:	4619      	mov	r1, r3
 8004524:	f04f 0200 	mov.w	r2, #0
 8004528:	4b0b      	ldr	r3, [pc, #44]	@ (8004558 <INA229_getDIETEMP_C+0x94>)
 800452a:	f7fc f947 	bl	80007bc <__aeabi_ddiv>
 800452e:	4602      	mov	r2, r0
 8004530:	460b      	mov	r3, r1
 8004532:	4610      	mov	r0, r2
 8004534:	4619      	mov	r1, r3
 8004536:	f7fc fa51 	bl	80009dc <__aeabi_d2f>
 800453a:	4603      	mov	r3, r0
 800453c:	617b      	str	r3, [r7, #20]

    return data;
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	ee07 3a90 	vmov	s15, r3
}
 8004544:	eeb0 0a67 	vmov.f32	s0, s15
 8004548:	3718      	adds	r7, #24
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	47800000 	.word	0x47800000
 8004554:	401f4000 	.word	0x401f4000
 8004558:	408f4000 	.word	0x408f4000

0800455c <mcu_spiInit>:



/********* MCU SPECIFIC SPI CODE STARTS HERE **********/
void mcu_spiInit(uint8_t busId)
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	4603      	mov	r3, r0
 8004564:	71fb      	strb	r3, [r7, #7]
    /* Add MCU specific init necessary for I2C to be used */




}
 8004566:	bf00      	nop
 8004568:	370c      	adds	r7, #12
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
	...

08004574 <mcu_spiTransfer>:

uint8_t mcu_spiTransfer(uint8_t busId, uint8_t csGPIOId, uint8_t count, uint8_t* txBuf, uint8_t* rxBuf)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b086      	sub	sp, #24
 8004578:	af02      	add	r7, sp, #8
 800457a:	603b      	str	r3, [r7, #0]
 800457c:	4603      	mov	r3, r0
 800457e:	71fb      	strb	r3, [r7, #7]
 8004580:	460b      	mov	r3, r1
 8004582:	71bb      	strb	r3, [r7, #6]
 8004584:	4613      	mov	r3, r2
 8004586:	717b      	strb	r3, [r7, #5]
    /*
     *  Add MCU specific SPI read/write code here.
     */

    SPI_HandleTypeDef *hspi = NULL; // Declare local SPI handle variable
 8004588:	2300      	movs	r3, #0
 800458a:	60fb      	str	r3, [r7, #12]

    // Select the SPI handle based on the busId value
    if(busId == 0)
 800458c:	79fb      	ldrb	r3, [r7, #7]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d102      	bne.n	8004598 <mcu_spiTransfer+0x24>
    {
        hspi = &hspi1;  // Map busId 0 to SPI1
 8004592:	4b0f      	ldr	r3, [pc, #60]	@ (80045d0 <mcu_spiTransfer+0x5c>)
 8004594:	60fb      	str	r3, [r7, #12]
 8004596:	e007      	b.n	80045a8 <mcu_spiTransfer+0x34>
    }
    else if(busId == 1)
 8004598:	79fb      	ldrb	r3, [r7, #7]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d102      	bne.n	80045a4 <mcu_spiTransfer+0x30>
    {
        hspi = &hspi2;  // Map busId 1 to SPI2
 800459e:	4b0d      	ldr	r3, [pc, #52]	@ (80045d4 <mcu_spiTransfer+0x60>)
 80045a0:	60fb      	str	r3, [r7, #12]
 80045a2:	e001      	b.n	80045a8 <mcu_spiTransfer+0x34>
    }
    else
    {
        // Invalid bus id, return error
        return 1;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e00f      	b.n	80045c8 <mcu_spiTransfer+0x54>
    }
//    HAL_SPI_TransmitReceive(hspi, txBuf, rxBuf, count, HAL_MAX_DELAY);
    // Perform the SPI transfer using the selected SPI handle
    if (HAL_SPI_TransmitReceive(hspi, txBuf, rxBuf, count, HAL_MAX_DELAY) != HAL_OK)
 80045a8:	797b      	ldrb	r3, [r7, #5]
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	f04f 32ff 	mov.w	r2, #4294967295
 80045b0:	9200      	str	r2, [sp, #0]
 80045b2:	69ba      	ldr	r2, [r7, #24]
 80045b4:	6839      	ldr	r1, [r7, #0]
 80045b6:	68f8      	ldr	r0, [r7, #12]
 80045b8:	f006 fd3a 	bl	800b030 <HAL_SPI_TransmitReceive>
 80045bc:	4603      	mov	r3, r0
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d001      	beq.n	80045c6 <mcu_spiTransfer+0x52>
    {
        return 1; // SPI transaction failed
 80045c2:	2301      	movs	r3, #1
 80045c4:	e000      	b.n	80045c8 <mcu_spiTransfer+0x54>
    }
    return 0; // Transaction successful
 80045c6:	2300      	movs	r3, #0
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3710      	adds	r7, #16
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	200018d0 	.word	0x200018d0
 80045d4:	20001928 	.word	0x20001928

080045d8 <LTC6811_init_reg_limits>:

/* Initialize the Register limits */
void LTC6811_init_reg_limits(uint8_t total_ic, //The number of ICs in the system
        cell_asic *ic  //A two dimensional array where data will be written
        )
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	4603      	mov	r3, r0
 80045e0:	6039      	str	r1, [r7, #0]
 80045e2:	71fb      	strb	r3, [r7, #7]
    uint8_t cic;
    for (cic = 0; cic < total_ic; cic++)
 80045e4:	2300      	movs	r3, #0
 80045e6:	73fb      	strb	r3, [r7, #15]
 80045e8:	e044      	b.n	8004674 <LTC6811_init_reg_limits+0x9c>
    {
        ic[cic].ic_reg.cell_channels = 12;
 80045ea:	7bfa      	ldrb	r2, [r7, #15]
 80045ec:	4613      	mov	r3, r2
 80045ee:	019b      	lsls	r3, r3, #6
 80045f0:	4413      	add	r3, r2
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	461a      	mov	r2, r3
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	4413      	add	r3, r2
 80045fa:	220c      	movs	r2, #12
 80045fc:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        ic[cic].ic_reg.stat_channels = 4;
 8004600:	7bfa      	ldrb	r2, [r7, #15]
 8004602:	4613      	mov	r3, r2
 8004604:	019b      	lsls	r3, r3, #6
 8004606:	4413      	add	r3, r2
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	461a      	mov	r2, r3
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	4413      	add	r3, r2
 8004610:	2204      	movs	r2, #4
 8004612:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
        ic[cic].ic_reg.aux_channels = 6;
 8004616:	7bfa      	ldrb	r2, [r7, #15]
 8004618:	4613      	mov	r3, r2
 800461a:	019b      	lsls	r3, r3, #6
 800461c:	4413      	add	r3, r2
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	461a      	mov	r2, r3
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	4413      	add	r3, r2
 8004626:	2206      	movs	r2, #6
 8004628:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
        ic[cic].ic_reg.num_cv_reg = 4;
 800462c:	7bfa      	ldrb	r2, [r7, #15]
 800462e:	4613      	mov	r3, r2
 8004630:	019b      	lsls	r3, r3, #6
 8004632:	4413      	add	r3, r2
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	461a      	mov	r2, r3
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	4413      	add	r3, r2
 800463c:	2204      	movs	r2, #4
 800463e:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
        ic[cic].ic_reg.num_gpio_reg = 2;
 8004642:	7bfa      	ldrb	r2, [r7, #15]
 8004644:	4613      	mov	r3, r2
 8004646:	019b      	lsls	r3, r3, #6
 8004648:	4413      	add	r3, r2
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	461a      	mov	r2, r3
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	4413      	add	r3, r2
 8004652:	2202      	movs	r2, #2
 8004654:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        ic[cic].ic_reg.num_stat_reg = 3;
 8004658:	7bfa      	ldrb	r2, [r7, #15]
 800465a:	4613      	mov	r3, r2
 800465c:	019b      	lsls	r3, r3, #6
 800465e:	4413      	add	r3, r2
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	461a      	mov	r2, r3
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	4413      	add	r3, r2
 8004668:	2203      	movs	r2, #3
 800466a:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    for (cic = 0; cic < total_ic; cic++)
 800466e:	7bfb      	ldrb	r3, [r7, #15]
 8004670:	3301      	adds	r3, #1
 8004672:	73fb      	strb	r3, [r7, #15]
 8004674:	7bfa      	ldrb	r2, [r7, #15]
 8004676:	79fb      	ldrb	r3, [r7, #7]
 8004678:	429a      	cmp	r2, r3
 800467a:	d3b6      	bcc.n	80045ea <LTC6811_init_reg_limits+0x12>
    }
}
 800467c:	bf00      	nop
 800467e:	bf00      	nop
 8004680:	3714      	adds	r7, #20
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr

0800468a <LTC6811_wrcfg>:
 order so the last device's configuration is written first.
 */
void LTC6811_wrcfg(uint8_t total_ic, //The number of ICs being written to
        cell_asic *ic //A two dimensional array of the configuration data that will be written
        )
{
 800468a:	b580      	push	{r7, lr}
 800468c:	b082      	sub	sp, #8
 800468e:	af00      	add	r7, sp, #0
 8004690:	4603      	mov	r3, r0
 8004692:	6039      	str	r1, [r7, #0]
 8004694:	71fb      	strb	r3, [r7, #7]
    LTC681x_wrcfg(total_ic, ic);
 8004696:	79fb      	ldrb	r3, [r7, #7]
 8004698:	6839      	ldr	r1, [r7, #0]
 800469a:	4618      	mov	r0, r3
 800469c:	f000 f976 	bl	800498c <LTC681x_wrcfg>
}
 80046a0:	bf00      	nop
 80046a2:	3708      	adds	r7, #8
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <LTC6811_adcv>:
/* Starts cell voltage conversion */
void LTC6811_adcv(uint8_t MD, //ADC Mode
        uint8_t DCP, //Discharge Permit
        uint8_t CH //Cell Channels to be measured
        )
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	4603      	mov	r3, r0
 80046b0:	71fb      	strb	r3, [r7, #7]
 80046b2:	460b      	mov	r3, r1
 80046b4:	71bb      	strb	r3, [r7, #6]
 80046b6:	4613      	mov	r3, r2
 80046b8:	717b      	strb	r3, [r7, #5]
    LTC681x_adcv(MD, DCP, CH);
 80046ba:	797a      	ldrb	r2, [r7, #5]
 80046bc:	79b9      	ldrb	r1, [r7, #6]
 80046be:	79fb      	ldrb	r3, [r7, #7]
 80046c0:	4618      	mov	r0, r3
 80046c2:	f000 f9e1 	bl	8004a88 <LTC681x_adcv>
}
 80046c6:	bf00      	nop
 80046c8:	3708      	adds	r7, #8
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}

080046ce <LTC6811_rdcv>:
 */
uint8_t LTC6811_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
        uint8_t total_ic, // The number of ICs in the system
        cell_asic *ic // Array of the parsed cell codes
        )
{
 80046ce:	b580      	push	{r7, lr}
 80046d0:	b084      	sub	sp, #16
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	4603      	mov	r3, r0
 80046d6:	603a      	str	r2, [r7, #0]
 80046d8:	71fb      	strb	r3, [r7, #7]
 80046da:	460b      	mov	r3, r1
 80046dc:	71bb      	strb	r3, [r7, #6]
    int8_t pec_error = 0;
 80046de:	2300      	movs	r3, #0
 80046e0:	73fb      	strb	r3, [r7, #15]
    pec_error = LTC681x_rdcv(reg, total_ic, ic);
 80046e2:	79b9      	ldrb	r1, [r7, #6]
 80046e4:	79fb      	ldrb	r3, [r7, #7]
 80046e6:	683a      	ldr	r2, [r7, #0]
 80046e8:	4618      	mov	r0, r3
 80046ea:	f000 f9f8 	bl	8004ade <LTC681x_rdcv>
 80046ee:	4603      	mov	r3, r0
 80046f0:	73fb      	strb	r3, [r7, #15]
    return (pec_error);
 80046f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3710      	adds	r7, #16
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <LTC6811_pollAdc>:
    return (LTC681x_pladc());
}

//This function will block operation until the ADC has finished it's conversion */
uint32_t LTC6811_pollAdc()
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	af00      	add	r7, sp, #0
    return (LTC681x_pollAdc());
 8004700:	f000 fb70 	bl	8004de4 <LTC681x_pollAdc>
 8004704:	4603      	mov	r3, r0
}
 8004706:	4618      	mov	r0, r3
 8004708:	bd80      	pop	{r7, pc}

0800470a <LTC6811_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC6811_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that will store the data
        )
{
 800470a:	b580      	push	{r7, lr}
 800470c:	b082      	sub	sp, #8
 800470e:	af00      	add	r7, sp, #0
 8004710:	4603      	mov	r3, r0
 8004712:	6039      	str	r1, [r7, #0]
 8004714:	71fb      	strb	r3, [r7, #7]
    LTC681x_reset_crc_count(total_ic, ic);
 8004716:	79fb      	ldrb	r3, [r7, #7]
 8004718:	6839      	ldr	r1, [r7, #0]
 800471a:	4618      	mov	r0, r3
 800471c:	f000 fd8a 	bl	8005234 <LTC681x_reset_crc_count>
}
 8004720:	bf00      	nop
 8004722:	3708      	adds	r7, #8
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <LTC6811_init_cfg>:

/* Helper function to initialize CFG variables.*/
void LTC6811_init_cfg(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that will store the data
        )
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b082      	sub	sp, #8
 800472c:	af00      	add	r7, sp, #0
 800472e:	4603      	mov	r3, r0
 8004730:	6039      	str	r1, [r7, #0]
 8004732:	71fb      	strb	r3, [r7, #7]
    LTC681x_init_cfg(total_ic, ic);
 8004734:	79fb      	ldrb	r3, [r7, #7]
 8004736:	6839      	ldr	r1, [r7, #0]
 8004738:	4618      	mov	r0, r3
 800473a:	f000 fded 	bl	8005318 <LTC681x_init_cfg>
}
 800473e:	bf00      	nop
 8004740:	3708      	adds	r7, #8
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}

08004746 <LTC6811_set_cfgr>:
        bool dcc[12], // The DCC bit
        bool dcto[4], // The Dcto bit
        uint16_t uv, // The UV bit
        uint16_t ov // The OV bit
        )
{
 8004746:	b580      	push	{r7, lr}
 8004748:	b088      	sub	sp, #32
 800474a:	af06      	add	r7, sp, #24
 800474c:	6039      	str	r1, [r7, #0]
 800474e:	4611      	mov	r1, r2
 8004750:	461a      	mov	r2, r3
 8004752:	4603      	mov	r3, r0
 8004754:	71fb      	strb	r3, [r7, #7]
 8004756:	460b      	mov	r3, r1
 8004758:	71bb      	strb	r3, [r7, #6]
 800475a:	4613      	mov	r3, r2
 800475c:	717b      	strb	r3, [r7, #5]
    LTC681x_set_cfgr(nIC, ic, refon, adcopt, gpio, dcc, dcto, uv, ov);
 800475e:	7979      	ldrb	r1, [r7, #5]
 8004760:	79ba      	ldrb	r2, [r7, #6]
 8004762:	79f8      	ldrb	r0, [r7, #7]
 8004764:	8c3b      	ldrh	r3, [r7, #32]
 8004766:	9304      	str	r3, [sp, #16]
 8004768:	8bbb      	ldrh	r3, [r7, #28]
 800476a:	9303      	str	r3, [sp, #12]
 800476c:	69bb      	ldr	r3, [r7, #24]
 800476e:	9302      	str	r3, [sp, #8]
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	9301      	str	r3, [sp, #4]
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	9300      	str	r3, [sp, #0]
 8004778:	460b      	mov	r3, r1
 800477a:	6839      	ldr	r1, [r7, #0]
 800477c:	f000 fe02 	bl	8005384 <LTC681x_set_cfgr>
}
 8004780:	bf00      	nop
 8004782:	3708      	adds	r7, #8
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <wakeup_sleep>:
 * @param parameters   :  Total number of BMS ICs
 * @return Value       :  none
 */

void wakeup_sleep(uint8_t total_ic) //Number of ICs in the system
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	4603      	mov	r3, r0
 8004790:	71fb      	strb	r3, [r7, #7]
    int i;
    for (i = 0; i < total_ic; i++)
 8004792:	2300      	movs	r3, #0
 8004794:	60fb      	str	r3, [r7, #12]
 8004796:	e00c      	b.n	80047b2 <wakeup_sleep+0x2a>
    {
        cs_low();
 8004798:	f001 f892 	bl	80058c0 <cs_low>
        delay_time_us(160);
 800479c:	20a0      	movs	r0, #160	@ 0xa0
 800479e:	f001 f8b7 	bl	8005910 <delay_time_us>
//       HAL_Delay(2500); // Guarantees the LTC681x will be in standby
        cs_high();
 80047a2:	f001 f8a1 	bl	80058e8 <cs_high>
        delay_time_us(18);
 80047a6:	2012      	movs	r0, #18
 80047a8:	f001 f8b2 	bl	8005910 <delay_time_us>
    for (i = 0; i < total_ic; i++)
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	3301      	adds	r3, #1
 80047b0:	60fb      	str	r3, [r7, #12]
 80047b2:	79fb      	ldrb	r3, [r7, #7]
 80047b4:	68fa      	ldr	r2, [r7, #12]
 80047b6:	429a      	cmp	r2, r3
 80047b8:	dbee      	blt.n	8004798 <wakeup_sleep+0x10>
//        HAL_Delay(2500);
    }
}
 80047ba:	bf00      	nop
 80047bc:	bf00      	nop
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <cmd_68>:
 * @brief Description  :  Generic function to write 68xx commands. Function calculates PEC for tx_cmd data.
 * @param parameters   :  transmit commands
 * @return Value       :  none
 */
void cmd_68(uint8_t tx_cmd[2]) //The command to be transmitted
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b084      	sub	sp, #16
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    cmd[0] = tx_cmd[0];
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	723b      	strb	r3, [r7, #8]
    cmd[1] = tx_cmd[1];
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	785b      	ldrb	r3, [r3, #1]
 80047d6:	727b      	strb	r3, [r7, #9]
    cmd_pec = pec15_calc(2, cmd);
 80047d8:	f107 0308 	add.w	r3, r7, #8
 80047dc:	4619      	mov	r1, r3
 80047de:	2002      	movs	r0, #2
 80047e0:	f000 f8a2 	bl	8004928 <pec15_calc>
 80047e4:	4603      	mov	r3, r0
 80047e6:	81fb      	strh	r3, [r7, #14]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 80047e8:	89fb      	ldrh	r3, [r7, #14]
 80047ea:	0a1b      	lsrs	r3, r3, #8
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	72bb      	strb	r3, [r7, #10]
    cmd[3] = (uint8_t) (cmd_pec);
 80047f2:	89fb      	ldrh	r3, [r7, #14]
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	72fb      	strb	r3, [r7, #11]

    cs_low();
 80047f8:	f001 f862 	bl	80058c0 <cs_low>
    spi_write_array(4, cmd);
 80047fc:	f107 0308 	add.w	r3, r7, #8
 8004800:	4619      	mov	r1, r3
 8004802:	2004      	movs	r0, #4
 8004804:	f001 f8a0 	bl	8005948 <spi_write_array>
    cs_high();
 8004808:	f001 f86e 	bl	80058e8 <cs_high>
}
 800480c:	bf00      	nop
 800480e:	3710      	adds	r7, #16
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}

08004814 <write_68>:
 */
void write_68(uint8_t total_ic, //Number of ICs to be written to
        uint8_t tx_cmd[2], //The command to be transmitted
        uint8_t data[] // Payload Data
        )
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b088      	sub	sp, #32
 8004818:	af00      	add	r7, sp, #0
 800481a:	4603      	mov	r3, r0
 800481c:	60b9      	str	r1, [r7, #8]
 800481e:	607a      	str	r2, [r7, #4]
 8004820:	73fb      	strb	r3, [r7, #15]
    const uint8_t BYTES_IN_REG = 6;
 8004822:	2306      	movs	r3, #6
 8004824:	773b      	strb	r3, [r7, #28]
    const uint8_t CMD_LEN = 4 + (8 * total_ic);
 8004826:	7bfb      	ldrb	r3, [r7, #15]
 8004828:	00db      	lsls	r3, r3, #3
 800482a:	b2db      	uxtb	r3, r3
 800482c:	3304      	adds	r3, #4
 800482e:	76fb      	strb	r3, [r7, #27]
    uint16_t data_pec;
    uint16_t cmd_pec;
    uint8_t cmd_index;
    uint8_t *cmd;

    cmd = (uint8_t *) malloc(CMD_LEN * sizeof(uint8_t));
 8004830:	7efb      	ldrb	r3, [r7, #27]
 8004832:	4618      	mov	r0, r3
 8004834:	f008 f850 	bl	800c8d8 <malloc>
 8004838:	4603      	mov	r3, r0
 800483a:	617b      	str	r3, [r7, #20]
    cmd[0] = tx_cmd[0];
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	781a      	ldrb	r2, [r3, #0]
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	3301      	adds	r3, #1
 8004848:	68ba      	ldr	r2, [r7, #8]
 800484a:	7852      	ldrb	r2, [r2, #1]
 800484c:	701a      	strb	r2, [r3, #0]
    cmd_pec = pec15_calc(2, cmd);
 800484e:	6979      	ldr	r1, [r7, #20]
 8004850:	2002      	movs	r0, #2
 8004852:	f000 f869 	bl	8004928 <pec15_calc>
 8004856:	4603      	mov	r3, r0
 8004858:	827b      	strh	r3, [r7, #18]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 800485a:	8a7b      	ldrh	r3, [r7, #18]
 800485c:	0a1b      	lsrs	r3, r3, #8
 800485e:	b29a      	uxth	r2, r3
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	3302      	adds	r3, #2
 8004864:	b2d2      	uxtb	r2, r2
 8004866:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t) (cmd_pec);
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	3303      	adds	r3, #3
 800486c:	8a7a      	ldrh	r2, [r7, #18]
 800486e:	b2d2      	uxtb	r2, r2
 8004870:	701a      	strb	r2, [r3, #0]

    cmd_index = 4;
 8004872:	2304      	movs	r3, #4
 8004874:	77fb      	strb	r3, [r7, #31]
    uint8_t current_ic;
    uint8_t current_byte;
    for (current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 8004876:	7bfb      	ldrb	r3, [r7, #15]
 8004878:	77bb      	strb	r3, [r7, #30]
 800487a:	e042      	b.n	8004902 <write_68+0xee>
    { //The first configuration written is received by the last IC in the daisy chain
        for (current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 800487c:	2300      	movs	r3, #0
 800487e:	777b      	strb	r3, [r7, #29]
 8004880:	e016      	b.n	80048b0 <write_68+0x9c>
        {
            cmd[cmd_index] = data[((current_ic - 1) * 6) + current_byte];
 8004882:	7fbb      	ldrb	r3, [r7, #30]
 8004884:	1e5a      	subs	r2, r3, #1
 8004886:	4613      	mov	r3, r2
 8004888:	005b      	lsls	r3, r3, #1
 800488a:	4413      	add	r3, r2
 800488c:	005b      	lsls	r3, r3, #1
 800488e:	461a      	mov	r2, r3
 8004890:	7f7b      	ldrb	r3, [r7, #29]
 8004892:	4413      	add	r3, r2
 8004894:	461a      	mov	r2, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	441a      	add	r2, r3
 800489a:	7ffb      	ldrb	r3, [r7, #31]
 800489c:	6979      	ldr	r1, [r7, #20]
 800489e:	440b      	add	r3, r1
 80048a0:	7812      	ldrb	r2, [r2, #0]
 80048a2:	701a      	strb	r2, [r3, #0]
            cmd_index = cmd_index + 1;
 80048a4:	7ffb      	ldrb	r3, [r7, #31]
 80048a6:	3301      	adds	r3, #1
 80048a8:	77fb      	strb	r3, [r7, #31]
        for (current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 80048aa:	7f7b      	ldrb	r3, [r7, #29]
 80048ac:	3301      	adds	r3, #1
 80048ae:	777b      	strb	r3, [r7, #29]
 80048b0:	7f7a      	ldrb	r2, [r7, #29]
 80048b2:	7f3b      	ldrb	r3, [r7, #28]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d3e4      	bcc.n	8004882 <write_68+0x6e>
        }

        data_pec = (uint16_t) pec15_calc(BYTES_IN_REG,
                                         &data[(current_ic - 1) * 6]); // Calculating the PEC for each ICs configuration register data
 80048b8:	7fbb      	ldrb	r3, [r7, #30]
 80048ba:	1e5a      	subs	r2, r3, #1
 80048bc:	4613      	mov	r3, r2
 80048be:	005b      	lsls	r3, r3, #1
 80048c0:	4413      	add	r3, r2
 80048c2:	005b      	lsls	r3, r3, #1
 80048c4:	461a      	mov	r2, r3
        data_pec = (uint16_t) pec15_calc(BYTES_IN_REG,
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	441a      	add	r2, r3
 80048ca:	7f3b      	ldrb	r3, [r7, #28]
 80048cc:	4611      	mov	r1, r2
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 f82a 	bl	8004928 <pec15_calc>
 80048d4:	4603      	mov	r3, r0
 80048d6:	823b      	strh	r3, [r7, #16]
        cmd[cmd_index] = (uint8_t) (data_pec >> 8);
 80048d8:	8a3b      	ldrh	r3, [r7, #16]
 80048da:	0a1b      	lsrs	r3, r3, #8
 80048dc:	b299      	uxth	r1, r3
 80048de:	7ffb      	ldrb	r3, [r7, #31]
 80048e0:	697a      	ldr	r2, [r7, #20]
 80048e2:	4413      	add	r3, r2
 80048e4:	b2ca      	uxtb	r2, r1
 80048e6:	701a      	strb	r2, [r3, #0]
        cmd[cmd_index + 1] = (uint8_t) data_pec;
 80048e8:	7ffb      	ldrb	r3, [r7, #31]
 80048ea:	3301      	adds	r3, #1
 80048ec:	697a      	ldr	r2, [r7, #20]
 80048ee:	4413      	add	r3, r2
 80048f0:	8a3a      	ldrh	r2, [r7, #16]
 80048f2:	b2d2      	uxtb	r2, r2
 80048f4:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 2;
 80048f6:	7ffb      	ldrb	r3, [r7, #31]
 80048f8:	3302      	adds	r3, #2
 80048fa:	77fb      	strb	r3, [r7, #31]
    for (current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 80048fc:	7fbb      	ldrb	r3, [r7, #30]
 80048fe:	3b01      	subs	r3, #1
 8004900:	77bb      	strb	r3, [r7, #30]
 8004902:	7fbb      	ldrb	r3, [r7, #30]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d1b9      	bne.n	800487c <write_68+0x68>
    }

    cs_low();
 8004908:	f000 ffda 	bl	80058c0 <cs_low>
    spi_write_array(CMD_LEN, cmd);
 800490c:	7efb      	ldrb	r3, [r7, #27]
 800490e:	6979      	ldr	r1, [r7, #20]
 8004910:	4618      	mov	r0, r3
 8004912:	f001 f819 	bl	8005948 <spi_write_array>
    cs_high();
 8004916:	f000 ffe7 	bl	80058e8 <cs_high>

    free(cmd);
 800491a:	6978      	ldr	r0, [r7, #20]
 800491c:	f007 ffe4 	bl	800c8e8 <free>
}
 8004920:	bf00      	nop
 8004922:	3720      	adds	r7, #32
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}

08004928 <pec15_calc>:
 */
/* Calculates  and returns the CRC15 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
        uint8_t *data //Array of data that will be used to calculate  a PEC
        )
{
 8004928:	b480      	push	{r7}
 800492a:	b085      	sub	sp, #20
 800492c:	af00      	add	r7, sp, #0
 800492e:	4603      	mov	r3, r0
 8004930:	6039      	str	r1, [r7, #0]
 8004932:	71fb      	strb	r3, [r7, #7]
    uint16_t remainder, addr;
    remainder = 16; //initialize the PEC
 8004934:	2310      	movs	r3, #16
 8004936:	81fb      	strh	r3, [r7, #14]
    uint8_t i;

    for (i = 0; i < len; i++) // loops for each byte in data array
 8004938:	2300      	movs	r3, #0
 800493a:	737b      	strb	r3, [r7, #13]
 800493c:	e017      	b.n	800496e <pec15_calc+0x46>
    {
        addr = ((remainder >> 7) ^ data[i]) & 0xff; //calculate PEC table address
 800493e:	89fb      	ldrh	r3, [r7, #14]
 8004940:	09db      	lsrs	r3, r3, #7
 8004942:	b29b      	uxth	r3, r3
 8004944:	7b7a      	ldrb	r2, [r7, #13]
 8004946:	6839      	ldr	r1, [r7, #0]
 8004948:	440a      	add	r2, r1
 800494a:	7812      	ldrb	r2, [r2, #0]
 800494c:	4053      	eors	r3, r2
 800494e:	b29b      	uxth	r3, r3
 8004950:	b2db      	uxtb	r3, r3
 8004952:	817b      	strh	r3, [r7, #10]
        remainder = (remainder << 8) ^ crc15Table[addr];
 8004954:	89fb      	ldrh	r3, [r7, #14]
 8004956:	021b      	lsls	r3, r3, #8
 8004958:	b29a      	uxth	r2, r3
 800495a:	897b      	ldrh	r3, [r7, #10]
 800495c:	490a      	ldr	r1, [pc, #40]	@ (8004988 <pec15_calc+0x60>)
 800495e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004962:	b29b      	uxth	r3, r3
 8004964:	4053      	eors	r3, r2
 8004966:	81fb      	strh	r3, [r7, #14]
    for (i = 0; i < len; i++) // loops for each byte in data array
 8004968:	7b7b      	ldrb	r3, [r7, #13]
 800496a:	3301      	adds	r3, #1
 800496c:	737b      	strb	r3, [r7, #13]
 800496e:	7b7a      	ldrb	r2, [r7, #13]
 8004970:	79fb      	ldrb	r3, [r7, #7]
 8004972:	429a      	cmp	r2, r3
 8004974:	d3e3      	bcc.n	800493e <pec15_calc+0x16>
    }
    return (remainder * 2); //The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8004976:	89fb      	ldrh	r3, [r7, #14]
 8004978:	005b      	lsls	r3, r3, #1
 800497a:	b29b      	uxth	r3, r3
}
 800497c:	4618      	mov	r0, r3
 800497e:	3714      	adds	r7, #20
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr
 8004988:	0800d96c 	.word	0x0800d96c

0800498c <LTC681x_wrcfg>:

/* Write the LTC681x CFGRA */
void LTC681x_wrcfg(uint8_t total_ic, //The number of ICs being written to
        cell_asic ic[] // A two dimensional array of the configuration data that will be written
        )
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b0c4      	sub	sp, #272	@ 0x110
 8004990:	af00      	add	r7, sp, #0
 8004992:	4602      	mov	r2, r0
 8004994:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004998:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800499c:	6019      	str	r1, [r3, #0]
 800499e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80049a2:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80049a6:	701a      	strb	r2, [r3, #0]
    uint8_t cmd[2] = { 0x00, 0x01 };
 80049a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80049ac:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
    uint8_t write_buffer[256];
    uint8_t write_count = 0;
 80049b0:	2300      	movs	r3, #0
 80049b2:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
    uint8_t c_ic = 0;
 80049b6:	2300      	movs	r3, #0
 80049b8:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
    uint8_t current_ic;
    uint8_t data;

    for (current_ic = 0; current_ic < total_ic; current_ic++)
 80049bc:	2300      	movs	r3, #0
 80049be:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 80049c2:	e047      	b.n	8004a54 <LTC681x_wrcfg+0xc8>
    {
        if (ic->isospi_reverse == false)
 80049c4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80049c8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d104      	bne.n	80049e0 <LTC681x_wrcfg+0x54>
        {
            c_ic = current_ic;
 80049d6:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80049da:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 80049de:	e00b      	b.n	80049f8 <LTC681x_wrcfg+0x6c>
        }
        else
        {
            c_ic = total_ic - current_ic - 1;
 80049e0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80049e4:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80049e8:	781a      	ldrb	r2, [r3, #0]
 80049ea:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	3b01      	subs	r3, #1
 80049f4:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
        }

        for (data = 0; data < 6; data++)
 80049f8:	2300      	movs	r3, #0
 80049fa:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 80049fe:	e020      	b.n	8004a42 <LTC681x_wrcfg+0xb6>
        {
            write_buffer[write_count] = ic[c_ic].config.tx_data[data];
 8004a00:	f897 210e 	ldrb.w	r2, [r7, #270]	@ 0x10e
 8004a04:	4613      	mov	r3, r2
 8004a06:	019b      	lsls	r3, r3, #6
 8004a08:	4413      	add	r3, r2
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004a12:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	1899      	adds	r1, r3, r2
 8004a1a:	f897 210c 	ldrb.w	r2, [r7, #268]	@ 0x10c
 8004a1e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8004a22:	5c89      	ldrb	r1, [r1, r2]
 8004a24:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8004a28:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8004a2c:	54d1      	strb	r1, [r2, r3]
            write_count++;
 8004a2e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8004a32:	3301      	adds	r3, #1
 8004a34:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
        for (data = 0; data < 6; data++)
 8004a38:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 8004a42:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8004a46:	2b05      	cmp	r3, #5
 8004a48:	d9da      	bls.n	8004a00 <LTC681x_wrcfg+0x74>
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004a4a:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8004a4e:	3301      	adds	r3, #1
 8004a50:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8004a54:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004a58:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8004a5c:	f897 210d 	ldrb.w	r2, [r7, #269]	@ 0x10d
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d3ae      	bcc.n	80049c4 <LTC681x_wrcfg+0x38>
        }
    }
    write_68(total_ic, cmd, write_buffer);
 8004a66:	f107 0208 	add.w	r2, r7, #8
 8004a6a:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 8004a6e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004a72:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8004a76:	781b      	ldrb	r3, [r3, #0]
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f7ff fecb 	bl	8004814 <write_68>
}
 8004a7e:	bf00      	nop
 8004a80:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <LTC681x_adcv>:
/* Starts ADC conversion for cell voltage */
void LTC681x_adcv(uint8_t MD, //ADC Mode
        uint8_t DCP, //Discharge Permit
        uint8_t CH //Cell Channels to be measured
        )
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	4603      	mov	r3, r0
 8004a90:	71fb      	strb	r3, [r7, #7]
 8004a92:	460b      	mov	r3, r1
 8004a94:	71bb      	strb	r3, [r7, #6]
 8004a96:	4613      	mov	r3, r2
 8004a98:	717b      	strb	r3, [r7, #5]
    uint8_t cmd[2];
    uint8_t md_bits;

    md_bits = (MD & 0x02) >> 1;
 8004a9a:	79fb      	ldrb	r3, [r7, #7]
 8004a9c:	105b      	asrs	r3, r3, #1
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	f003 0301 	and.w	r3, r3, #1
 8004aa4:	73fb      	strb	r3, [r7, #15]
    cmd[0] = md_bits + 0x02;
 8004aa6:	7bfb      	ldrb	r3, [r7, #15]
 8004aa8:	3302      	adds	r3, #2
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	733b      	strb	r3, [r7, #12]
    md_bits = (MD & 0x01) << 7;
 8004aae:	79fb      	ldrb	r3, [r7, #7]
 8004ab0:	01db      	lsls	r3, r3, #7
 8004ab2:	73fb      	strb	r3, [r7, #15]
    cmd[1] = md_bits + 0x60 + (DCP << 4) + CH;
 8004ab4:	79bb      	ldrb	r3, [r7, #6]
 8004ab6:	011b      	lsls	r3, r3, #4
 8004ab8:	b2da      	uxtb	r2, r3
 8004aba:	7bfb      	ldrb	r3, [r7, #15]
 8004abc:	4413      	add	r3, r2
 8004abe:	b2da      	uxtb	r2, r3
 8004ac0:	797b      	ldrb	r3, [r7, #5]
 8004ac2:	4413      	add	r3, r2
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	3360      	adds	r3, #96	@ 0x60
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	737b      	strb	r3, [r7, #13]

    cmd_68(cmd);
 8004acc:	f107 030c 	add.w	r3, r7, #12
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f7ff fe77 	bl	80047c4 <cmd_68>
}
 8004ad6:	bf00      	nop
 8004ad8:	3710      	adds	r7, #16
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}

08004ade <LTC681x_rdcv>:
 */
uint8_t LTC681x_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
        uint8_t total_ic, // The number of ICs in the system
        cell_asic *ic // Array of the parsed cell codes
        )
{
 8004ade:	b5b0      	push	{r4, r5, r7, lr}
 8004ae0:	b088      	sub	sp, #32
 8004ae2:	af02      	add	r7, sp, #8
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	603a      	str	r2, [r7, #0]
 8004ae8:	71fb      	strb	r3, [r7, #7]
 8004aea:	460b      	mov	r3, r1
 8004aec:	71bb      	strb	r3, [r7, #6]
    int8_t pec_error = 0;
 8004aee:	2300      	movs	r3, #0
 8004af0:	75fb      	strb	r3, [r7, #23]
    uint8_t *cell_data;
    uint8_t c_ic = 0;
 8004af2:	2300      	movs	r3, #0
 8004af4:	75bb      	strb	r3, [r7, #22]
    uint8_t cell_reg;
    int current_ic;
    cell_data = (uint8_t *) malloc((NUM_RX_BYT * total_ic) * sizeof(uint8_t));
 8004af6:	79bb      	ldrb	r3, [r7, #6]
 8004af8:	00db      	lsls	r3, r3, #3
 8004afa:	4618      	mov	r0, r3
 8004afc:	f007 feec 	bl	800c8d8 <malloc>
 8004b00:	4603      	mov	r3, r0
 8004b02:	60fb      	str	r3, [r7, #12]

    if (reg == 0)
 8004b04:	79fb      	ldrb	r3, [r7, #7]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d14c      	bne.n	8004ba4 <LTC681x_rdcv+0xc6>
    {
        for (cell_reg = 1; cell_reg < ic[0].ic_reg.num_cv_reg + 1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	757b      	strb	r3, [r7, #21]
 8004b0e:	e042      	b.n	8004b96 <LTC681x_rdcv+0xb8>
        {
            LTC681x_rdcv_reg(cell_reg, total_ic, cell_data);
 8004b10:	79b9      	ldrb	r1, [r7, #6]
 8004b12:	7d7b      	ldrb	r3, [r7, #21]
 8004b14:	68fa      	ldr	r2, [r7, #12]
 8004b16:	4618      	mov	r0, r3
 8004b18:	f000 f897 	bl	8004c4a <LTC681x_rdcv_reg>
            for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	613b      	str	r3, [r7, #16]
 8004b20:	e032      	b.n	8004b88 <LTC681x_rdcv+0xaa>
            {
                if (ic->isospi_reverse == false)
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d102      	bne.n	8004b32 <LTC681x_rdcv+0x54>
                {
                    c_ic = current_ic;
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	75bb      	strb	r3, [r7, #22]
 8004b30:	e006      	b.n	8004b40 <LTC681x_rdcv+0x62>
                }
                else
                {
                    c_ic = total_ic - current_ic - 1;
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	79ba      	ldrb	r2, [r7, #6]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	3b01      	subs	r3, #1
 8004b3e:	75bb      	strb	r3, [r7, #22]
                }
                pec_error = pec_error + parse_cells(current_ic, cell_reg, cell_data,
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	b2d8      	uxtb	r0, r3
                                                    &ic[c_ic].cells.c_codes[0],
 8004b44:	7dba      	ldrb	r2, [r7, #22]
 8004b46:	4613      	mov	r3, r2
 8004b48:	019b      	lsls	r3, r3, #6
 8004b4a:	4413      	add	r3, r2
 8004b4c:	009b      	lsls	r3, r3, #2
 8004b4e:	461a      	mov	r2, r3
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	4413      	add	r3, r2
                pec_error = pec_error + parse_cells(current_ic, cell_reg, cell_data,
 8004b54:	f103 041e 	add.w	r4, r3, #30
                                                    &ic[c_ic].cells.pec_match[0]);;
 8004b58:	7dba      	ldrb	r2, [r7, #22]
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	019b      	lsls	r3, r3, #6
 8004b5e:	4413      	add	r3, r2
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	461a      	mov	r2, r3
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	4413      	add	r3, r2
                pec_error = pec_error + parse_cells(current_ic, cell_reg, cell_data,
 8004b68:	3342      	adds	r3, #66	@ 0x42
 8004b6a:	7d79      	ldrb	r1, [r7, #21]
 8004b6c:	9300      	str	r3, [sp, #0]
 8004b6e:	4623      	mov	r3, r4
 8004b70:	68fa      	ldr	r2, [r7, #12]
 8004b72:	f000 f8c5 	bl	8004d00 <parse_cells>
 8004b76:	4603      	mov	r3, r0
 8004b78:	b2da      	uxtb	r2, r3
 8004b7a:	7dfb      	ldrb	r3, [r7, #23]
 8004b7c:	4413      	add	r3, r2
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	75fb      	strb	r3, [r7, #23]
            for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	3301      	adds	r3, #1
 8004b86:	613b      	str	r3, [r7, #16]
 8004b88:	79bb      	ldrb	r3, [r7, #6]
 8004b8a:	693a      	ldr	r2, [r7, #16]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	dbc8      	blt.n	8004b22 <LTC681x_rdcv+0x44>
        for (cell_reg = 1; cell_reg < ic[0].ic_reg.num_cv_reg + 1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 8004b90:	7d7b      	ldrb	r3, [r7, #21]
 8004b92:	3301      	adds	r3, #1
 8004b94:	757b      	strb	r3, [r7, #21]
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8004b9c:	7d7a      	ldrb	r2, [r7, #21]
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d9b6      	bls.n	8004b10 <LTC681x_rdcv+0x32>
 8004ba2:	e044      	b.n	8004c2e <LTC681x_rdcv+0x150>
        }
    }

    else
    {
        LTC681x_rdcv_reg(reg, total_ic, cell_data);
 8004ba4:	79b9      	ldrb	r1, [r7, #6]
 8004ba6:	79fb      	ldrb	r3, [r7, #7]
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	4618      	mov	r0, r3
 8004bac:	f000 f84d 	bl	8004c4a <LTC681x_rdcv_reg>

        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	613b      	str	r3, [r7, #16]
 8004bb4:	e037      	b.n	8004c26 <LTC681x_rdcv+0x148>
        {
            if (ic->isospi_reverse == false)
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d102      	bne.n	8004bc6 <LTC681x_rdcv+0xe8>
            {
                c_ic = current_ic;
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	75bb      	strb	r3, [r7, #22]
 8004bc4:	e006      	b.n	8004bd4 <LTC681x_rdcv+0xf6>
            }
            else
            {
                c_ic = total_ic - current_ic - 1;
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	79ba      	ldrb	r2, [r7, #6]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	3b01      	subs	r3, #1
 8004bd2:	75bb      	strb	r3, [r7, #22]
            }
            pec_error = pec_error
                    + parse_cells(current_ic, reg, &cell_data[8 * c_ic],
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	b2d8      	uxtb	r0, r3
 8004bd8:	7dbb      	ldrb	r3, [r7, #22]
 8004bda:	00db      	lsls	r3, r3, #3
 8004bdc:	461a      	mov	r2, r3
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	189c      	adds	r4, r3, r2
                                  &ic[c_ic].cells.c_codes[0],
 8004be2:	7dba      	ldrb	r2, [r7, #22]
 8004be4:	4613      	mov	r3, r2
 8004be6:	019b      	lsls	r3, r3, #6
 8004be8:	4413      	add	r3, r2
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	461a      	mov	r2, r3
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	4413      	add	r3, r2
                    + parse_cells(current_ic, reg, &cell_data[8 * c_ic],
 8004bf2:	f103 051e 	add.w	r5, r3, #30
                                  &ic[c_ic].cells.pec_match[0]);;
 8004bf6:	7dba      	ldrb	r2, [r7, #22]
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	019b      	lsls	r3, r3, #6
 8004bfc:	4413      	add	r3, r2
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	461a      	mov	r2, r3
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	4413      	add	r3, r2
                    + parse_cells(current_ic, reg, &cell_data[8 * c_ic],
 8004c06:	3342      	adds	r3, #66	@ 0x42
 8004c08:	79f9      	ldrb	r1, [r7, #7]
 8004c0a:	9300      	str	r3, [sp, #0]
 8004c0c:	462b      	mov	r3, r5
 8004c0e:	4622      	mov	r2, r4
 8004c10:	f000 f876 	bl	8004d00 <parse_cells>
 8004c14:	4603      	mov	r3, r0
 8004c16:	b2da      	uxtb	r2, r3
 8004c18:	7dfb      	ldrb	r3, [r7, #23]
 8004c1a:	4413      	add	r3, r2
 8004c1c:	b2db      	uxtb	r3, r3
            pec_error = pec_error
 8004c1e:	75fb      	strb	r3, [r7, #23]
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	3301      	adds	r3, #1
 8004c24:	613b      	str	r3, [r7, #16]
 8004c26:	79bb      	ldrb	r3, [r7, #6]
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	dbc3      	blt.n	8004bb6 <LTC681x_rdcv+0xd8>
        }
    }
    LTC681x_check_pec(total_ic, CELL, ic);
 8004c2e:	79bb      	ldrb	r3, [r7, #6]
 8004c30:	683a      	ldr	r2, [r7, #0]
 8004c32:	2101      	movs	r1, #1
 8004c34:	4618      	mov	r0, r3
 8004c36:	f000 f917 	bl	8004e68 <LTC681x_check_pec>
    free(cell_data);
 8004c3a:	68f8      	ldr	r0, [r7, #12]
 8004c3c:	f007 fe54 	bl	800c8e8 <free>

    return (pec_error);
 8004c40:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3718      	adds	r7, #24
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bdb0      	pop	{r4, r5, r7, pc}

08004c4a <LTC681x_rdcv_reg>:
/* Writes the command and reads the raw cell voltage register data */
void LTC681x_rdcv_reg(uint8_t reg, //Determines which cell voltage register is read back
        uint8_t total_ic, //the number of ICs in the
        uint8_t *data //An array of the unparsed cell codes
        )
{
 8004c4a:	b580      	push	{r7, lr}
 8004c4c:	b084      	sub	sp, #16
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	4603      	mov	r3, r0
 8004c52:	603a      	str	r2, [r7, #0]
 8004c54:	71fb      	strb	r3, [r7, #7]
 8004c56:	460b      	mov	r3, r1
 8004c58:	71bb      	strb	r3, [r7, #6]
    const uint8_t REG_LEN = 8; //Number of bytes in each ICs register + 2 bytes for the PEC
 8004c5a:	2308      	movs	r3, #8
 8004c5c:	73fb      	strb	r3, [r7, #15]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    if (reg == 1)     //1: RDCVA
 8004c5e:	79fb      	ldrb	r3, [r7, #7]
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d104      	bne.n	8004c6e <LTC681x_rdcv_reg+0x24>
    {
        cmd[1] = 0x04;
 8004c64:	2304      	movs	r3, #4
 8004c66:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	723b      	strb	r3, [r7, #8]
 8004c6c:	e026      	b.n	8004cbc <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 2) //2: RDCVB
 8004c6e:	79fb      	ldrb	r3, [r7, #7]
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d104      	bne.n	8004c7e <LTC681x_rdcv_reg+0x34>
    {
        cmd[1] = 0x06;
 8004c74:	2306      	movs	r3, #6
 8004c76:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	723b      	strb	r3, [r7, #8]
 8004c7c:	e01e      	b.n	8004cbc <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 3) //3: RDCVC
 8004c7e:	79fb      	ldrb	r3, [r7, #7]
 8004c80:	2b03      	cmp	r3, #3
 8004c82:	d104      	bne.n	8004c8e <LTC681x_rdcv_reg+0x44>
    {
        cmd[1] = 0x08;
 8004c84:	2308      	movs	r3, #8
 8004c86:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	723b      	strb	r3, [r7, #8]
 8004c8c:	e016      	b.n	8004cbc <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 4) //4: RDCVD
 8004c8e:	79fb      	ldrb	r3, [r7, #7]
 8004c90:	2b04      	cmp	r3, #4
 8004c92:	d104      	bne.n	8004c9e <LTC681x_rdcv_reg+0x54>
    {
        cmd[1] = 0x0A;
 8004c94:	230a      	movs	r3, #10
 8004c96:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	723b      	strb	r3, [r7, #8]
 8004c9c:	e00e      	b.n	8004cbc <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 5) //4: RDCVE
 8004c9e:	79fb      	ldrb	r3, [r7, #7]
 8004ca0:	2b05      	cmp	r3, #5
 8004ca2:	d104      	bne.n	8004cae <LTC681x_rdcv_reg+0x64>
    {
        cmd[1] = 0x09;
 8004ca4:	2309      	movs	r3, #9
 8004ca6:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	723b      	strb	r3, [r7, #8]
 8004cac:	e006      	b.n	8004cbc <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 6) //4: RDCVF
 8004cae:	79fb      	ldrb	r3, [r7, #7]
 8004cb0:	2b06      	cmp	r3, #6
 8004cb2:	d103      	bne.n	8004cbc <LTC681x_rdcv_reg+0x72>
    {
        cmd[1] = 0x0B;
 8004cb4:	230b      	movs	r3, #11
 8004cb6:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	723b      	strb	r3, [r7, #8]
    }

    cmd_pec = pec15_calc(2, cmd);
 8004cbc:	f107 0308 	add.w	r3, r7, #8
 8004cc0:	4619      	mov	r1, r3
 8004cc2:	2002      	movs	r0, #2
 8004cc4:	f7ff fe30 	bl	8004928 <pec15_calc>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	81bb      	strh	r3, [r7, #12]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 8004ccc:	89bb      	ldrh	r3, [r7, #12]
 8004cce:	0a1b      	lsrs	r3, r3, #8
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	72bb      	strb	r3, [r7, #10]
    cmd[3] = (uint8_t) (cmd_pec);
 8004cd6:	89bb      	ldrh	r3, [r7, #12]
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	72fb      	strb	r3, [r7, #11]

    cs_low();
 8004cdc:	f000 fdf0 	bl	80058c0 <cs_low>
    spi_write_read(cmd, 4, data, (REG_LEN * total_ic));
 8004ce0:	7bfb      	ldrb	r3, [r7, #15]
 8004ce2:	79ba      	ldrb	r2, [r7, #6]
 8004ce4:	fb02 f303 	mul.w	r3, r2, r3
 8004ce8:	f107 0008 	add.w	r0, r7, #8
 8004cec:	683a      	ldr	r2, [r7, #0]
 8004cee:	2104      	movs	r1, #4
 8004cf0:	f000 fe4e 	bl	8005990 <spi_write_read>
    cs_high();
 8004cf4:	f000 fdf8 	bl	80058e8 <cs_high>
}
 8004cf8:	bf00      	nop
 8004cfa:	3710      	adds	r7, #16
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <parse_cells>:
        uint8_t cell_reg,  // Type of register
        uint8_t cell_data[], // Unparsed data
        uint16_t *cell_codes, // Parsed data
        uint8_t *ic_pec // PEC error
        )
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b088      	sub	sp, #32
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60ba      	str	r2, [r7, #8]
 8004d08:	607b      	str	r3, [r7, #4]
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	73fb      	strb	r3, [r7, #15]
 8004d0e:	460b      	mov	r3, r1
 8004d10:	73bb      	strb	r3, [r7, #14]
    const uint8_t BYT_IN_REG = 6;
 8004d12:	2306      	movs	r3, #6
 8004d14:	773b      	strb	r3, [r7, #28]
    const uint8_t CELL_IN_REG = 3;
 8004d16:	2303      	movs	r3, #3
 8004d18:	76fb      	strb	r3, [r7, #27]
    int8_t pec_error = 0;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	77fb      	strb	r3, [r7, #31]
    uint16_t parsed_cell;
    uint16_t received_pec;
    uint16_t data_pec;
    uint8_t data_counter = current_ic * NUM_RX_BYT; //data counter
 8004d1e:	7bfb      	ldrb	r3, [r7, #15]
 8004d20:	00db      	lsls	r3, r3, #3
 8004d22:	77bb      	strb	r3, [r7, #30]
    uint8_t current_cell;

    for (current_cell = 0; current_cell < CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 8004d24:	2300      	movs	r3, #0
 8004d26:	777b      	strb	r3, [r7, #29]
 8004d28:	e01f      	b.n	8004d6a <parse_cells+0x6a>
    {                      // loops once for each of the 3 codes in the register

        parsed_cell = cell_data[data_counter]
 8004d2a:	7fbb      	ldrb	r3, [r7, #30]
 8004d2c:	68ba      	ldr	r2, [r7, #8]
 8004d2e:	4413      	add	r3, r2
 8004d30:	781b      	ldrb	r3, [r3, #0]
 8004d32:	4619      	mov	r1, r3
                + (cell_data[data_counter + 1] << 8); //Each code is received as two bytes and is combined to
 8004d34:	7fbb      	ldrb	r3, [r7, #30]
 8004d36:	3301      	adds	r3, #1
 8004d38:	68ba      	ldr	r2, [r7, #8]
 8004d3a:	4413      	add	r3, r2
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	021b      	lsls	r3, r3, #8
 8004d40:	b29b      	uxth	r3, r3
        parsed_cell = cell_data[data_counter]
 8004d42:	440b      	add	r3, r1
 8004d44:	82bb      	strh	r3, [r7, #20]
                                                      // create the parsed code
        cell_codes[current_cell + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 8004d46:	7f7a      	ldrb	r2, [r7, #29]
 8004d48:	7bbb      	ldrb	r3, [r7, #14]
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	7ef9      	ldrb	r1, [r7, #27]
 8004d4e:	fb01 f303 	mul.w	r3, r1, r3
 8004d52:	4413      	add	r3, r2
 8004d54:	005b      	lsls	r3, r3, #1
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	4413      	add	r3, r2
 8004d5a:	8aba      	ldrh	r2, [r7, #20]
 8004d5c:	801a      	strh	r2, [r3, #0]

        data_counter = data_counter + 2; //Because the codes are two bytes, the data counter
 8004d5e:	7fbb      	ldrb	r3, [r7, #30]
 8004d60:	3302      	adds	r3, #2
 8004d62:	77bb      	strb	r3, [r7, #30]
    for (current_cell = 0; current_cell < CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 8004d64:	7f7b      	ldrb	r3, [r7, #29]
 8004d66:	3301      	adds	r3, #1
 8004d68:	777b      	strb	r3, [r7, #29]
 8004d6a:	7f7a      	ldrb	r2, [r7, #29]
 8004d6c:	7efb      	ldrb	r3, [r7, #27]
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d3db      	bcc.n	8004d2a <parse_cells+0x2a>
                                         //must increment by two for each parsed code
    }

    received_pec = (cell_data[data_counter] << 8) | cell_data[data_counter + 1]; //The received PEC for the current_ic is transmitted as the 7th and 8th
 8004d72:	7fbb      	ldrb	r3, [r7, #30]
 8004d74:	68ba      	ldr	r2, [r7, #8]
 8004d76:	4413      	add	r3, r2
 8004d78:	781b      	ldrb	r3, [r3, #0]
 8004d7a:	b21b      	sxth	r3, r3
 8004d7c:	021b      	lsls	r3, r3, #8
 8004d7e:	b21a      	sxth	r2, r3
 8004d80:	7fbb      	ldrb	r3, [r7, #30]
 8004d82:	3301      	adds	r3, #1
 8004d84:	68b9      	ldr	r1, [r7, #8]
 8004d86:	440b      	add	r3, r1
 8004d88:	781b      	ldrb	r3, [r3, #0]
 8004d8a:	b21b      	sxth	r3, r3
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	b21b      	sxth	r3, r3
 8004d90:	833b      	strh	r3, [r7, #24]
                                                                                 //after the 6 cell voltage data bytes
    data_pec = pec15_calc(BYT_IN_REG, &cell_data[(current_ic) * NUM_RX_BYT]);
 8004d92:	7bfb      	ldrb	r3, [r7, #15]
 8004d94:	00db      	lsls	r3, r3, #3
 8004d96:	461a      	mov	r2, r3
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	441a      	add	r2, r3
 8004d9c:	7f3b      	ldrb	r3, [r7, #28]
 8004d9e:	4611      	mov	r1, r2
 8004da0:	4618      	mov	r0, r3
 8004da2:	f7ff fdc1 	bl	8004928 <pec15_calc>
 8004da6:	4603      	mov	r3, r0
 8004da8:	82fb      	strh	r3, [r7, #22]

    if (received_pec != data_pec)
 8004daa:	8b3a      	ldrh	r2, [r7, #24]
 8004dac:	8afb      	ldrh	r3, [r7, #22]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d008      	beq.n	8004dc4 <parse_cells+0xc4>
    {
        pec_error = 1; //The pec_error variable is simply set negative if any PEC errors
 8004db2:	2301      	movs	r3, #1
 8004db4:	77fb      	strb	r3, [r7, #31]
        ic_pec[cell_reg - 1] = 1;
 8004db6:	7bbb      	ldrb	r3, [r7, #14]
 8004db8:	3b01      	subs	r3, #1
 8004dba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004dbc:	4413      	add	r3, r2
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	701a      	strb	r2, [r3, #0]
 8004dc2:	e005      	b.n	8004dd0 <parse_cells+0xd0>
    }
    else
    {
        ic_pec[cell_reg - 1] = 0;
 8004dc4:	7bbb      	ldrb	r3, [r7, #14]
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004dca:	4413      	add	r3, r2
 8004dcc:	2200      	movs	r2, #0
 8004dce:	701a      	strb	r2, [r3, #0]
    }
    data_counter = data_counter + 2;
 8004dd0:	7fbb      	ldrb	r3, [r7, #30]
 8004dd2:	3302      	adds	r3, #2
 8004dd4:	77bb      	strb	r3, [r7, #30]

    return (pec_error);
 8004dd6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3720      	adds	r7, #32
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
	...

08004de4 <LTC681x_pollAdc>:
    return (adc_state);
}

/* This function will block operation until the ADC has finished it's conversion */
uint32_t LTC681x_pollAdc()
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b084      	sub	sp, #16
 8004de8:	af00      	add	r7, sp, #0
    uint32_t counter = 0;
 8004dea:	2300      	movs	r3, #0
 8004dec:	60fb      	str	r3, [r7, #12]
    uint8_t finished = 0;
 8004dee:	2300      	movs	r3, #0
 8004df0:	72fb      	strb	r3, [r7, #11]
    uint8_t current_time = 0;
 8004df2:	2300      	movs	r3, #0
 8004df4:	72bb      	strb	r3, [r7, #10]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    cmd[0] = 0x07;
 8004df6:	2307      	movs	r3, #7
 8004df8:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0x14;
 8004dfa:	2314      	movs	r3, #20
 8004dfc:	717b      	strb	r3, [r7, #5]
    cmd_pec = pec15_calc(2, cmd);
 8004dfe:	1d3b      	adds	r3, r7, #4
 8004e00:	4619      	mov	r1, r3
 8004e02:	2002      	movs	r0, #2
 8004e04:	f7ff fd90 	bl	8004928 <pec15_calc>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	813b      	strh	r3, [r7, #8]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 8004e0c:	893b      	ldrh	r3, [r7, #8]
 8004e0e:	0a1b      	lsrs	r3, r3, #8
 8004e10:	b29b      	uxth	r3, r3
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	71bb      	strb	r3, [r7, #6]
    cmd[3] = (uint8_t) (cmd_pec);
 8004e16:	893b      	ldrh	r3, [r7, #8]
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	71fb      	strb	r3, [r7, #7]

    cs_low();
 8004e1c:	f000 fd50 	bl	80058c0 <cs_low>
    spi_write_array(4, cmd);
 8004e20:	1d3b      	adds	r3, r7, #4
 8004e22:	4619      	mov	r1, r3
 8004e24:	2004      	movs	r0, #4
 8004e26:	f000 fd8f 	bl	8005948 <spi_write_array>
    while ((counter < 400000) && (finished == 0))
 8004e2a:	e00d      	b.n	8004e48 <LTC681x_pollAdc+0x64>
    {
        current_time = spi_read_byte(0xFF);
 8004e2c:	20ff      	movs	r0, #255	@ 0xff
 8004e2e:	f000 fdeb 	bl	8005a08 <spi_read_byte>
 8004e32:	4603      	mov	r3, r0
 8004e34:	72bb      	strb	r3, [r7, #10]
        if (current_time > 0)
 8004e36:	7abb      	ldrb	r3, [r7, #10]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d002      	beq.n	8004e42 <LTC681x_pollAdc+0x5e>
        {
            finished = 1;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	72fb      	strb	r3, [r7, #11]
 8004e40:	e002      	b.n	8004e48 <LTC681x_pollAdc+0x64>

        }
        else
        {
            counter = counter + 10;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	330a      	adds	r3, #10
 8004e46:	60fb      	str	r3, [r7, #12]
    while ((counter < 400000) && (finished == 0))
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	4a06      	ldr	r2, [pc, #24]	@ (8004e64 <LTC681x_pollAdc+0x80>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d802      	bhi.n	8004e56 <LTC681x_pollAdc+0x72>
 8004e50:	7afb      	ldrb	r3, [r7, #11]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d0ea      	beq.n	8004e2c <LTC681x_pollAdc+0x48>
        }
    }
    cs_high();
 8004e56:	f000 fd47 	bl	80058e8 <cs_high>

    return ((uint32_t)current_time);
 8004e5a:	7abb      	ldrb	r3, [r7, #10]
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3710      	adds	r7, #16
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	00061a7f 	.word	0x00061a7f

08004e68 <LTC681x_check_pec>:
/* Helper function that increments PEC counters */
void LTC681x_check_pec(uint8_t total_ic, //Number of ICs in the system
        uint8_t reg, //Type of Register
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b085      	sub	sp, #20
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	4603      	mov	r3, r0
 8004e70:	603a      	str	r2, [r7, #0]
 8004e72:	71fb      	strb	r3, [r7, #7]
 8004e74:	460b      	mov	r3, r1
 8004e76:	71bb      	strb	r3, [r7, #6]
    int current_ic;
    int i;
    switch (reg)
 8004e78:	79bb      	ldrb	r3, [r7, #6]
 8004e7a:	2b04      	cmp	r3, #4
 8004e7c:	f200 81d3 	bhi.w	8005226 <LTC681x_check_pec+0x3be>
 8004e80:	a201      	add	r2, pc, #4	@ (adr r2, 8004e88 <LTC681x_check_pec+0x20>)
 8004e82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e86:	bf00      	nop
 8004e88:	08004e9d 	.word	0x08004e9d
 8004e8c:	08004fc9 	.word	0x08004fc9
 8004e90:	08005093 	.word	0x08005093
 8004e94:	0800515d 	.word	0x0800515d
 8004e98:	08004f33 	.word	0x08004f33
    {
    case CFGR:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	60fb      	str	r3, [r7, #12]
 8004ea0:	e042      	b.n	8004f28 <LTC681x_check_pec+0xc0>
        {
            ic[current_ic].crc_count.pec_count =
                    ic[current_ic].crc_count.pec_count
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	019b      	lsls	r3, r3, #6
 8004ea8:	4413      	add	r3, r2
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	461a      	mov	r2, r3
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                            + ic[current_ic].config.rx_pec_match;
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	019b      	lsls	r3, r3, #6
 8004ebc:	4413      	add	r3, r2
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	4413      	add	r3, r2
 8004ec6:	7b9b      	ldrb	r3, [r3, #14]
 8004ec8:	4618      	mov	r0, r3
            ic[current_ic].crc_count.pec_count =
 8004eca:	68fa      	ldr	r2, [r7, #12]
 8004ecc:	4613      	mov	r3, r2
 8004ece:	019b      	lsls	r3, r3, #6
 8004ed0:	4413      	add	r3, r2
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	461a      	mov	r2, r3
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	4413      	add	r3, r2
                            + ic[current_ic].config.rx_pec_match;
 8004eda:	180a      	adds	r2, r1, r0
 8004edc:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.pec_count =
 8004ede:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
            ic[current_ic].crc_count.cfgr_pec =
                    ic[current_ic].crc_count.cfgr_pec
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	019b      	lsls	r3, r3, #6
 8004ee8:	4413      	add	r3, r2
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	461a      	mov	r2, r3
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	4413      	add	r3, r2
 8004ef2:	f8b3 10c8 	ldrh.w	r1, [r3, #200]	@ 0xc8
                            + ic[current_ic].config.rx_pec_match;
 8004ef6:	68fa      	ldr	r2, [r7, #12]
 8004ef8:	4613      	mov	r3, r2
 8004efa:	019b      	lsls	r3, r3, #6
 8004efc:	4413      	add	r3, r2
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	461a      	mov	r2, r3
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	4413      	add	r3, r2
 8004f06:	7b9b      	ldrb	r3, [r3, #14]
 8004f08:	4618      	mov	r0, r3
            ic[current_ic].crc_count.cfgr_pec =
 8004f0a:	68fa      	ldr	r2, [r7, #12]
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	019b      	lsls	r3, r3, #6
 8004f10:	4413      	add	r3, r2
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	461a      	mov	r2, r3
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	4413      	add	r3, r2
                            + ic[current_ic].config.rx_pec_match;
 8004f1a:	180a      	adds	r2, r1, r0
 8004f1c:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.cfgr_pec =
 8004f1e:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	3301      	adds	r3, #1
 8004f26:	60fb      	str	r3, [r7, #12]
 8004f28:	79fb      	ldrb	r3, [r7, #7]
 8004f2a:	68fa      	ldr	r2, [r7, #12]
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	dbb8      	blt.n	8004ea2 <LTC681x_check_pec+0x3a>
        }
        break;
 8004f30:	e17a      	b.n	8005228 <LTC681x_check_pec+0x3c0>

    case CFGRB:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004f32:	2300      	movs	r3, #0
 8004f34:	60fb      	str	r3, [r7, #12]
 8004f36:	e042      	b.n	8004fbe <LTC681x_check_pec+0x156>
        {
            ic[current_ic].crc_count.pec_count =
                    ic[current_ic].crc_count.pec_count
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	4613      	mov	r3, r2
 8004f3c:	019b      	lsls	r3, r3, #6
 8004f3e:	4413      	add	r3, r2
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	461a      	mov	r2, r3
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	4413      	add	r3, r2
 8004f48:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                            + ic[current_ic].configb.rx_pec_match;
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	4613      	mov	r3, r2
 8004f50:	019b      	lsls	r3, r3, #6
 8004f52:	4413      	add	r3, r2
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	461a      	mov	r2, r3
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	4413      	add	r3, r2
 8004f5c:	7f5b      	ldrb	r3, [r3, #29]
 8004f5e:	4618      	mov	r0, r3
            ic[current_ic].crc_count.pec_count =
 8004f60:	68fa      	ldr	r2, [r7, #12]
 8004f62:	4613      	mov	r3, r2
 8004f64:	019b      	lsls	r3, r3, #6
 8004f66:	4413      	add	r3, r2
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	4413      	add	r3, r2
                            + ic[current_ic].configb.rx_pec_match;
 8004f70:	180a      	adds	r2, r1, r0
 8004f72:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.pec_count =
 8004f74:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
            ic[current_ic].crc_count.cfgr_pec =
                    ic[current_ic].crc_count.cfgr_pec
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	4613      	mov	r3, r2
 8004f7c:	019b      	lsls	r3, r3, #6
 8004f7e:	4413      	add	r3, r2
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	461a      	mov	r2, r3
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	4413      	add	r3, r2
 8004f88:	f8b3 10c8 	ldrh.w	r1, [r3, #200]	@ 0xc8
                            + ic[current_ic].configb.rx_pec_match;
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	4613      	mov	r3, r2
 8004f90:	019b      	lsls	r3, r3, #6
 8004f92:	4413      	add	r3, r2
 8004f94:	009b      	lsls	r3, r3, #2
 8004f96:	461a      	mov	r2, r3
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	4413      	add	r3, r2
 8004f9c:	7f5b      	ldrb	r3, [r3, #29]
 8004f9e:	4618      	mov	r0, r3
            ic[current_ic].crc_count.cfgr_pec =
 8004fa0:	68fa      	ldr	r2, [r7, #12]
 8004fa2:	4613      	mov	r3, r2
 8004fa4:	019b      	lsls	r3, r3, #6
 8004fa6:	4413      	add	r3, r2
 8004fa8:	009b      	lsls	r3, r3, #2
 8004faa:	461a      	mov	r2, r3
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	4413      	add	r3, r2
                            + ic[current_ic].configb.rx_pec_match;
 8004fb0:	180a      	adds	r2, r1, r0
 8004fb2:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.cfgr_pec =
 8004fb4:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	3301      	adds	r3, #1
 8004fbc:	60fb      	str	r3, [r7, #12]
 8004fbe:	79fb      	ldrb	r3, [r7, #7]
 8004fc0:	68fa      	ldr	r2, [r7, #12]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	dbb8      	blt.n	8004f38 <LTC681x_check_pec+0xd0>
        }
        break;
 8004fc6:	e12f      	b.n	8005228 <LTC681x_check_pec+0x3c0>
    case CELL:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004fc8:	2300      	movs	r3, #0
 8004fca:	60fb      	str	r3, [r7, #12]
 8004fcc:	e05c      	b.n	8005088 <LTC681x_check_pec+0x220>
        {
            for (i = 0; i < ic[0].ic_reg.num_cv_reg; i++)
 8004fce:	2300      	movs	r3, #0
 8004fd0:	60bb      	str	r3, [r7, #8]
 8004fd2:	e04f      	b.n	8005074 <LTC681x_check_pec+0x20c>
            {
                ic[current_ic].crc_count.pec_count =
                        ic[current_ic].crc_count.pec_count
 8004fd4:	68fa      	ldr	r2, [r7, #12]
 8004fd6:	4613      	mov	r3, r2
 8004fd8:	019b      	lsls	r3, r3, #6
 8004fda:	4413      	add	r3, r2
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	461a      	mov	r2, r3
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	4413      	add	r3, r2
 8004fe4:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                                + ic[current_ic].cells.pec_match[i];
 8004fe8:	68fa      	ldr	r2, [r7, #12]
 8004fea:	4613      	mov	r3, r2
 8004fec:	019b      	lsls	r3, r3, #6
 8004fee:	4413      	add	r3, r2
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	441a      	add	r2, r3
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	4413      	add	r3, r2
 8004ffc:	3342      	adds	r3, #66	@ 0x42
 8004ffe:	781b      	ldrb	r3, [r3, #0]
 8005000:	4618      	mov	r0, r3
                ic[current_ic].crc_count.pec_count =
 8005002:	68fa      	ldr	r2, [r7, #12]
 8005004:	4613      	mov	r3, r2
 8005006:	019b      	lsls	r3, r3, #6
 8005008:	4413      	add	r3, r2
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	461a      	mov	r2, r3
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	4413      	add	r3, r2
                                + ic[current_ic].cells.pec_match[i];
 8005012:	180a      	adds	r2, r1, r0
 8005014:	b292      	uxth	r2, r2
                ic[current_ic].crc_count.pec_count =
 8005016:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
                ic[current_ic].crc_count.cell_pec[i] =
                        ic[current_ic].crc_count.cell_pec[i]
 800501a:	68fa      	ldr	r2, [r7, #12]
 800501c:	4613      	mov	r3, r2
 800501e:	019b      	lsls	r3, r3, #6
 8005020:	4413      	add	r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	461a      	mov	r2, r3
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	441a      	add	r2, r3
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	3360      	adds	r3, #96	@ 0x60
 800502e:	005b      	lsls	r3, r3, #1
 8005030:	4413      	add	r3, r2
 8005032:	8959      	ldrh	r1, [r3, #10]
                                + ic[current_ic].cells.pec_match[i];
 8005034:	68fa      	ldr	r2, [r7, #12]
 8005036:	4613      	mov	r3, r2
 8005038:	019b      	lsls	r3, r3, #6
 800503a:	4413      	add	r3, r2
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	461a      	mov	r2, r3
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	441a      	add	r2, r3
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	4413      	add	r3, r2
 8005048:	3342      	adds	r3, #66	@ 0x42
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	4618      	mov	r0, r3
                ic[current_ic].crc_count.cell_pec[i] =
 800504e:	68fa      	ldr	r2, [r7, #12]
 8005050:	4613      	mov	r3, r2
 8005052:	019b      	lsls	r3, r3, #6
 8005054:	4413      	add	r3, r2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	461a      	mov	r2, r3
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	441a      	add	r2, r3
                                + ic[current_ic].cells.pec_match[i];
 800505e:	180b      	adds	r3, r1, r0
 8005060:	b299      	uxth	r1, r3
                ic[current_ic].crc_count.cell_pec[i] =
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	3360      	adds	r3, #96	@ 0x60
 8005066:	005b      	lsls	r3, r3, #1
 8005068:	4413      	add	r3, r2
 800506a:	460a      	mov	r2, r1
 800506c:	815a      	strh	r2, [r3, #10]
            for (i = 0; i < ic[0].ic_reg.num_cv_reg; i++)
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	3301      	adds	r3, #1
 8005072:	60bb      	str	r3, [r7, #8]
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 800507a:	461a      	mov	r2, r3
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	4293      	cmp	r3, r2
 8005080:	dba8      	blt.n	8004fd4 <LTC681x_check_pec+0x16c>
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	3301      	adds	r3, #1
 8005086:	60fb      	str	r3, [r7, #12]
 8005088:	79fb      	ldrb	r3, [r7, #7]
 800508a:	68fa      	ldr	r2, [r7, #12]
 800508c:	429a      	cmp	r2, r3
 800508e:	db9e      	blt.n	8004fce <LTC681x_check_pec+0x166>
            }
        }
        break;
 8005090:	e0ca      	b.n	8005228 <LTC681x_check_pec+0x3c0>
    case AUX:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8005092:	2300      	movs	r3, #0
 8005094:	60fb      	str	r3, [r7, #12]
 8005096:	e05c      	b.n	8005152 <LTC681x_check_pec+0x2ea>
        {
            for (i = 0; i < ic[0].ic_reg.num_gpio_reg; i++)
 8005098:	2300      	movs	r3, #0
 800509a:	60bb      	str	r3, [r7, #8]
 800509c:	e04f      	b.n	800513e <LTC681x_check_pec+0x2d6>
            {
                ic[current_ic].crc_count.pec_count =
                        ic[current_ic].crc_count.pec_count
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	4613      	mov	r3, r2
 80050a2:	019b      	lsls	r3, r3, #6
 80050a4:	4413      	add	r3, r2
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	461a      	mov	r2, r3
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	4413      	add	r3, r2
 80050ae:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                                + (ic[current_ic].aux.pec_match[i]);
 80050b2:	68fa      	ldr	r2, [r7, #12]
 80050b4:	4613      	mov	r3, r2
 80050b6:	019b      	lsls	r3, r3, #6
 80050b8:	4413      	add	r3, r2
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	461a      	mov	r2, r3
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	441a      	add	r2, r3
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	4413      	add	r3, r2
 80050c6:	3360      	adds	r3, #96	@ 0x60
 80050c8:	781b      	ldrb	r3, [r3, #0]
 80050ca:	4618      	mov	r0, r3
                ic[current_ic].crc_count.pec_count =
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	4613      	mov	r3, r2
 80050d0:	019b      	lsls	r3, r3, #6
 80050d2:	4413      	add	r3, r2
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	461a      	mov	r2, r3
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	4413      	add	r3, r2
                                + (ic[current_ic].aux.pec_match[i]);
 80050dc:	180a      	adds	r2, r1, r0
 80050de:	b292      	uxth	r2, r2
                ic[current_ic].crc_count.pec_count =
 80050e0:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
                ic[current_ic].crc_count.aux_pec[i] =
                        ic[current_ic].crc_count.aux_pec[i]
 80050e4:	68fa      	ldr	r2, [r7, #12]
 80050e6:	4613      	mov	r3, r2
 80050e8:	019b      	lsls	r3, r3, #6
 80050ea:	4413      	add	r3, r2
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	461a      	mov	r2, r3
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	441a      	add	r2, r3
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	3368      	adds	r3, #104	@ 0x68
 80050f8:	005b      	lsls	r3, r3, #1
 80050fa:	4413      	add	r3, r2
 80050fc:	88d9      	ldrh	r1, [r3, #6]
                                + (ic[current_ic].aux.pec_match[i]);
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	4613      	mov	r3, r2
 8005102:	019b      	lsls	r3, r3, #6
 8005104:	4413      	add	r3, r2
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	461a      	mov	r2, r3
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	441a      	add	r2, r3
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	4413      	add	r3, r2
 8005112:	3360      	adds	r3, #96	@ 0x60
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	4618      	mov	r0, r3
                ic[current_ic].crc_count.aux_pec[i] =
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	4613      	mov	r3, r2
 800511c:	019b      	lsls	r3, r3, #6
 800511e:	4413      	add	r3, r2
 8005120:	009b      	lsls	r3, r3, #2
 8005122:	461a      	mov	r2, r3
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	441a      	add	r2, r3
                                + (ic[current_ic].aux.pec_match[i]);
 8005128:	180b      	adds	r3, r1, r0
 800512a:	b299      	uxth	r1, r3
                ic[current_ic].crc_count.aux_pec[i] =
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	3368      	adds	r3, #104	@ 0x68
 8005130:	005b      	lsls	r3, r3, #1
 8005132:	4413      	add	r3, r2
 8005134:	460a      	mov	r2, r1
 8005136:	80da      	strh	r2, [r3, #6]
            for (i = 0; i < ic[0].ic_reg.num_gpio_reg; i++)
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	3301      	adds	r3, #1
 800513c:	60bb      	str	r3, [r7, #8]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8005144:	461a      	mov	r2, r3
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	4293      	cmp	r3, r2
 800514a:	dba8      	blt.n	800509e <LTC681x_check_pec+0x236>
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	3301      	adds	r3, #1
 8005150:	60fb      	str	r3, [r7, #12]
 8005152:	79fb      	ldrb	r3, [r7, #7]
 8005154:	68fa      	ldr	r2, [r7, #12]
 8005156:	429a      	cmp	r2, r3
 8005158:	db9e      	blt.n	8005098 <LTC681x_check_pec+0x230>
            }
        }

        break;
 800515a:	e065      	b.n	8005228 <LTC681x_check_pec+0x3c0>
    case STAT:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 800515c:	2300      	movs	r3, #0
 800515e:	60fb      	str	r3, [r7, #12]
 8005160:	e05c      	b.n	800521c <LTC681x_check_pec+0x3b4>
        {

            for (i = 0; i < ic[0].ic_reg.num_stat_reg - 1; i++)
 8005162:	2300      	movs	r3, #0
 8005164:	60bb      	str	r3, [r7, #8]
 8005166:	e04f      	b.n	8005208 <LTC681x_check_pec+0x3a0>
            {
                ic[current_ic].crc_count.pec_count =
                        ic[current_ic].crc_count.pec_count
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	4613      	mov	r3, r2
 800516c:	019b      	lsls	r3, r3, #6
 800516e:	4413      	add	r3, r2
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	461a      	mov	r2, r3
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	4413      	add	r3, r2
 8005178:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                                + ic[current_ic].stat.pec_match[i];
 800517c:	68fa      	ldr	r2, [r7, #12]
 800517e:	4613      	mov	r3, r2
 8005180:	019b      	lsls	r3, r3, #6
 8005182:	4413      	add	r3, r2
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	461a      	mov	r2, r3
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	441a      	add	r2, r3
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	4413      	add	r3, r2
 8005190:	3371      	adds	r3, #113	@ 0x71
 8005192:	781b      	ldrb	r3, [r3, #0]
 8005194:	4618      	mov	r0, r3
                ic[current_ic].crc_count.pec_count =
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	4613      	mov	r3, r2
 800519a:	019b      	lsls	r3, r3, #6
 800519c:	4413      	add	r3, r2
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	461a      	mov	r2, r3
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	4413      	add	r3, r2
                                + ic[current_ic].stat.pec_match[i];
 80051a6:	180a      	adds	r2, r1, r0
 80051a8:	b292      	uxth	r2, r2
                ic[current_ic].crc_count.pec_count =
 80051aa:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
                ic[current_ic].crc_count.stat_pec[i] =
                        ic[current_ic].crc_count.stat_pec[i]
 80051ae:	68fa      	ldr	r2, [r7, #12]
 80051b0:	4613      	mov	r3, r2
 80051b2:	019b      	lsls	r3, r3, #6
 80051b4:	4413      	add	r3, r2
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	461a      	mov	r2, r3
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	441a      	add	r2, r3
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	336c      	adds	r3, #108	@ 0x6c
 80051c2:	005b      	lsls	r3, r3, #1
 80051c4:	4413      	add	r3, r2
 80051c6:	88d9      	ldrh	r1, [r3, #6]
                                + ic[current_ic].stat.pec_match[i];
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	4613      	mov	r3, r2
 80051cc:	019b      	lsls	r3, r3, #6
 80051ce:	4413      	add	r3, r2
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	461a      	mov	r2, r3
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	441a      	add	r2, r3
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	4413      	add	r3, r2
 80051dc:	3371      	adds	r3, #113	@ 0x71
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	4618      	mov	r0, r3
                ic[current_ic].crc_count.stat_pec[i] =
 80051e2:	68fa      	ldr	r2, [r7, #12]
 80051e4:	4613      	mov	r3, r2
 80051e6:	019b      	lsls	r3, r3, #6
 80051e8:	4413      	add	r3, r2
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	461a      	mov	r2, r3
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	441a      	add	r2, r3
                                + ic[current_ic].stat.pec_match[i];
 80051f2:	180b      	adds	r3, r1, r0
 80051f4:	b299      	uxth	r1, r3
                ic[current_ic].crc_count.stat_pec[i] =
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	336c      	adds	r3, #108	@ 0x6c
 80051fa:	005b      	lsls	r3, r3, #1
 80051fc:	4413      	add	r3, r2
 80051fe:	460a      	mov	r2, r1
 8005200:	80da      	strh	r2, [r3, #6]
            for (i = 0; i < ic[0].ic_reg.num_stat_reg - 1; i++)
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	3301      	adds	r3, #1
 8005206:	60bb      	str	r3, [r7, #8]
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	f893 30e9 	ldrb.w	r3, [r3, #233]	@ 0xe9
 800520e:	3b01      	subs	r3, #1
 8005210:	68ba      	ldr	r2, [r7, #8]
 8005212:	429a      	cmp	r2, r3
 8005214:	dba8      	blt.n	8005168 <LTC681x_check_pec+0x300>
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	3301      	adds	r3, #1
 800521a:	60fb      	str	r3, [r7, #12]
 800521c:	79fb      	ldrb	r3, [r7, #7]
 800521e:	68fa      	ldr	r2, [r7, #12]
 8005220:	429a      	cmp	r2, r3
 8005222:	db9e      	blt.n	8005162 <LTC681x_check_pec+0x2fa>
            }
        }
        break;
 8005224:	e000      	b.n	8005228 <LTC681x_check_pec+0x3c0>
    default:
        break;
 8005226:	bf00      	nop
    }
}
 8005228:	bf00      	nop
 800522a:	3714      	adds	r7, #20
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr

08005234 <LTC681x_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC681x_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 8005234:	b480      	push	{r7}
 8005236:	b085      	sub	sp, #20
 8005238:	af00      	add	r7, sp, #0
 800523a:	4603      	mov	r3, r0
 800523c:	6039      	str	r1, [r7, #0]
 800523e:	71fb      	strb	r3, [r7, #7]
    int i, current_ic;
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8005240:	2300      	movs	r3, #0
 8005242:	60bb      	str	r3, [r7, #8]
 8005244:	e05d      	b.n	8005302 <LTC681x_reset_crc_count+0xce>
    {
        ic[current_ic].crc_count.pec_count = 0;
 8005246:	68ba      	ldr	r2, [r7, #8]
 8005248:	4613      	mov	r3, r2
 800524a:	019b      	lsls	r3, r3, #6
 800524c:	4413      	add	r3, r2
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	461a      	mov	r2, r3
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	4413      	add	r3, r2
 8005256:	2200      	movs	r2, #0
 8005258:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
        ic[current_ic].crc_count.cfgr_pec = 0;
 800525c:	68ba      	ldr	r2, [r7, #8]
 800525e:	4613      	mov	r3, r2
 8005260:	019b      	lsls	r3, r3, #6
 8005262:	4413      	add	r3, r2
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	461a      	mov	r2, r3
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	4413      	add	r3, r2
 800526c:	2200      	movs	r2, #0
 800526e:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (i = 0; i < 6; i++)
 8005272:	2300      	movs	r3, #0
 8005274:	60fb      	str	r3, [r7, #12]
 8005276:	e010      	b.n	800529a <LTC681x_reset_crc_count+0x66>
        {
            ic[current_ic].crc_count.cell_pec[i] = 0;
 8005278:	68ba      	ldr	r2, [r7, #8]
 800527a:	4613      	mov	r3, r2
 800527c:	019b      	lsls	r3, r3, #6
 800527e:	4413      	add	r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	461a      	mov	r2, r3
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	441a      	add	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	3360      	adds	r3, #96	@ 0x60
 800528c:	005b      	lsls	r3, r3, #1
 800528e:	4413      	add	r3, r2
 8005290:	2200      	movs	r2, #0
 8005292:	815a      	strh	r2, [r3, #10]
        for (i = 0; i < 6; i++)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	3301      	adds	r3, #1
 8005298:	60fb      	str	r3, [r7, #12]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2b05      	cmp	r3, #5
 800529e:	ddeb      	ble.n	8005278 <LTC681x_reset_crc_count+0x44>
        }
        for (i = 0; i < 4; i++)
 80052a0:	2300      	movs	r3, #0
 80052a2:	60fb      	str	r3, [r7, #12]
 80052a4:	e010      	b.n	80052c8 <LTC681x_reset_crc_count+0x94>
        {
            ic[current_ic].crc_count.aux_pec[i] = 0;
 80052a6:	68ba      	ldr	r2, [r7, #8]
 80052a8:	4613      	mov	r3, r2
 80052aa:	019b      	lsls	r3, r3, #6
 80052ac:	4413      	add	r3, r2
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	461a      	mov	r2, r3
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	441a      	add	r2, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	3368      	adds	r3, #104	@ 0x68
 80052ba:	005b      	lsls	r3, r3, #1
 80052bc:	4413      	add	r3, r2
 80052be:	2200      	movs	r2, #0
 80052c0:	80da      	strh	r2, [r3, #6]
        for (i = 0; i < 4; i++)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	3301      	adds	r3, #1
 80052c6:	60fb      	str	r3, [r7, #12]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2b03      	cmp	r3, #3
 80052cc:	ddeb      	ble.n	80052a6 <LTC681x_reset_crc_count+0x72>
        }
        for (i = 0; i < 2; i++)
 80052ce:	2300      	movs	r3, #0
 80052d0:	60fb      	str	r3, [r7, #12]
 80052d2:	e010      	b.n	80052f6 <LTC681x_reset_crc_count+0xc2>
        {
            ic[current_ic].crc_count.stat_pec[i] = 0;
 80052d4:	68ba      	ldr	r2, [r7, #8]
 80052d6:	4613      	mov	r3, r2
 80052d8:	019b      	lsls	r3, r3, #6
 80052da:	4413      	add	r3, r2
 80052dc:	009b      	lsls	r3, r3, #2
 80052de:	461a      	mov	r2, r3
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	441a      	add	r2, r3
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	336c      	adds	r3, #108	@ 0x6c
 80052e8:	005b      	lsls	r3, r3, #1
 80052ea:	4413      	add	r3, r2
 80052ec:	2200      	movs	r2, #0
 80052ee:	80da      	strh	r2, [r3, #6]
        for (i = 0; i < 2; i++)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	3301      	adds	r3, #1
 80052f4:	60fb      	str	r3, [r7, #12]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	ddeb      	ble.n	80052d4 <LTC681x_reset_crc_count+0xa0>
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	3301      	adds	r3, #1
 8005300:	60bb      	str	r3, [r7, #8]
 8005302:	79fb      	ldrb	r3, [r7, #7]
 8005304:	68ba      	ldr	r2, [r7, #8]
 8005306:	429a      	cmp	r2, r3
 8005308:	db9d      	blt.n	8005246 <LTC681x_reset_crc_count+0x12>
        }
    }
}
 800530a:	bf00      	nop
 800530c:	bf00      	nop
 800530e:	3714      	adds	r7, #20
 8005310:	46bd      	mov	sp, r7
 8005312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005316:	4770      	bx	lr

08005318 <LTC681x_init_cfg>:

/* Helper function to initialize CFG variables */
void LTC681x_init_cfg(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 8005318:	b480      	push	{r7}
 800531a:	b085      	sub	sp, #20
 800531c:	af00      	add	r7, sp, #0
 800531e:	4603      	mov	r3, r0
 8005320:	6039      	str	r1, [r7, #0]
 8005322:	71fb      	strb	r3, [r7, #7]
    uint8_t current_ic, j;
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8005324:	2300      	movs	r3, #0
 8005326:	73fb      	strb	r3, [r7, #15]
 8005328:	e021      	b.n	800536e <LTC681x_init_cfg+0x56>
    {
        for (j = 0; j < 6; j++)
 800532a:	2300      	movs	r3, #0
 800532c:	73bb      	strb	r3, [r7, #14]
 800532e:	e00d      	b.n	800534c <LTC681x_init_cfg+0x34>
        {
            ic[current_ic].config.tx_data[j] = 0;
 8005330:	7bfa      	ldrb	r2, [r7, #15]
 8005332:	4613      	mov	r3, r2
 8005334:	019b      	lsls	r3, r3, #6
 8005336:	4413      	add	r3, r2
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	461a      	mov	r2, r3
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	441a      	add	r2, r3
 8005340:	7bbb      	ldrb	r3, [r7, #14]
 8005342:	2100      	movs	r1, #0
 8005344:	54d1      	strb	r1, [r2, r3]
        for (j = 0; j < 6; j++)
 8005346:	7bbb      	ldrb	r3, [r7, #14]
 8005348:	3301      	adds	r3, #1
 800534a:	73bb      	strb	r3, [r7, #14]
 800534c:	7bbb      	ldrb	r3, [r7, #14]
 800534e:	2b05      	cmp	r3, #5
 8005350:	d9ee      	bls.n	8005330 <LTC681x_init_cfg+0x18>
        }
        ic[current_ic].isospi_reverse = 0;
 8005352:	7bfa      	ldrb	r2, [r7, #15]
 8005354:	4613      	mov	r3, r2
 8005356:	019b      	lsls	r3, r3, #6
 8005358:	4413      	add	r3, r2
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	461a      	mov	r2, r3
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	4413      	add	r3, r2
 8005362:	2200      	movs	r2, #0
 8005364:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8005368:	7bfb      	ldrb	r3, [r7, #15]
 800536a:	3301      	adds	r3, #1
 800536c:	73fb      	strb	r3, [r7, #15]
 800536e:	7bfa      	ldrb	r2, [r7, #15]
 8005370:	79fb      	ldrb	r3, [r7, #7]
 8005372:	429a      	cmp	r2, r3
 8005374:	d3d9      	bcc.n	800532a <LTC681x_init_cfg+0x12>
    }
}
 8005376:	bf00      	nop
 8005378:	bf00      	nop
 800537a:	3714      	adds	r7, #20
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <LTC681x_set_cfgr>:
        bool dcc[12], // The DCC bits
        bool dcto[4], // The Dcto bits
        uint16_t uv, // The UV value
        uint16_t ov // The OV value
        )
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6039      	str	r1, [r7, #0]
 800538c:	4611      	mov	r1, r2
 800538e:	461a      	mov	r2, r3
 8005390:	4603      	mov	r3, r0
 8005392:	71fb      	strb	r3, [r7, #7]
 8005394:	460b      	mov	r3, r1
 8005396:	71bb      	strb	r3, [r7, #6]
 8005398:	4613      	mov	r3, r2
 800539a:	717b      	strb	r3, [r7, #5]
    LTC681x_set_cfgr_refon(nIC, ic, refon);
 800539c:	79ba      	ldrb	r2, [r7, #6]
 800539e:	79fb      	ldrb	r3, [r7, #7]
 80053a0:	6839      	ldr	r1, [r7, #0]
 80053a2:	4618      	mov	r0, r3
 80053a4:	f000 f828 	bl	80053f8 <LTC681x_set_cfgr_refon>
    LTC681x_set_cfgr_adcopt(nIC, ic, adcopt);
 80053a8:	797a      	ldrb	r2, [r7, #5]
 80053aa:	79fb      	ldrb	r3, [r7, #7]
 80053ac:	6839      	ldr	r1, [r7, #0]
 80053ae:	4618      	mov	r0, r3
 80053b0:	f000 f85e 	bl	8005470 <LTC681x_set_cfgr_adcopt>
    LTC681x_set_cfgr_gpio(nIC, ic, gpio);
 80053b4:	79fb      	ldrb	r3, [r7, #7]
 80053b6:	693a      	ldr	r2, [r7, #16]
 80053b8:	6839      	ldr	r1, [r7, #0]
 80053ba:	4618      	mov	r0, r3
 80053bc:	f000 f894 	bl	80054e8 <LTC681x_set_cfgr_gpio>
    LTC681x_set_cfgr_dis(nIC, ic, dcc);
 80053c0:	79fb      	ldrb	r3, [r7, #7]
 80053c2:	697a      	ldr	r2, [r7, #20]
 80053c4:	6839      	ldr	r1, [r7, #0]
 80053c6:	4618      	mov	r0, r3
 80053c8:	f000 f8e6 	bl	8005598 <LTC681x_set_cfgr_dis>
    LTC681x_set_cfgr_dcto(nIC, ic, dcto);
 80053cc:	79fb      	ldrb	r3, [r7, #7]
 80053ce:	69ba      	ldr	r2, [r7, #24]
 80053d0:	6839      	ldr	r1, [r7, #0]
 80053d2:	4618      	mov	r0, r3
 80053d4:	f000 f97f 	bl	80056d6 <LTC681x_set_cfgr_dcto>
    LTC681x_set_cfgr_uv(nIC, ic, uv);
 80053d8:	8bba      	ldrh	r2, [r7, #28]
 80053da:	79fb      	ldrb	r3, [r7, #7]
 80053dc:	6839      	ldr	r1, [r7, #0]
 80053de:	4618      	mov	r0, r3
 80053e0:	f000 f9d1 	bl	8005786 <LTC681x_set_cfgr_uv>
    LTC681x_set_cfgr_ov(nIC, ic, ov);
 80053e4:	8c3a      	ldrh	r2, [r7, #32]
 80053e6:	79fb      	ldrb	r3, [r7, #7]
 80053e8:	6839      	ldr	r1, [r7, #0]
 80053ea:	4618      	mov	r0, r3
 80053ec:	f000 fa1b 	bl	8005826 <LTC681x_set_cfgr_ov>
}
 80053f0:	bf00      	nop
 80053f2:	3708      	adds	r7, #8
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd80      	pop	{r7, pc}

080053f8 <LTC681x_set_cfgr_refon>:

/* Helper function to set the REFON bit */
void LTC681x_set_cfgr_refon(uint8_t nIC, cell_asic *ic, bool refon)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	4603      	mov	r3, r0
 8005400:	6039      	str	r1, [r7, #0]
 8005402:	71fb      	strb	r3, [r7, #7]
 8005404:	4613      	mov	r3, r2
 8005406:	71bb      	strb	r3, [r7, #6]
    if (refon)
 8005408:	79bb      	ldrb	r3, [r7, #6]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d015      	beq.n	800543a <LTC681x_set_cfgr_refon+0x42>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x04;
 800540e:	79fa      	ldrb	r2, [r7, #7]
 8005410:	4613      	mov	r3, r2
 8005412:	019b      	lsls	r3, r3, #6
 8005414:	4413      	add	r3, r2
 8005416:	009b      	lsls	r3, r3, #2
 8005418:	461a      	mov	r2, r3
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	4413      	add	r3, r2
 800541e:	7819      	ldrb	r1, [r3, #0]
 8005420:	79fa      	ldrb	r2, [r7, #7]
 8005422:	4613      	mov	r3, r2
 8005424:	019b      	lsls	r3, r3, #6
 8005426:	4413      	add	r3, r2
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	461a      	mov	r2, r3
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	4413      	add	r3, r2
 8005430:	f041 0204 	orr.w	r2, r1, #4
 8005434:	b2d2      	uxtb	r2, r2
 8005436:	701a      	strb	r2, [r3, #0]
    else
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
}
 8005438:	e014      	b.n	8005464 <LTC681x_set_cfgr_refon+0x6c>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
 800543a:	79fa      	ldrb	r2, [r7, #7]
 800543c:	4613      	mov	r3, r2
 800543e:	019b      	lsls	r3, r3, #6
 8005440:	4413      	add	r3, r2
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	461a      	mov	r2, r3
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	4413      	add	r3, r2
 800544a:	7819      	ldrb	r1, [r3, #0]
 800544c:	79fa      	ldrb	r2, [r7, #7]
 800544e:	4613      	mov	r3, r2
 8005450:	019b      	lsls	r3, r3, #6
 8005452:	4413      	add	r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	461a      	mov	r2, r3
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	4413      	add	r3, r2
 800545c:	f021 0204 	bic.w	r2, r1, #4
 8005460:	b2d2      	uxtb	r2, r2
 8005462:	701a      	strb	r2, [r3, #0]
}
 8005464:	bf00      	nop
 8005466:	370c      	adds	r7, #12
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr

08005470 <LTC681x_set_cfgr_adcopt>:

/* Helper function to set the ADCOPT bit */
void LTC681x_set_cfgr_adcopt(uint8_t nIC, cell_asic *ic, bool adcopt)
{
 8005470:	b480      	push	{r7}
 8005472:	b083      	sub	sp, #12
 8005474:	af00      	add	r7, sp, #0
 8005476:	4603      	mov	r3, r0
 8005478:	6039      	str	r1, [r7, #0]
 800547a:	71fb      	strb	r3, [r7, #7]
 800547c:	4613      	mov	r3, r2
 800547e:	71bb      	strb	r3, [r7, #6]
    if (adcopt)
 8005480:	79bb      	ldrb	r3, [r7, #6]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d015      	beq.n	80054b2 <LTC681x_set_cfgr_adcopt+0x42>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x01;
 8005486:	79fa      	ldrb	r2, [r7, #7]
 8005488:	4613      	mov	r3, r2
 800548a:	019b      	lsls	r3, r3, #6
 800548c:	4413      	add	r3, r2
 800548e:	009b      	lsls	r3, r3, #2
 8005490:	461a      	mov	r2, r3
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	4413      	add	r3, r2
 8005496:	7819      	ldrb	r1, [r3, #0]
 8005498:	79fa      	ldrb	r2, [r7, #7]
 800549a:	4613      	mov	r3, r2
 800549c:	019b      	lsls	r3, r3, #6
 800549e:	4413      	add	r3, r2
 80054a0:	009b      	lsls	r3, r3, #2
 80054a2:	461a      	mov	r2, r3
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	4413      	add	r3, r2
 80054a8:	f041 0201 	orr.w	r2, r1, #1
 80054ac:	b2d2      	uxtb	r2, r2
 80054ae:	701a      	strb	r2, [r3, #0]
    else
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
}
 80054b0:	e014      	b.n	80054dc <LTC681x_set_cfgr_adcopt+0x6c>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
 80054b2:	79fa      	ldrb	r2, [r7, #7]
 80054b4:	4613      	mov	r3, r2
 80054b6:	019b      	lsls	r3, r3, #6
 80054b8:	4413      	add	r3, r2
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	461a      	mov	r2, r3
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	4413      	add	r3, r2
 80054c2:	7819      	ldrb	r1, [r3, #0]
 80054c4:	79fa      	ldrb	r2, [r7, #7]
 80054c6:	4613      	mov	r3, r2
 80054c8:	019b      	lsls	r3, r3, #6
 80054ca:	4413      	add	r3, r2
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	461a      	mov	r2, r3
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	4413      	add	r3, r2
 80054d4:	f021 0201 	bic.w	r2, r1, #1
 80054d8:	b2d2      	uxtb	r2, r2
 80054da:	701a      	strb	r2, [r3, #0]
}
 80054dc:	bf00      	nop
 80054de:	370c      	adds	r7, #12
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr

080054e8 <LTC681x_set_cfgr_gpio>:

/* Helper function to set GPIO bits */
void LTC681x_set_cfgr_gpio(uint8_t nIC, cell_asic *ic, bool gpio[5])
{
 80054e8:	b480      	push	{r7}
 80054ea:	b087      	sub	sp, #28
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	4603      	mov	r3, r0
 80054f0:	60b9      	str	r1, [r7, #8]
 80054f2:	607a      	str	r2, [r7, #4]
 80054f4:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 5; i++)
 80054f6:	2300      	movs	r3, #0
 80054f8:	617b      	str	r3, [r7, #20]
 80054fa:	e043      	b.n	8005584 <LTC681x_set_cfgr_gpio+0x9c>
    {
        if (gpio[i])
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	4413      	add	r3, r2
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d01c      	beq.n	8005542 <LTC681x_set_cfgr_gpio+0x5a>
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8005508:	7bfa      	ldrb	r2, [r7, #15]
 800550a:	4613      	mov	r3, r2
 800550c:	019b      	lsls	r3, r3, #6
 800550e:	4413      	add	r3, r2
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	461a      	mov	r2, r3
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	4413      	add	r3, r2
 8005518:	781b      	ldrb	r3, [r3, #0]
 800551a:	b25a      	sxtb	r2, r3
                    | (0x01 << (i + 3));
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	3303      	adds	r3, #3
 8005520:	2101      	movs	r1, #1
 8005522:	fa01 f303 	lsl.w	r3, r1, r3
 8005526:	b25b      	sxtb	r3, r3
 8005528:	4313      	orrs	r3, r2
 800552a:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 800552c:	7bfa      	ldrb	r2, [r7, #15]
 800552e:	4613      	mov	r3, r2
 8005530:	019b      	lsls	r3, r3, #6
 8005532:	4413      	add	r3, r2
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	461a      	mov	r2, r3
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	4413      	add	r3, r2
                    | (0x01 << (i + 3));
 800553c:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 800553e:	701a      	strb	r2, [r3, #0]
 8005540:	e01d      	b.n	800557e <LTC681x_set_cfgr_gpio+0x96>
        else
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8005542:	7bfa      	ldrb	r2, [r7, #15]
 8005544:	4613      	mov	r3, r2
 8005546:	019b      	lsls	r3, r3, #6
 8005548:	4413      	add	r3, r2
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	461a      	mov	r2, r3
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	4413      	add	r3, r2
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	b25a      	sxtb	r2, r3
                    & (~(0x01 << (i + 3)));
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	3303      	adds	r3, #3
 800555a:	2101      	movs	r1, #1
 800555c:	fa01 f303 	lsl.w	r3, r1, r3
 8005560:	b25b      	sxtb	r3, r3
 8005562:	43db      	mvns	r3, r3
 8005564:	b25b      	sxtb	r3, r3
 8005566:	4013      	ands	r3, r2
 8005568:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 800556a:	7bfa      	ldrb	r2, [r7, #15]
 800556c:	4613      	mov	r3, r2
 800556e:	019b      	lsls	r3, r3, #6
 8005570:	4413      	add	r3, r2
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	461a      	mov	r2, r3
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	4413      	add	r3, r2
                    & (~(0x01 << (i + 3)));
 800557a:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 800557c:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 5; i++)
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	3301      	adds	r3, #1
 8005582:	617b      	str	r3, [r7, #20]
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	2b04      	cmp	r3, #4
 8005588:	ddb8      	ble.n	80054fc <LTC681x_set_cfgr_gpio+0x14>
    }
}
 800558a:	bf00      	nop
 800558c:	bf00      	nop
 800558e:	371c      	adds	r7, #28
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <LTC681x_set_cfgr_dis>:

/* Helper function to control discharge */
void LTC681x_set_cfgr_dis(uint8_t nIC, cell_asic *ic, bool dcc[12])
{
 8005598:	b480      	push	{r7}
 800559a:	b087      	sub	sp, #28
 800559c:	af00      	add	r7, sp, #0
 800559e:	4603      	mov	r3, r0
 80055a0:	60b9      	str	r1, [r7, #8]
 80055a2:	607a      	str	r2, [r7, #4]
 80055a4:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 8; i++)
 80055a6:	2300      	movs	r3, #0
 80055a8:	617b      	str	r3, [r7, #20]
 80055aa:	e041      	b.n	8005630 <LTC681x_set_cfgr_dis+0x98>
    {
        if (dcc[i])
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	687a      	ldr	r2, [r7, #4]
 80055b0:	4413      	add	r3, r2
 80055b2:	781b      	ldrb	r3, [r3, #0]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d01b      	beq.n	80055f0 <LTC681x_set_cfgr_dis+0x58>
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4] | (0x01 << i);
 80055b8:	7bfa      	ldrb	r2, [r7, #15]
 80055ba:	4613      	mov	r3, r2
 80055bc:	019b      	lsls	r3, r3, #6
 80055be:	4413      	add	r3, r2
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	461a      	mov	r2, r3
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	4413      	add	r3, r2
 80055c8:	791b      	ldrb	r3, [r3, #4]
 80055ca:	b25a      	sxtb	r2, r3
 80055cc:	2101      	movs	r1, #1
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	fa01 f303 	lsl.w	r3, r1, r3
 80055d4:	b25b      	sxtb	r3, r3
 80055d6:	4313      	orrs	r3, r2
 80055d8:	b259      	sxtb	r1, r3
 80055da:	7bfa      	ldrb	r2, [r7, #15]
 80055dc:	4613      	mov	r3, r2
 80055de:	019b      	lsls	r3, r3, #6
 80055e0:	4413      	add	r3, r2
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	461a      	mov	r2, r3
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	4413      	add	r3, r2
 80055ea:	b2ca      	uxtb	r2, r1
 80055ec:	711a      	strb	r2, [r3, #4]
 80055ee:	e01c      	b.n	800562a <LTC681x_set_cfgr_dis+0x92>
        else
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 80055f0:	7bfa      	ldrb	r2, [r7, #15]
 80055f2:	4613      	mov	r3, r2
 80055f4:	019b      	lsls	r3, r3, #6
 80055f6:	4413      	add	r3, r2
 80055f8:	009b      	lsls	r3, r3, #2
 80055fa:	461a      	mov	r2, r3
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	4413      	add	r3, r2
 8005600:	791b      	ldrb	r3, [r3, #4]
 8005602:	b25a      	sxtb	r2, r3
                    & (~(0x01 << i));
 8005604:	2101      	movs	r1, #1
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	fa01 f303 	lsl.w	r3, r1, r3
 800560c:	b25b      	sxtb	r3, r3
 800560e:	43db      	mvns	r3, r3
 8005610:	b25b      	sxtb	r3, r3
 8005612:	4013      	ands	r3, r2
 8005614:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 8005616:	7bfa      	ldrb	r2, [r7, #15]
 8005618:	4613      	mov	r3, r2
 800561a:	019b      	lsls	r3, r3, #6
 800561c:	4413      	add	r3, r2
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	461a      	mov	r2, r3
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	4413      	add	r3, r2
                    & (~(0x01 << i));
 8005626:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 8005628:	711a      	strb	r2, [r3, #4]
    for (i = 0; i < 8; i++)
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	3301      	adds	r3, #1
 800562e:	617b      	str	r3, [r7, #20]
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	2b07      	cmp	r3, #7
 8005634:	ddba      	ble.n	80055ac <LTC681x_set_cfgr_dis+0x14>
    }
    for (i = 0; i < 4; i++)
 8005636:	2300      	movs	r3, #0
 8005638:	617b      	str	r3, [r7, #20]
 800563a:	e042      	b.n	80056c2 <LTC681x_set_cfgr_dis+0x12a>
    {
        if (dcc[i + 8])
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	3308      	adds	r3, #8
 8005640:	687a      	ldr	r2, [r7, #4]
 8005642:	4413      	add	r3, r2
 8005644:	781b      	ldrb	r3, [r3, #0]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d01b      	beq.n	8005682 <LTC681x_set_cfgr_dis+0xea>
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5] | (0x01 << i);
 800564a:	7bfa      	ldrb	r2, [r7, #15]
 800564c:	4613      	mov	r3, r2
 800564e:	019b      	lsls	r3, r3, #6
 8005650:	4413      	add	r3, r2
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	461a      	mov	r2, r3
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	4413      	add	r3, r2
 800565a:	795b      	ldrb	r3, [r3, #5]
 800565c:	b25a      	sxtb	r2, r3
 800565e:	2101      	movs	r1, #1
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	fa01 f303 	lsl.w	r3, r1, r3
 8005666:	b25b      	sxtb	r3, r3
 8005668:	4313      	orrs	r3, r2
 800566a:	b259      	sxtb	r1, r3
 800566c:	7bfa      	ldrb	r2, [r7, #15]
 800566e:	4613      	mov	r3, r2
 8005670:	019b      	lsls	r3, r3, #6
 8005672:	4413      	add	r3, r2
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	461a      	mov	r2, r3
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	4413      	add	r3, r2
 800567c:	b2ca      	uxtb	r2, r1
 800567e:	715a      	strb	r2, [r3, #5]
 8005680:	e01c      	b.n	80056bc <LTC681x_set_cfgr_dis+0x124>
        else
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8005682:	7bfa      	ldrb	r2, [r7, #15]
 8005684:	4613      	mov	r3, r2
 8005686:	019b      	lsls	r3, r3, #6
 8005688:	4413      	add	r3, r2
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	461a      	mov	r2, r3
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	4413      	add	r3, r2
 8005692:	795b      	ldrb	r3, [r3, #5]
 8005694:	b25a      	sxtb	r2, r3
                    & (~(0x01 << i));
 8005696:	2101      	movs	r1, #1
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	fa01 f303 	lsl.w	r3, r1, r3
 800569e:	b25b      	sxtb	r3, r3
 80056a0:	43db      	mvns	r3, r3
 80056a2:	b25b      	sxtb	r3, r3
 80056a4:	4013      	ands	r3, r2
 80056a6:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80056a8:	7bfa      	ldrb	r2, [r7, #15]
 80056aa:	4613      	mov	r3, r2
 80056ac:	019b      	lsls	r3, r3, #6
 80056ae:	4413      	add	r3, r2
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	461a      	mov	r2, r3
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	4413      	add	r3, r2
                    & (~(0x01 << i));
 80056b8:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80056ba:	715a      	strb	r2, [r3, #5]
    for (i = 0; i < 4; i++)
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	3301      	adds	r3, #1
 80056c0:	617b      	str	r3, [r7, #20]
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	2b03      	cmp	r3, #3
 80056c6:	ddb9      	ble.n	800563c <LTC681x_set_cfgr_dis+0xa4>
    }
}
 80056c8:	bf00      	nop
 80056ca:	bf00      	nop
 80056cc:	371c      	adds	r7, #28
 80056ce:	46bd      	mov	sp, r7
 80056d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d4:	4770      	bx	lr

080056d6 <LTC681x_set_cfgr_dcto>:

/* Helper function to control discharge time value */
void LTC681x_set_cfgr_dcto(uint8_t nIC, cell_asic *ic, bool dcto[4])
{
 80056d6:	b480      	push	{r7}
 80056d8:	b087      	sub	sp, #28
 80056da:	af00      	add	r7, sp, #0
 80056dc:	4603      	mov	r3, r0
 80056de:	60b9      	str	r1, [r7, #8]
 80056e0:	607a      	str	r2, [r7, #4]
 80056e2:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 4; i++)
 80056e4:	2300      	movs	r3, #0
 80056e6:	617b      	str	r3, [r7, #20]
 80056e8:	e043      	b.n	8005772 <LTC681x_set_cfgr_dcto+0x9c>
    {
        if (dcto[i])
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	4413      	add	r3, r2
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d01c      	beq.n	8005730 <LTC681x_set_cfgr_dcto+0x5a>
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80056f6:	7bfa      	ldrb	r2, [r7, #15]
 80056f8:	4613      	mov	r3, r2
 80056fa:	019b      	lsls	r3, r3, #6
 80056fc:	4413      	add	r3, r2
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	461a      	mov	r2, r3
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	4413      	add	r3, r2
 8005706:	795b      	ldrb	r3, [r3, #5]
 8005708:	b25a      	sxtb	r2, r3
                    | (0x01 << (i + 4));
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	3304      	adds	r3, #4
 800570e:	2101      	movs	r1, #1
 8005710:	fa01 f303 	lsl.w	r3, r1, r3
 8005714:	b25b      	sxtb	r3, r3
 8005716:	4313      	orrs	r3, r2
 8005718:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 800571a:	7bfa      	ldrb	r2, [r7, #15]
 800571c:	4613      	mov	r3, r2
 800571e:	019b      	lsls	r3, r3, #6
 8005720:	4413      	add	r3, r2
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	461a      	mov	r2, r3
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	4413      	add	r3, r2
                    | (0x01 << (i + 4));
 800572a:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 800572c:	715a      	strb	r2, [r3, #5]
 800572e:	e01d      	b.n	800576c <LTC681x_set_cfgr_dcto+0x96>
        else
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8005730:	7bfa      	ldrb	r2, [r7, #15]
 8005732:	4613      	mov	r3, r2
 8005734:	019b      	lsls	r3, r3, #6
 8005736:	4413      	add	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	461a      	mov	r2, r3
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	4413      	add	r3, r2
 8005740:	795b      	ldrb	r3, [r3, #5]
 8005742:	b25a      	sxtb	r2, r3
                    & (~(0x01 << (i + 4)));
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	3304      	adds	r3, #4
 8005748:	2101      	movs	r1, #1
 800574a:	fa01 f303 	lsl.w	r3, r1, r3
 800574e:	b25b      	sxtb	r3, r3
 8005750:	43db      	mvns	r3, r3
 8005752:	b25b      	sxtb	r3, r3
 8005754:	4013      	ands	r3, r2
 8005756:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8005758:	7bfa      	ldrb	r2, [r7, #15]
 800575a:	4613      	mov	r3, r2
 800575c:	019b      	lsls	r3, r3, #6
 800575e:	4413      	add	r3, r2
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	461a      	mov	r2, r3
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	4413      	add	r3, r2
                    & (~(0x01 << (i + 4)));
 8005768:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 800576a:	715a      	strb	r2, [r3, #5]
    for (i = 0; i < 4; i++)
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	3301      	adds	r3, #1
 8005770:	617b      	str	r3, [r7, #20]
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	2b03      	cmp	r3, #3
 8005776:	ddb8      	ble.n	80056ea <LTC681x_set_cfgr_dcto+0x14>
    }
}
 8005778:	bf00      	nop
 800577a:	bf00      	nop
 800577c:	371c      	adds	r7, #28
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr

08005786 <LTC681x_set_cfgr_uv>:

/* Helper Function to set UV value in CFG register */
void LTC681x_set_cfgr_uv(uint8_t nIC, cell_asic *ic, uint16_t uv)
{
 8005786:	b480      	push	{r7}
 8005788:	b085      	sub	sp, #20
 800578a:	af00      	add	r7, sp, #0
 800578c:	4603      	mov	r3, r0
 800578e:	6039      	str	r1, [r7, #0]
 8005790:	71fb      	strb	r3, [r7, #7]
 8005792:	4613      	mov	r3, r2
 8005794:	80bb      	strh	r3, [r7, #4]
    uint16_t tmp = (uv / 16) - 1;
 8005796:	88bb      	ldrh	r3, [r7, #4]
 8005798:	091b      	lsrs	r3, r3, #4
 800579a:	b29b      	uxth	r3, r3
 800579c:	3b01      	subs	r3, #1
 800579e:	81fb      	strh	r3, [r7, #14]
    ic[nIC].config.tx_data[1] = 0x00FF & tmp;
 80057a0:	79fa      	ldrb	r2, [r7, #7]
 80057a2:	4613      	mov	r3, r2
 80057a4:	019b      	lsls	r3, r3, #6
 80057a6:	4413      	add	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	461a      	mov	r2, r3
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	4413      	add	r3, r2
 80057b0:	89fa      	ldrh	r2, [r7, #14]
 80057b2:	b2d2      	uxtb	r2, r2
 80057b4:	705a      	strb	r2, [r3, #1]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0xF0;
 80057b6:	79fa      	ldrb	r2, [r7, #7]
 80057b8:	4613      	mov	r3, r2
 80057ba:	019b      	lsls	r3, r3, #6
 80057bc:	4413      	add	r3, r2
 80057be:	009b      	lsls	r3, r3, #2
 80057c0:	461a      	mov	r2, r3
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	4413      	add	r3, r2
 80057c6:	7899      	ldrb	r1, [r3, #2]
 80057c8:	79fa      	ldrb	r2, [r7, #7]
 80057ca:	4613      	mov	r3, r2
 80057cc:	019b      	lsls	r3, r3, #6
 80057ce:	4413      	add	r3, r2
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	461a      	mov	r2, r3
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	4413      	add	r3, r2
 80057d8:	f021 020f 	bic.w	r2, r1, #15
 80057dc:	b2d2      	uxtb	r2, r2
 80057de:	709a      	strb	r2, [r3, #2]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 80057e0:	79fa      	ldrb	r2, [r7, #7]
 80057e2:	4613      	mov	r3, r2
 80057e4:	019b      	lsls	r3, r3, #6
 80057e6:	4413      	add	r3, r2
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	461a      	mov	r2, r3
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	4413      	add	r3, r2
 80057f0:	789b      	ldrb	r3, [r3, #2]
 80057f2:	b25a      	sxtb	r2, r3
            | ((0x0F00 & tmp) >> 8);
 80057f4:	89fb      	ldrh	r3, [r7, #14]
 80057f6:	0a1b      	lsrs	r3, r3, #8
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	b25b      	sxtb	r3, r3
 80057fc:	f003 030f 	and.w	r3, r3, #15
 8005800:	b25b      	sxtb	r3, r3
 8005802:	4313      	orrs	r3, r2
 8005804:	b259      	sxtb	r1, r3
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8005806:	79fa      	ldrb	r2, [r7, #7]
 8005808:	4613      	mov	r3, r2
 800580a:	019b      	lsls	r3, r3, #6
 800580c:	4413      	add	r3, r2
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	461a      	mov	r2, r3
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	4413      	add	r3, r2
            | ((0x0F00 & tmp) >> 8);
 8005816:	b2ca      	uxtb	r2, r1
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8005818:	709a      	strb	r2, [r3, #2]
}
 800581a:	bf00      	nop
 800581c:	3714      	adds	r7, #20
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr

08005826 <LTC681x_set_cfgr_ov>:

/* Helper function to set OV value in CFG register */
void LTC681x_set_cfgr_ov(uint8_t nIC, cell_asic *ic, uint16_t ov)
{
 8005826:	b480      	push	{r7}
 8005828:	b085      	sub	sp, #20
 800582a:	af00      	add	r7, sp, #0
 800582c:	4603      	mov	r3, r0
 800582e:	6039      	str	r1, [r7, #0]
 8005830:	71fb      	strb	r3, [r7, #7]
 8005832:	4613      	mov	r3, r2
 8005834:	80bb      	strh	r3, [r7, #4]
    uint16_t tmp = (ov / 16);
 8005836:	88bb      	ldrh	r3, [r7, #4]
 8005838:	091b      	lsrs	r3, r3, #4
 800583a:	81fb      	strh	r3, [r7, #14]
    ic[nIC].config.tx_data[3] = 0x00FF & (tmp >> 4);
 800583c:	89fb      	ldrh	r3, [r7, #14]
 800583e:	091b      	lsrs	r3, r3, #4
 8005840:	b299      	uxth	r1, r3
 8005842:	79fa      	ldrb	r2, [r7, #7]
 8005844:	4613      	mov	r3, r2
 8005846:	019b      	lsls	r3, r3, #6
 8005848:	4413      	add	r3, r2
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	461a      	mov	r2, r3
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	4413      	add	r3, r2
 8005852:	b2ca      	uxtb	r2, r1
 8005854:	70da      	strb	r2, [r3, #3]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0x0F;
 8005856:	79fa      	ldrb	r2, [r7, #7]
 8005858:	4613      	mov	r3, r2
 800585a:	019b      	lsls	r3, r3, #6
 800585c:	4413      	add	r3, r2
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	461a      	mov	r2, r3
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	4413      	add	r3, r2
 8005866:	7899      	ldrb	r1, [r3, #2]
 8005868:	79fa      	ldrb	r2, [r7, #7]
 800586a:	4613      	mov	r3, r2
 800586c:	019b      	lsls	r3, r3, #6
 800586e:	4413      	add	r3, r2
 8005870:	009b      	lsls	r3, r3, #2
 8005872:	461a      	mov	r2, r3
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	4413      	add	r3, r2
 8005878:	f001 020f 	and.w	r2, r1, #15
 800587c:	b2d2      	uxtb	r2, r2
 800587e:	709a      	strb	r2, [r3, #2]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8005880:	79fa      	ldrb	r2, [r7, #7]
 8005882:	4613      	mov	r3, r2
 8005884:	019b      	lsls	r3, r3, #6
 8005886:	4413      	add	r3, r2
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	461a      	mov	r2, r3
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	4413      	add	r3, r2
 8005890:	789b      	ldrb	r3, [r3, #2]
 8005892:	b25a      	sxtb	r2, r3
            | ((0x000F & tmp) << 4);
 8005894:	89fb      	ldrh	r3, [r7, #14]
 8005896:	b25b      	sxtb	r3, r3
 8005898:	011b      	lsls	r3, r3, #4
 800589a:	b25b      	sxtb	r3, r3
 800589c:	4313      	orrs	r3, r2
 800589e:	b259      	sxtb	r1, r3
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 80058a0:	79fa      	ldrb	r2, [r7, #7]
 80058a2:	4613      	mov	r3, r2
 80058a4:	019b      	lsls	r3, r3, #6
 80058a6:	4413      	add	r3, r2
 80058a8:	009b      	lsls	r3, r3, #2
 80058aa:	461a      	mov	r2, r3
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	4413      	add	r3, r2
            | ((0x000F & tmp) << 4);
 80058b0:	b2ca      	uxtb	r2, r1
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 80058b2:	709a      	strb	r2, [r3, #2]
}
 80058b4:	bf00      	nop
 80058b6:	3714      	adds	r7, #20
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr

080058c0 <cs_low>:
		4, 4, 4, 3, 3, 3, 2, 2, 2, 1, 1, 1, 0, 0, 0, -1, -1, -1, -2, -2, -2, -3,
		-3, -3, -4, -4, -4, -5, -5, -5, -5, -6, -6, -6, -7, -7, -7, -8, -8, -8,
		-9, -9, -9, -10, -10, -10, -10, -11, -11, -11, -12, -12, -12, -13, -13,
		-13, -13, -14, -14, -14, -15, -15, -15, -16, -16, -16, -16, -25 };

void cs_low() {
 80058c0:	b580      	push	{r7, lr}
 80058c2:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80058c4:	2200      	movs	r2, #0
 80058c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80058ca:	4805      	ldr	r0, [pc, #20]	@ (80058e0 <cs_low+0x20>)
 80058cc:	f003 fb86 	bl	8008fdc <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);// Enable Pack, /CS asserted
 80058d0:	2201      	movs	r2, #1
 80058d2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80058d6:	4803      	ldr	r0, [pc, #12]	@ (80058e4 <cs_low+0x24>)
 80058d8:	f003 fb80 	bl	8008fdc <HAL_GPIO_WritePin>


}
 80058dc:	bf00      	nop
 80058de:	bd80      	pop	{r7, pc}
 80058e0:	40020400 	.word	0x40020400
 80058e4:	40020c00 	.word	0x40020c00

080058e8 <cs_high>:

void cs_high() {
 80058e8:	b580      	push	{r7, lr}
 80058ea:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80058ec:	2201      	movs	r2, #1
 80058ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80058f2:	4805      	ldr	r0, [pc, #20]	@ (8005908 <cs_high+0x20>)
 80058f4:	f003 fb72 	bl	8008fdc <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);// Disable Pack, /CS deasserted
 80058f8:	2201      	movs	r2, #1
 80058fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80058fe:	4803      	ldr	r0, [pc, #12]	@ (800590c <cs_high+0x24>)
 8005900:	f003 fb6c 	bl	8008fdc <HAL_GPIO_WritePin>


}
 8005904:	bf00      	nop
 8005906:	bd80      	pop	{r7, pc}
 8005908:	40020400 	.word	0x40020400
 800590c:	40020c00 	.word	0x40020c00

08005910 <delay_time_us>:

void delay_time_us(uint32_t time_delay_val) {
 8005910:	b480      	push	{r7}
 8005912:	b085      	sub	sp, #20
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
	uint32_t time_delay_count;
	uint32_t time_delay_val_temp = time_delay_val * 9;
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	4613      	mov	r3, r2
 800591c:	00db      	lsls	r3, r3, #3
 800591e:	4413      	add	r3, r2
 8005920:	60bb      	str	r3, [r7, #8]
	for (time_delay_count = 0; time_delay_count < time_delay_val_temp;
 8005922:	2300      	movs	r3, #0
 8005924:	60fb      	str	r3, [r7, #12]
 8005926:	e003      	b.n	8005930 <delay_time_us+0x20>
			time_delay_count++) {
		__NOP();
 8005928:	bf00      	nop
			time_delay_count++) {
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	3301      	adds	r3, #1
 800592e:	60fb      	str	r3, [r7, #12]
	for (time_delay_count = 0; time_delay_count < time_delay_val_temp;
 8005930:	68fa      	ldr	r2, [r7, #12]
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	429a      	cmp	r2, r3
 8005936:	d3f7      	bcc.n	8005928 <delay_time_us+0x18>
	}
}
 8005938:	bf00      	nop
 800593a:	bf00      	nop
 800593c:	3714      	adds	r7, #20
 800593e:	46bd      	mov	sp, r7
 8005940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005944:	4770      	bx	lr
	...

08005948 <spi_write_array>:
 * @param parameters   :  Data length, data to transmit
 */

void spi_write_array(uint8_t len, // Option: Number of bytes to be written on the SPI port
		uint8_t data[] //Array of bytes to be written on the SPI port
		) {
 8005948:	b580      	push	{r7, lr}
 800594a:	b084      	sub	sp, #16
 800594c:	af00      	add	r7, sp, #0
 800594e:	4603      	mov	r3, r0
 8005950:	6039      	str	r1, [r7, #0]
 8005952:	71fb      	strb	r3, [r7, #7]
	uint8_t len_t;
	for (len_t = 0; len_t < len; len_t++) {
 8005954:	2300      	movs	r3, #0
 8005956:	73fb      	strb	r3, [r7, #15]
 8005958:	e00f      	b.n	800597a <spi_write_array+0x32>
		if (HAL_SPI_Transmit(&hspi4, &data[len_t], 1, 20) != HAL_OK) {
 800595a:	7bfb      	ldrb	r3, [r7, #15]
 800595c:	683a      	ldr	r2, [r7, #0]
 800595e:	18d1      	adds	r1, r2, r3
 8005960:	2314      	movs	r3, #20
 8005962:	2201      	movs	r2, #1
 8005964:	4809      	ldr	r0, [pc, #36]	@ (800598c <spi_write_array+0x44>)
 8005966:	f005 f906 	bl	800ab76 <HAL_SPI_Transmit>
 800596a:	4603      	mov	r3, r0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d001      	beq.n	8005974 <spi_write_array+0x2c>
			/* Transfer error in transmission process */
			Error_Handler();
 8005970:	f001 ff8f 	bl	8007892 <Error_Handler>
	for (len_t = 0; len_t < len; len_t++) {
 8005974:	7bfb      	ldrb	r3, [r7, #15]
 8005976:	3301      	adds	r3, #1
 8005978:	73fb      	strb	r3, [r7, #15]
 800597a:	7bfa      	ldrb	r2, [r7, #15]
 800597c:	79fb      	ldrb	r3, [r7, #7]
 800597e:	429a      	cmp	r2, r3
 8005980:	d3eb      	bcc.n	800595a <spi_write_array+0x12>
		}
	}

}
 8005982:	bf00      	nop
 8005984:	bf00      	nop
 8005986:	3710      	adds	r7, #16
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}
 800598c:	200019d8 	.word	0x200019d8

08005990 <spi_write_read>:

void spi_write_read(uint8_t tx_Data[], //array of data to be written on SPI port
		uint8_t tx_len, //length of the tx data array
		uint8_t *rx_data, //Input: array that will store the data read by the SPI port
		uint8_t rx_len //Option: number of bytes to be read from the SPI port
		) {
 8005990:	b580      	push	{r7, lr}
 8005992:	b084      	sub	sp, #16
 8005994:	af00      	add	r7, sp, #0
 8005996:	60f8      	str	r0, [r7, #12]
 8005998:	607a      	str	r2, [r7, #4]
 800599a:	461a      	mov	r2, r3
 800599c:	460b      	mov	r3, r1
 800599e:	72fb      	strb	r3, [r7, #11]
 80059a0:	4613      	mov	r3, r2
 80059a2:	72bb      	strb	r3, [r7, #10]
	status_spi_out = HAL_SPI_Transmit(&hspi4, tx_Data, tx_len, 20);
 80059a4:	7afb      	ldrb	r3, [r7, #11]
 80059a6:	b29a      	uxth	r2, r3
 80059a8:	2314      	movs	r3, #20
 80059aa:	68f9      	ldr	r1, [r7, #12]
 80059ac:	4812      	ldr	r0, [pc, #72]	@ (80059f8 <spi_write_read+0x68>)
 80059ae:	f005 f8e2 	bl	800ab76 <HAL_SPI_Transmit>
 80059b2:	4603      	mov	r3, r0
 80059b4:	461a      	mov	r2, r3
 80059b6:	4b11      	ldr	r3, [pc, #68]	@ (80059fc <spi_write_read+0x6c>)
 80059b8:	701a      	strb	r2, [r3, #0]
	rx_len_local = rx_len;
 80059ba:	4a11      	ldr	r2, [pc, #68]	@ (8005a00 <spi_write_read+0x70>)
 80059bc:	7abb      	ldrb	r3, [r7, #10]
 80059be:	7013      	strb	r3, [r2, #0]
	if (status_spi_out != HAL_OK) {
 80059c0:	4b0e      	ldr	r3, [pc, #56]	@ (80059fc <spi_write_read+0x6c>)
 80059c2:	781b      	ldrb	r3, [r3, #0]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d001      	beq.n	80059cc <spi_write_read+0x3c>

		Error_Handler();
 80059c8:	f001 ff63 	bl	8007892 <Error_Handler>
	}
	status_spi_in = HAL_SPI_Receive(&hspi4, rx_data, rx_len, 20);
 80059cc:	7abb      	ldrb	r3, [r7, #10]
 80059ce:	b29a      	uxth	r2, r3
 80059d0:	2314      	movs	r3, #20
 80059d2:	6879      	ldr	r1, [r7, #4]
 80059d4:	4808      	ldr	r0, [pc, #32]	@ (80059f8 <spi_write_read+0x68>)
 80059d6:	f005 fa12 	bl	800adfe <HAL_SPI_Receive>
 80059da:	4603      	mov	r3, r0
 80059dc:	461a      	mov	r2, r3
 80059de:	4b09      	ldr	r3, [pc, #36]	@ (8005a04 <spi_write_read+0x74>)
 80059e0:	701a      	strb	r2, [r3, #0]
	if (status_spi_in != HAL_OK) {
 80059e2:	4b08      	ldr	r3, [pc, #32]	@ (8005a04 <spi_write_read+0x74>)
 80059e4:	781b      	ldrb	r3, [r3, #0]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d001      	beq.n	80059ee <spi_write_read+0x5e>

		Error_Handler();
 80059ea:	f001 ff52 	bl	8007892 <Error_Handler>
	}

}
 80059ee:	bf00      	nop
 80059f0:	3710      	adds	r7, #16
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
 80059f6:	bf00      	nop
 80059f8:	200019d8 	.word	0x200019d8
 80059fc:	20001215 	.word	0x20001215
 8005a00:	20001214 	.word	0x20001214
 8005a04:	20001216 	.word	0x20001216

08005a08 <spi_read_byte>:
 * @brief Description  :  Read just 1 byte using the SPI port
 * @param parameters   :  TX data array, TX data length, RX data pointer, number of bytes to be read from the SPI port
 * @return Value       :  return the data RX buffer
 */

uint8_t spi_read_byte(uint8_t tx_dat) {
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b086      	sub	sp, #24
 8005a0c:	af02      	add	r7, sp, #8
 8005a0e:	4603      	mov	r3, r0
 8005a10:	71fb      	strb	r3, [r7, #7]
	uint8_t data;
	if (HAL_SPI_TransmitReceive(&hspi4, &tx_dat, &data, 1, 20) != HAL_OK) {
 8005a12:	f107 020f 	add.w	r2, r7, #15
 8005a16:	1df9      	adds	r1, r7, #7
 8005a18:	2314      	movs	r3, #20
 8005a1a:	9300      	str	r3, [sp, #0]
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	4806      	ldr	r0, [pc, #24]	@ (8005a38 <spi_read_byte+0x30>)
 8005a20:	f005 fb06 	bl	800b030 <HAL_SPI_TransmitReceive>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d001      	beq.n	8005a2e <spi_read_byte+0x26>
		Error_Handler();
 8005a2a:	f001 ff32 	bl	8007892 <Error_Handler>
	}
	return (data);
 8005a2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	3710      	adds	r7, #16
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}
 8005a38:	200019d8 	.word	0x200019d8

08005a3c <cell_voltage_read>:
        temperature_val_tb = TemperatureDataTable[temp_val_tp];
    }
    return temperature_val_tb;
}

int8_t cell_voltage_read(void) {
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b082      	sub	sp, #8
 8005a40:	af00      	add	r7, sp, #0
	int8_t error = 0;
 8005a42:	2300      	movs	r3, #0
 8005a44:	717b      	strb	r3, [r7, #5]
	wakeup_sleep(TOTAL_IC);
 8005a46:	2002      	movs	r0, #2
 8005a48:	f7fe fe9e 	bl	8004788 <wakeup_sleep>
	LTC6811_adcv(ADC_CONVERSION_MODE, ADC_DCP, CELL_CH_TO_CONVERT);
 8005a4c:	2302      	movs	r3, #2
 8005a4e:	2100      	movs	r1, #0
 8005a50:	2200      	movs	r2, #0
 8005a52:	4618      	mov	r0, r3
 8005a54:	f7fe fe28 	bl	80046a8 <LTC6811_adcv>
	 LTC6811_pollAdc();
 8005a58:	f7fe fe50 	bl	80046fc <LTC6811_pollAdc>
	wakeup_sleep(TOTAL_IC);
 8005a5c:	2002      	movs	r0, #2
 8005a5e:	f7fe fe93 	bl	8004788 <wakeup_sleep>
	error = LTC6811_rdcv(SEL_ALL_REG, TOTAL_IC, BMS_IC);
 8005a62:	2300      	movs	r3, #0
 8005a64:	4a19      	ldr	r2, [pc, #100]	@ (8005acc <cell_voltage_read+0x90>)
 8005a66:	2102      	movs	r1, #2
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f7fe fe30 	bl	80046ce <LTC6811_rdcv>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	717b      	strb	r3, [r7, #5]
//	check_error(error);
	uint8_t i_1, current_ic_1;
	if (error == -1) {
 8005a72:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8005a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a7a:	d121      	bne.n	8005ac0 <cell_voltage_read+0x84>
		for (current_ic_1 = 0; current_ic_1 < TOTAL_IC; current_ic_1++) {
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	71bb      	strb	r3, [r7, #6]
 8005a80:	e01b      	b.n	8005aba <cell_voltage_read+0x7e>
			for (i_1 = 0; i_1 < BMS_IC[0].ic_reg.cell_channels; i_1++) {
 8005a82:	2300      	movs	r3, #0
 8005a84:	71fb      	strb	r3, [r7, #7]
 8005a86:	e00f      	b.n	8005aa8 <cell_voltage_read+0x6c>
				BMS_IC[current_ic_1].cells.c_codes[i_1] = 0;
 8005a88:	79ba      	ldrb	r2, [r7, #6]
 8005a8a:	79f9      	ldrb	r1, [r7, #7]
 8005a8c:	480f      	ldr	r0, [pc, #60]	@ (8005acc <cell_voltage_read+0x90>)
 8005a8e:	4613      	mov	r3, r2
 8005a90:	019b      	lsls	r3, r3, #6
 8005a92:	4413      	add	r3, r2
 8005a94:	005b      	lsls	r3, r3, #1
 8005a96:	440b      	add	r3, r1
 8005a98:	330c      	adds	r3, #12
 8005a9a:	005b      	lsls	r3, r3, #1
 8005a9c:	4403      	add	r3, r0
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	80da      	strh	r2, [r3, #6]
			for (i_1 = 0; i_1 < BMS_IC[0].ic_reg.cell_channels; i_1++) {
 8005aa2:	79fb      	ldrb	r3, [r7, #7]
 8005aa4:	3301      	adds	r3, #1
 8005aa6:	71fb      	strb	r3, [r7, #7]
 8005aa8:	4b08      	ldr	r3, [pc, #32]	@ (8005acc <cell_voltage_read+0x90>)
 8005aaa:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8005aae:	79fa      	ldrb	r2, [r7, #7]
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d3e9      	bcc.n	8005a88 <cell_voltage_read+0x4c>
		for (current_ic_1 = 0; current_ic_1 < TOTAL_IC; current_ic_1++) {
 8005ab4:	79bb      	ldrb	r3, [r7, #6]
 8005ab6:	3301      	adds	r3, #1
 8005ab8:	71bb      	strb	r3, [r7, #6]
 8005aba:	79bb      	ldrb	r3, [r7, #6]
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d9e0      	bls.n	8005a82 <cell_voltage_read+0x46>
			}
		}
	}
	//cell_data_print(error, conv_time);
	return error;
 8005ac0:	f997 3005 	ldrsb.w	r3, [r7, #5]
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3708      	adds	r7, #8
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	20000ffc 	.word	0x20000ffc

08005ad0 <sendData>:
extern UART_HandleTypeDef huart3;
extern UART_HandleTypeDef huart6;


void sendData (uint8_t *data, int size)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b084      	sub	sp, #16
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	6039      	str	r1, [r7, #0]



	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	b29b      	uxth	r3, r3
 8005ade:	4619      	mov	r1, r3
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f000 f82d 	bl	8005b40 <crc16>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	687a      	ldr	r2, [r7, #4]
 8005aee:	4413      	add	r3, r2
 8005af0:	89fa      	ldrh	r2, [r7, #14]
 8005af2:	b2d2      	uxtb	r2, r2
 8005af4:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 8005af6:	89fb      	ldrh	r3, [r7, #14]
 8005af8:	0a1b      	lsrs	r3, r3, #8
 8005afa:	b299      	uxth	r1, r3
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	3301      	adds	r3, #1
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	4413      	add	r3, r2
 8005b04:	b2ca      	uxtb	r2, r1
 8005b06:	701a      	strb	r2, [r3, #0]

	// Pull DE high to enable TX operation
	HAL_GPIO_WritePin(GPIOB, USART1_ENABLE_Pin, GPIO_PIN_SET);
 8005b08:	2201      	movs	r2, #1
 8005b0a:	2120      	movs	r1, #32
 8005b0c:	480a      	ldr	r0, [pc, #40]	@ (8005b38 <sendData+0x68>)
 8005b0e:	f003 fa65 	bl	8008fdc <HAL_GPIO_WritePin>

	HAL_UART_Transmit(&huart1, data, size+2, 1000);
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	3302      	adds	r3, #2
 8005b18:	b29a      	uxth	r2, r3
 8005b1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005b1e:	6879      	ldr	r1, [r7, #4]
 8005b20:	4806      	ldr	r0, [pc, #24]	@ (8005b3c <sendData+0x6c>)
 8005b22:	f005 fdc1 	bl	800b6a8 <HAL_UART_Transmit>

	// Pull RE Low to enable RX operation

	HAL_GPIO_WritePin(GPIOB, USART1_ENABLE_Pin, GPIO_PIN_RESET);
 8005b26:	2200      	movs	r2, #0
 8005b28:	2120      	movs	r1, #32
 8005b2a:	4803      	ldr	r0, [pc, #12]	@ (8005b38 <sendData+0x68>)
 8005b2c:	f003 fa56 	bl	8008fdc <HAL_GPIO_WritePin>
}
 8005b30:	bf00      	nop
 8005b32:	3710      	adds	r7, #16
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	40020400 	.word	0x40020400
 8005b3c:	20001a30 	.word	0x20001a30

08005b40 <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b085      	sub	sp, #20
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	460b      	mov	r3, r1
 8005b4a:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 8005b4c:	23ff      	movs	r3, #255	@ 0xff
 8005b4e:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 8005b50:	23ff      	movs	r3, #255	@ 0xff
 8005b52:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 8005b54:	e013      	b.n	8005b7e <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	1c5a      	adds	r2, r3, #1
 8005b5a:	607a      	str	r2, [r7, #4]
 8005b5c:	781a      	ldrb	r2, [r3, #0]
 8005b5e:	7bbb      	ldrb	r3, [r7, #14]
 8005b60:	4053      	eors	r3, r2
 8005b62:	b2db      	uxtb	r3, r3
 8005b64:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 8005b66:	4a10      	ldr	r2, [pc, #64]	@ (8005ba8 <crc16+0x68>)
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	4413      	add	r3, r2
 8005b6c:	781a      	ldrb	r2, [r3, #0]
 8005b6e:	7bfb      	ldrb	r3, [r7, #15]
 8005b70:	4053      	eors	r3, r2
 8005b72:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 8005b74:	4a0d      	ldr	r2, [pc, #52]	@ (8005bac <crc16+0x6c>)
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	4413      	add	r3, r2
 8005b7a:	781b      	ldrb	r3, [r3, #0]
 8005b7c:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 8005b7e:	887b      	ldrh	r3, [r7, #2]
 8005b80:	1e5a      	subs	r2, r3, #1
 8005b82:	807a      	strh	r2, [r7, #2]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d1e6      	bne.n	8005b56 <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 8005b88:	7bfb      	ldrb	r3, [r7, #15]
 8005b8a:	b21b      	sxth	r3, r3
 8005b8c:	021b      	lsls	r3, r3, #8
 8005b8e:	b21a      	sxth	r2, r3
 8005b90:	7bbb      	ldrb	r3, [r7, #14]
 8005b92:	b21b      	sxth	r3, r3
 8005b94:	4313      	orrs	r3, r2
 8005b96:	b21b      	sxth	r3, r3
 8005b98:	b29b      	uxth	r3, r3
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3714      	adds	r7, #20
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr
 8005ba6:	bf00      	nop
 8005ba8:	0800dd6c 	.word	0x0800dd6c
 8005bac:	0800de6c 	.word	0x0800de6c

08005bb0 <RTC_Init>:
static int BCD2DEC(uint8_t val) {
    return (int)((val / 16 * 10) + (val % 16));
}

void RTC_Init(void)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b086      	sub	sp, #24
 8005bb4:	af04      	add	r7, sp, #16
    uint8_t ctrl;

    // Step 1: Clear oscillator start bit first
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8005bba:	9302      	str	r3, [sp, #8]
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	9301      	str	r3, [sp, #4]
 8005bc0:	1dfb      	adds	r3, r7, #7
 8005bc2:	9300      	str	r3, [sp, #0]
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	21df      	movs	r1, #223	@ 0xdf
 8005bca:	4848      	ldr	r0, [pc, #288]	@ (8005cec <RTC_Init+0x13c>)
 8005bcc:	f003 fc90 	bl	80094f0 <HAL_I2C_Mem_Read>
    ctrl &= ~MCP7940N_ST;
 8005bd0:	79fb      	ldrb	r3, [r7, #7]
 8005bd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005bda:	f04f 33ff 	mov.w	r3, #4294967295
 8005bde:	9302      	str	r3, [sp, #8]
 8005be0:	2301      	movs	r3, #1
 8005be2:	9301      	str	r3, [sp, #4]
 8005be4:	1dfb      	adds	r3, r7, #7
 8005be6:	9300      	str	r3, [sp, #0]
 8005be8:	2301      	movs	r3, #1
 8005bea:	2200      	movs	r2, #0
 8005bec:	21df      	movs	r1, #223	@ 0xdf
 8005bee:	483f      	ldr	r0, [pc, #252]	@ (8005cec <RTC_Init+0x13c>)
 8005bf0:	f003 fb84 	bl	80092fc <HAL_I2C_Mem_Write>
    HAL_Delay(10);  // Wait for oscillator to stop
 8005bf4:	200a      	movs	r0, #10
 8005bf6:	f002 fb49 	bl	800828c <HAL_Delay>

    // Step 2: Enable battery backup
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005bfa:	f04f 33ff 	mov.w	r3, #4294967295
 8005bfe:	9302      	str	r3, [sp, #8]
 8005c00:	2301      	movs	r3, #1
 8005c02:	9301      	str	r3, [sp, #4]
 8005c04:	1dfb      	adds	r3, r7, #7
 8005c06:	9300      	str	r3, [sp, #0]
 8005c08:	2301      	movs	r3, #1
 8005c0a:	2203      	movs	r2, #3
 8005c0c:	21df      	movs	r1, #223	@ 0xdf
 8005c0e:	4837      	ldr	r0, [pc, #220]	@ (8005cec <RTC_Init+0x13c>)
 8005c10:	f003 fc6e 	bl	80094f0 <HAL_I2C_Mem_Read>
    ctrl |= MCP7940N_VBATEN;
 8005c14:	79fb      	ldrb	r3, [r7, #7]
 8005c16:	f043 0308 	orr.w	r3, r3, #8
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8005c22:	9302      	str	r3, [sp, #8]
 8005c24:	2301      	movs	r3, #1
 8005c26:	9301      	str	r3, [sp, #4]
 8005c28:	1dfb      	adds	r3, r7, #7
 8005c2a:	9300      	str	r3, [sp, #0]
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	2203      	movs	r2, #3
 8005c30:	21df      	movs	r1, #223	@ 0xdf
 8005c32:	482e      	ldr	r0, [pc, #184]	@ (8005cec <RTC_Init+0x13c>)
 8005c34:	f003 fb62 	bl	80092fc <HAL_I2C_Mem_Write>

    // Step 3: Start oscillator
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005c38:	f04f 33ff 	mov.w	r3, #4294967295
 8005c3c:	9302      	str	r3, [sp, #8]
 8005c3e:	2301      	movs	r3, #1
 8005c40:	9301      	str	r3, [sp, #4]
 8005c42:	1dfb      	adds	r3, r7, #7
 8005c44:	9300      	str	r3, [sp, #0]
 8005c46:	2301      	movs	r3, #1
 8005c48:	2200      	movs	r2, #0
 8005c4a:	21df      	movs	r1, #223	@ 0xdf
 8005c4c:	4827      	ldr	r0, [pc, #156]	@ (8005cec <RTC_Init+0x13c>)
 8005c4e:	f003 fc4f 	bl	80094f0 <HAL_I2C_Mem_Read>
    ctrl |= MCP7940N_ST;
 8005c52:	79fb      	ldrb	r3, [r7, #7]
 8005c54:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCSEC, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8005c60:	9302      	str	r3, [sp, #8]
 8005c62:	2301      	movs	r3, #1
 8005c64:	9301      	str	r3, [sp, #4]
 8005c66:	1dfb      	adds	r3, r7, #7
 8005c68:	9300      	str	r3, [sp, #0]
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	21df      	movs	r1, #223	@ 0xdf
 8005c70:	481e      	ldr	r0, [pc, #120]	@ (8005cec <RTC_Init+0x13c>)
 8005c72:	f003 fb43 	bl	80092fc <HAL_I2C_Mem_Write>

    // Step 4: Wait for oscillator to start running
    do {
        HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005c76:	f04f 33ff 	mov.w	r3, #4294967295
 8005c7a:	9302      	str	r3, [sp, #8]
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	9301      	str	r3, [sp, #4]
 8005c80:	1dfb      	adds	r3, r7, #7
 8005c82:	9300      	str	r3, [sp, #0]
 8005c84:	2301      	movs	r3, #1
 8005c86:	2203      	movs	r2, #3
 8005c88:	21df      	movs	r1, #223	@ 0xdf
 8005c8a:	4818      	ldr	r0, [pc, #96]	@ (8005cec <RTC_Init+0x13c>)
 8005c8c:	f003 fc30 	bl	80094f0 <HAL_I2C_Mem_Read>
    } while(!(ctrl & MCP7940N_OSCON));
 8005c90:	79fb      	ldrb	r3, [r7, #7]
 8005c92:	f003 0320 	and.w	r3, r3, #32
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d0ed      	beq.n	8005c76 <RTC_Init+0xc6>

    // Step 5: Clear power fail flag if set
    HAL_I2C_Mem_Read(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8005c9e:	9302      	str	r3, [sp, #8]
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	9301      	str	r3, [sp, #4]
 8005ca4:	1dfb      	adds	r3, r7, #7
 8005ca6:	9300      	str	r3, [sp, #0]
 8005ca8:	2301      	movs	r3, #1
 8005caa:	2203      	movs	r2, #3
 8005cac:	21df      	movs	r1, #223	@ 0xdf
 8005cae:	480f      	ldr	r0, [pc, #60]	@ (8005cec <RTC_Init+0x13c>)
 8005cb0:	f003 fc1e 	bl	80094f0 <HAL_I2C_Mem_Read>
    if(ctrl & MCP7940N_PWRFAIL) {
 8005cb4:	79fb      	ldrb	r3, [r7, #7]
 8005cb6:	f003 0310 	and.w	r3, r3, #16
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d011      	beq.n	8005ce2 <RTC_Init+0x132>
        ctrl &= ~MCP7940N_PWRFAIL;
 8005cbe:	79fb      	ldrb	r3, [r7, #7]
 8005cc0:	f023 0310 	bic.w	r3, r3, #16
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	71fb      	strb	r3, [r7, #7]
        HAL_I2C_Mem_Write(&hi2c1, MCP7940N_I2C_ADDR, MCP7940N_RTCWKDAY, 1, &ctrl, 1, HAL_MAX_DELAY);
 8005cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8005ccc:	9302      	str	r3, [sp, #8]
 8005cce:	2301      	movs	r3, #1
 8005cd0:	9301      	str	r3, [sp, #4]
 8005cd2:	1dfb      	adds	r3, r7, #7
 8005cd4:	9300      	str	r3, [sp, #0]
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	2203      	movs	r2, #3
 8005cda:	21df      	movs	r1, #223	@ 0xdf
 8005cdc:	4803      	ldr	r0, [pc, #12]	@ (8005cec <RTC_Init+0x13c>)
 8005cde:	f003 fb0d 	bl	80092fc <HAL_I2C_Mem_Write>
    }
}
 8005ce2:	bf00      	nop
 8005ce4:	3708      	adds	r7, #8
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	200017d4 	.word	0x200017d4

08005cf0 <tester_setup>:

extern flag_1 ;


void tester_setup(void)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b092      	sub	sp, #72	@ 0x48
 8005cf4:	af00      	add	r7, sp, #0
    if(RxData_modbus_01[0] == 0x7)  // Slave ID check
 8005cf6:	4bae      	ldr	r3, [pc, #696]	@ (8005fb0 <tester_setup+0x2c0>)
 8005cf8:	781b      	ldrb	r3, [r3, #0]
 8005cfa:	2b07      	cmp	r3, #7
 8005cfc:	f040 83c2 	bne.w	8006484 <tester_setup+0x794>
    {
    	flag_1 = 0 ;
 8005d00:	4bac      	ldr	r3, [pc, #688]	@ (8005fb4 <tester_setup+0x2c4>)
 8005d02:	2200      	movs	r2, #0
 8005d04:	601a      	str	r2, [r3, #0]

        if(RxData_modbus_01[1] == 0x3)  // SET function (0x3)
 8005d06:	4baa      	ldr	r3, [pc, #680]	@ (8005fb0 <tester_setup+0x2c0>)
 8005d08:	785b      	ldrb	r3, [r3, #1]
 8005d0a:	2b03      	cmp	r3, #3
 8005d0c:	f040 8117 	bne.w	8005f3e <tester_setup+0x24e>
        {
            uint8_t number_of_cells_and_temps = RxData_modbus_01[1];
 8005d10:	4ba7      	ldr	r3, [pc, #668]	@ (8005fb0 <tester_setup+0x2c0>)
 8005d12:	785b      	ldrb	r3, [r3, #1]
 8005d14:	75fb      	strb	r3, [r7, #23]
            uint8_t number_of_status = RxData_modbus_01[2];
 8005d16:	4ba6      	ldr	r3, [pc, #664]	@ (8005fb0 <tester_setup+0x2c0>)
 8005d18:	789b      	ldrb	r3, [r3, #2]
 8005d1a:	75bb      	strb	r3, [r7, #22]
            uint8_t commnd = RxData_modbus_01[3];
 8005d1c:	4ba4      	ldr	r3, [pc, #656]	@ (8005fb0 <tester_setup+0x2c0>)
 8005d1e:	78db      	ldrb	r3, [r3, #3]
 8005d20:	757b      	strb	r3, [r7, #21]

            uint8_t id_LED = RxData_modbus_01[6];
 8005d22:	4ba3      	ldr	r3, [pc, #652]	@ (8005fb0 <tester_setup+0x2c0>)
 8005d24:	799b      	ldrb	r3, [r3, #6]
 8005d26:	753b      	strb	r3, [r7, #20]
            uint8_t LED_State = RxData_modbus_01[7];
 8005d28:	4ba1      	ldr	r3, [pc, #644]	@ (8005fb0 <tester_setup+0x2c0>)
 8005d2a:	79db      	ldrb	r3, [r3, #7]
 8005d2c:	74fb      	strb	r3, [r7, #19]
            uint8_t time = RxData_modbus_01[8];
 8005d2e:	4ba0      	ldr	r3, [pc, #640]	@ (8005fb0 <tester_setup+0x2c0>)
 8005d30:	7a1b      	ldrb	r3, [r3, #8]
 8005d32:	74bb      	strb	r3, [r7, #18]
            uint8_t temp_set = RxData_modbus_01[9];
 8005d34:	4b9e      	ldr	r3, [pc, #632]	@ (8005fb0 <tester_setup+0x2c0>)
 8005d36:	7a5b      	ldrb	r3, [r3, #9]
 8005d38:	747b      	strb	r3, [r7, #17]
            uint8_t temp_get = RxData_modbus_01[10];
 8005d3a:	4b9d      	ldr	r3, [pc, #628]	@ (8005fb0 <tester_setup+0x2c0>)
 8005d3c:	7a9b      	ldrb	r3, [r3, #10]
 8005d3e:	743b      	strb	r3, [r7, #16]
            uint8_t iso_spi_reading_cell = RxData_modbus_01[11];
 8005d40:	4b9b      	ldr	r3, [pc, #620]	@ (8005fb0 <tester_setup+0x2c0>)
 8005d42:	7adb      	ldrb	r3, [r3, #11]
 8005d44:	73fb      	strb	r3, [r7, #15]

            // Declare variables at function scope to avoid scope issues
            uint8_t id = 0;
 8005d46:	2300      	movs	r3, #0
 8005d48:	73bb      	strb	r3, [r7, #14]
            float volt = 0.0;  // Changed to float to handle decimal values
 8005d4a:	f04f 0300 	mov.w	r3, #0
 8005d4e:	647b      	str	r3, [r7, #68]	@ 0x44
            uint8_t tempCardId = 0;
 8005d50:	2300      	movs	r3, #0
 8005d52:	737b      	strb	r3, [r7, #13]
            uint8_t res = 0;
 8005d54:	2300      	movs	r3, #0
 8005d56:	733b      	strb	r3, [r7, #12]

            switch (RxData_modbus_01[2])  // Function code from table
 8005d58:	4b95      	ldr	r3, [pc, #596]	@ (8005fb0 <tester_setup+0x2c0>)
 8005d5a:	789b      	ldrb	r3, [r3, #2]
 8005d5c:	3b01      	subs	r3, #1
 8005d5e:	2b07      	cmp	r3, #7
 8005d60:	f200 8363 	bhi.w	800642a <tester_setup+0x73a>
 8005d64:	a201      	add	r2, pc, #4	@ (adr r2, 8005d6c <tester_setup+0x7c>)
 8005d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d6a:	bf00      	nop
 8005d6c:	08005d8d 	.word	0x08005d8d
 8005d70:	08005e1b 	.word	0x08005e1b
 8005d74:	08005e59 	.word	0x08005e59
 8005d78:	08005e91 	.word	0x08005e91
 8005d7c:	08005ec9 	.word	0x08005ec9
 8005d80:	08005ee7 	.word	0x08005ee7
 8005d84:	08005f07 	.word	0x08005f07
 8005d88:	08005f21 	.word	0x08005f21
            {
                case 0x01:  // Voltage function (Range: 1-23, Value: 1-8)
                    id = RxData_modbus_01[3];  // Cell ID (1-23)
 8005d8c:	4b88      	ldr	r3, [pc, #544]	@ (8005fb0 <tester_setup+0x2c0>)
 8005d8e:	78db      	ldrb	r3, [r3, #3]
 8005d90:	73bb      	strb	r3, [r7, #14]
                    uint8_t volt_code = RxData_modbus_01[4];  // Voltage code (1-8)
 8005d92:	4b87      	ldr	r3, [pc, #540]	@ (8005fb0 <tester_setup+0x2c0>)
 8005d94:	791b      	ldrb	r3, [r3, #4]
 8005d96:	70bb      	strb	r3, [r7, #2]

                    // Validate range (1-23 for cell ID)
                    if (id >= 0 && id <= 23)
 8005d98:	7bbb      	ldrb	r3, [r7, #14]
 8005d9a:	2b17      	cmp	r3, #23
 8005d9c:	f200 8347 	bhi.w	800642e <tester_setup+0x73e>
                    {
                        switch (volt_code)
 8005da0:	78bb      	ldrb	r3, [r7, #2]
 8005da2:	3b01      	subs	r3, #1
 8005da4:	2b07      	cmp	r3, #7
 8005da6:	d82d      	bhi.n	8005e04 <tester_setup+0x114>
 8005da8:	a201      	add	r2, pc, #4	@ (adr r2, 8005db0 <tester_setup+0xc0>)
 8005daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dae:	bf00      	nop
 8005db0:	08005dd1 	.word	0x08005dd1
 8005db4:	08005dd9 	.word	0x08005dd9
 8005db8:	08005ddf 	.word	0x08005ddf
 8005dbc:	08005de5 	.word	0x08005de5
 8005dc0:	08005deb 	.word	0x08005deb
 8005dc4:	08005df1 	.word	0x08005df1
 8005dc8:	08005df7 	.word	0x08005df7
 8005dcc:	08005dff 	.word	0x08005dff
                        {
                            case 0x01:
                                volt = 2.0;
 8005dd0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005dd4:	647b      	str	r3, [r7, #68]	@ 0x44
                                break;
 8005dd6:	e019      	b.n	8005e0c <tester_setup+0x11c>
                            case 0x02:
                                volt = 2.5;
 8005dd8:	4b77      	ldr	r3, [pc, #476]	@ (8005fb8 <tester_setup+0x2c8>)
 8005dda:	647b      	str	r3, [r7, #68]	@ 0x44
                                break;
 8005ddc:	e016      	b.n	8005e0c <tester_setup+0x11c>
                            case 0x03:
                                volt = 2.8;
 8005dde:	4b77      	ldr	r3, [pc, #476]	@ (8005fbc <tester_setup+0x2cc>)
 8005de0:	647b      	str	r3, [r7, #68]	@ 0x44
                                break;
 8005de2:	e013      	b.n	8005e0c <tester_setup+0x11c>
                            case 0x04:
                                volt = 3.3;
 8005de4:	4b76      	ldr	r3, [pc, #472]	@ (8005fc0 <tester_setup+0x2d0>)
 8005de6:	647b      	str	r3, [r7, #68]	@ 0x44
                                break;
 8005de8:	e010      	b.n	8005e0c <tester_setup+0x11c>
                            case 0x05:
                                volt = 3.4;
 8005dea:	4b76      	ldr	r3, [pc, #472]	@ (8005fc4 <tester_setup+0x2d4>)
 8005dec:	647b      	str	r3, [r7, #68]	@ 0x44
                                break;
 8005dee:	e00d      	b.n	8005e0c <tester_setup+0x11c>
                            case 0x06:
                                volt = 3.6;
 8005df0:	4b75      	ldr	r3, [pc, #468]	@ (8005fc8 <tester_setup+0x2d8>)
 8005df2:	647b      	str	r3, [r7, #68]	@ 0x44
                                break;
 8005df4:	e00a      	b.n	8005e0c <tester_setup+0x11c>
                            case 0x07:
                                volt = 4.0;
 8005df6:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8005dfa:	647b      	str	r3, [r7, #68]	@ 0x44
                                break;
 8005dfc:	e006      	b.n	8005e0c <tester_setup+0x11c>
                            case 0x08:
                                volt = 4.2;
 8005dfe:	4b73      	ldr	r3, [pc, #460]	@ (8005fcc <tester_setup+0x2dc>)
 8005e00:	647b      	str	r3, [r7, #68]	@ 0x44
                                break;
 8005e02:	e003      	b.n	8005e0c <tester_setup+0x11c>
                            default:
                                volt = 0.0;
 8005e04:	f04f 0300 	mov.w	r3, #0
 8005e08:	647b      	str	r3, [r7, #68]	@ 0x44
                                break;
 8005e0a:	bf00      	nop
                        }
                        Set_Output_Voltage(id, volt);
 8005e0c:	7bbb      	ldrb	r3, [r7, #14]
 8005e0e:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8005e12:	4618      	mov	r0, r3
 8005e14:	f7fe f968 	bl	80040e8 <Set_Output_Voltage>
                    }
                    break;
 8005e18:	e309      	b.n	800642e <tester_setup+0x73e>

                case 0x02:  // Temperature function (Range: 1-6, Value: 0-256)
                    tempCardId = RxData_modbus_01[3];  // Temp card ID (1-6)
 8005e1a:	4b65      	ldr	r3, [pc, #404]	@ (8005fb0 <tester_setup+0x2c0>)
 8005e1c:	78db      	ldrb	r3, [r3, #3]
 8005e1e:	737b      	strb	r3, [r7, #13]
                    res = RxData_modbus_01[4];  // Resistance value (0-256)
 8005e20:	4b63      	ldr	r3, [pc, #396]	@ (8005fb0 <tester_setup+0x2c0>)
 8005e22:	791b      	ldrb	r3, [r3, #4]
 8005e24:	733b      	strb	r3, [r7, #12]

                    // Validate range (1-6 for temp card ID)
                    if (tempCardId >= 1 && tempCardId <= 6)
 8005e26:	7b7b      	ldrb	r3, [r7, #13]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f000 8302 	beq.w	8006432 <tester_setup+0x742>
 8005e2e:	7b7b      	ldrb	r3, [r7, #13]
 8005e30:	2b06      	cmp	r3, #6
 8005e32:	f200 82fe 	bhi.w	8006432 <tester_setup+0x742>
                    {
                        Set_Resistance(tempCardId, res);
 8005e36:	7b3a      	ldrb	r2, [r7, #12]
 8005e38:	7b7b      	ldrb	r3, [r7, #13]
 8005e3a:	4611      	mov	r1, r2
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f7fb fe61 	bl	8001b04 <Set_Resistance>
                        Set_LED_status(id_LED, LED_State);
 8005e42:	7cfa      	ldrb	r2, [r7, #19]
 8005e44:	7d3b      	ldrb	r3, [r7, #20]
 8005e46:	4611      	mov	r1, r2
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f7fe f9bb 	bl	80041c4 <Set_LED_status>
                        HAL_Delay(1000);
 8005e4e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005e52:	f002 fa1b 	bl	800828c <HAL_Delay>
                    }
                    break;
 8005e56:	e2ec      	b.n	8006432 <tester_setup+0x742>

                case 0x03:  // Balance function (Range: 1-23, Value: 1/0)
                    id = RxData_modbus_01[3];  // Cell ID (1-23)
 8005e58:	4b55      	ldr	r3, [pc, #340]	@ (8005fb0 <tester_setup+0x2c0>)
 8005e5a:	78db      	ldrb	r3, [r3, #3]
 8005e5c:	73bb      	strb	r3, [r7, #14]
                    uint8_t balance_state = RxData_modbus_01[4];  // 1 = on, 0 = off
 8005e5e:	4b54      	ldr	r3, [pc, #336]	@ (8005fb0 <tester_setup+0x2c0>)
 8005e60:	791b      	ldrb	r3, [r3, #4]
 8005e62:	70fb      	strb	r3, [r7, #3]

                    // Validate range and value
                    if (id >= 1 && id <= 23 && (balance_state == 0 || balance_state == 1))
 8005e64:	7bbb      	ldrb	r3, [r7, #14]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	f000 82e5 	beq.w	8006436 <tester_setup+0x746>
 8005e6c:	7bbb      	ldrb	r3, [r7, #14]
 8005e6e:	2b17      	cmp	r3, #23
 8005e70:	f200 82e1 	bhi.w	8006436 <tester_setup+0x746>
 8005e74:	78fb      	ldrb	r3, [r7, #3]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d003      	beq.n	8005e82 <tester_setup+0x192>
 8005e7a:	78fb      	ldrb	r3, [r7, #3]
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	f040 82da 	bne.w	8006436 <tester_setup+0x746>
                    {
                        Set_Balance_State(id, balance_state);
 8005e82:	78fa      	ldrb	r2, [r7, #3]
 8005e84:	7bbb      	ldrb	r3, [r7, #14]
 8005e86:	4611      	mov	r1, r2
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f000 fcfb 	bl	8006884 <Set_Balance_State>
                    }
                    break;
 8005e8e:	e2d2      	b.n	8006436 <tester_setup+0x746>

                case 0x04:  // Open wire test (Range: 1-24, Value: 1/0)
                    id = RxData_modbus_01[3];  // Wire ID (1-24)
 8005e90:	4b47      	ldr	r3, [pc, #284]	@ (8005fb0 <tester_setup+0x2c0>)
 8005e92:	78db      	ldrb	r3, [r3, #3]
 8005e94:	73bb      	strb	r3, [r7, #14]
                    uint8_t test_enable = RxData_modbus_01[4];  // 1 = enable, 0 = disable
 8005e96:	4b46      	ldr	r3, [pc, #280]	@ (8005fb0 <tester_setup+0x2c0>)
 8005e98:	791b      	ldrb	r3, [r3, #4]
 8005e9a:	713b      	strb	r3, [r7, #4]

                    // Validate range and value
                    if (id >= 1 && id <= 24 && (test_enable == 0 || test_enable == 1))
 8005e9c:	7bbb      	ldrb	r3, [r7, #14]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	f000 82cb 	beq.w	800643a <tester_setup+0x74a>
 8005ea4:	7bbb      	ldrb	r3, [r7, #14]
 8005ea6:	2b18      	cmp	r3, #24
 8005ea8:	f200 82c7 	bhi.w	800643a <tester_setup+0x74a>
 8005eac:	793b      	ldrb	r3, [r7, #4]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d003      	beq.n	8005eba <tester_setup+0x1ca>
 8005eb2:	793b      	ldrb	r3, [r7, #4]
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	f040 82c0 	bne.w	800643a <tester_setup+0x74a>
                    {
                        Open_Wire_Test(id, test_enable);
 8005eba:	793a      	ldrb	r2, [r7, #4]
 8005ebc:	7bbb      	ldrb	r3, [r7, #14]
 8005ebe:	4611      	mov	r1, r2
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f000 fced 	bl	80068a0 <Open_Wire_Test>
                    }
                    break;
 8005ec6:	e2b8      	b.n	800643a <tester_setup+0x74a>

                case 0x05:  // Daisy chain function (Range: 1, Value: 1/0)
                    uint8_t chain_state = RxData_modbus_01[4];  // 1 = enable, 0 = disable
 8005ec8:	4b39      	ldr	r3, [pc, #228]	@ (8005fb0 <tester_setup+0x2c0>)
 8005eca:	791b      	ldrb	r3, [r3, #4]
 8005ecc:	717b      	strb	r3, [r7, #5]

                    if (chain_state == 0 || chain_state == 1)
 8005ece:	797b      	ldrb	r3, [r7, #5]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d003      	beq.n	8005edc <tester_setup+0x1ec>
 8005ed4:	797b      	ldrb	r3, [r7, #5]
 8005ed6:	2b01      	cmp	r3, #1
 8005ed8:	f040 82b1 	bne.w	800643e <tester_setup+0x74e>
                    {
                        Set_Daisy_Chain(chain_state);
 8005edc:	797b      	ldrb	r3, [r7, #5]
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f000 fcec 	bl	80068bc <Set_Daisy_Chain>
                    }
                    break;
 8005ee4:	e2ab      	b.n	800643e <tester_setup+0x74e>

                case 0x06:  // Delay function
                    uint16_t delay_time = (RxData_modbus_01[3] << 8) | RxData_modbus_01[4];  // Combine bytes for delay time
 8005ee6:	4b32      	ldr	r3, [pc, #200]	@ (8005fb0 <tester_setup+0x2c0>)
 8005ee8:	78db      	ldrb	r3, [r3, #3]
 8005eea:	b21b      	sxth	r3, r3
 8005eec:	021b      	lsls	r3, r3, #8
 8005eee:	b21a      	sxth	r2, r3
 8005ef0:	4b2f      	ldr	r3, [pc, #188]	@ (8005fb0 <tester_setup+0x2c0>)
 8005ef2:	791b      	ldrb	r3, [r3, #4]
 8005ef4:	b21b      	sxth	r3, r3
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	b21b      	sxth	r3, r3
 8005efa:	80fb      	strh	r3, [r7, #6]
                    HAL_Delay(delay_time);
 8005efc:	88fb      	ldrh	r3, [r7, #6]
 8005efe:	4618      	mov	r0, r3
 8005f00:	f002 f9c4 	bl	800828c <HAL_Delay>
                    break;
 8005f04:	e2be      	b.n	8006484 <tester_setup+0x794>

                case 0x07:  // Cell LED function
                    id = RxData_modbus_01[3];  // LED ID
 8005f06:	4b2a      	ldr	r3, [pc, #168]	@ (8005fb0 <tester_setup+0x2c0>)
 8005f08:	78db      	ldrb	r3, [r3, #3]
 8005f0a:	73bb      	strb	r3, [r7, #14]
                    uint8_t led_state = RxData_modbus_01[4];  // LED state
 8005f0c:	4b28      	ldr	r3, [pc, #160]	@ (8005fb0 <tester_setup+0x2c0>)
 8005f0e:	791b      	ldrb	r3, [r3, #4]
 8005f10:	727b      	strb	r3, [r7, #9]

                    Set_LED_status(id, led_state);
 8005f12:	7a7a      	ldrb	r2, [r7, #9]
 8005f14:	7bbb      	ldrb	r3, [r7, #14]
 8005f16:	4611      	mov	r1, r2
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f7fe f953 	bl	80041c4 <Set_LED_status>
                    break;
 8005f1e:	e2b1      	b.n	8006484 <tester_setup+0x794>

                case 0x08:  // Automatic sequence function
                    uint8_t sequence_id = RxData_modbus_01[3];  // Sequence ID
 8005f20:	4b23      	ldr	r3, [pc, #140]	@ (8005fb0 <tester_setup+0x2c0>)
 8005f22:	78db      	ldrb	r3, [r3, #3]
 8005f24:	72fb      	strb	r3, [r7, #11]
                    uint8_t sequence_state = RxData_modbus_01[4];  // Sequence state
 8005f26:	4b22      	ldr	r3, [pc, #136]	@ (8005fb0 <tester_setup+0x2c0>)
 8005f28:	791b      	ldrb	r3, [r3, #4]
 8005f2a:	72bb      	strb	r3, [r7, #10]

                    Run_Automatic_Sequence(sequence_id, sequence_state);
 8005f2c:	7aba      	ldrb	r2, [r7, #10]
 8005f2e:	7afb      	ldrb	r3, [r7, #11]
 8005f30:	4611      	mov	r1, r2
 8005f32:	4618      	mov	r0, r3
 8005f34:	f000 fccd 	bl	80068d2 <Run_Automatic_Sequence>
                    Voltage_Sequence_Automatic();
 8005f38:	f000 fb66 	bl	8006608 <Voltage_Sequence_Automatic>
                    break;
 8005f3c:	e2a2      	b.n	8006484 <tester_setup+0x794>
                    break;
            }

            // setting_test_arrangement[]={};  // Fixed typo in comment
        }
        else if(RxData_modbus_01[1] == 0x4)  // GET function (0x4)
 8005f3e:	4b1c      	ldr	r3, [pc, #112]	@ (8005fb0 <tester_setup+0x2c0>)
 8005f40:	785b      	ldrb	r3, [r3, #1]
 8005f42:	2b04      	cmp	r3, #4
 8005f44:	f040 829e 	bne.w	8006484 <tester_setup+0x794>
        {
        	flag_1 = 2 ;
 8005f48:	4b1a      	ldr	r3, [pc, #104]	@ (8005fb4 <tester_setup+0x2c4>)
 8005f4a:	2202      	movs	r2, #2
 8005f4c:	601a      	str	r2, [r3, #0]
            uint8_t function_code = RxData_modbus_01[2];
 8005f4e:	4b18      	ldr	r3, [pc, #96]	@ (8005fb0 <tester_setup+0x2c0>)
 8005f50:	789b      	ldrb	r3, [r3, #2]
 8005f52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
            uint8_t id = RxData_modbus_01[3];
 8005f56:	4b16      	ldr	r3, [pc, #88]	@ (8005fb0 <tester_setup+0x2c0>)
 8005f58:	78db      	ldrb	r3, [r3, #3]
 8005f5a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42

            switch (function_code)
 8005f5e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005f62:	3b01      	subs	r3, #1
 8005f64:	2b0f      	cmp	r3, #15
 8005f66:	f200 826c 	bhi.w	8006442 <tester_setup+0x752>
 8005f6a:	a201      	add	r2, pc, #4	@ (adr r2, 8005f70 <tester_setup+0x280>)
 8005f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f70:	08005fd1 	.word	0x08005fd1
 8005f74:	08006061 	.word	0x08006061
 8005f78:	080060f3 	.word	0x080060f3
 8005f7c:	0800618f 	.word	0x0800618f
 8005f80:	08006241 	.word	0x08006241
 8005f84:	080062e7 	.word	0x080062e7
 8005f88:	08006307 	.word	0x08006307
 8005f8c:	08006327 	.word	0x08006327
 8005f90:	08006347 	.word	0x08006347
 8005f94:	08006367 	.word	0x08006367
 8005f98:	08006383 	.word	0x08006383
 8005f9c:	0800639f 	.word	0x0800639f
 8005fa0:	080063bb 	.word	0x080063bb
 8005fa4:	080063d7 	.word	0x080063d7
 8005fa8:	080063f3 	.word	0x080063f3
 8005fac:	0800640f 	.word	0x0800640f
 8005fb0:	2000121c 	.word	0x2000121c
 8005fb4:	20001218 	.word	0x20001218
 8005fb8:	40200000 	.word	0x40200000
 8005fbc:	40333333 	.word	0x40333333
 8005fc0:	40533333 	.word	0x40533333
 8005fc4:	4059999a 	.word	0x4059999a
 8005fc8:	40666666 	.word	0x40666666
 8005fcc:	40866666 	.word	0x40866666
            {
                case 0x01:  // Cell-voltage (Range: 1-23, Value: 2.0-4.2V)
                    if (id >= 0 && id <= 23)
 8005fd0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8005fd4:	2b17      	cmp	r3, #23
 8005fd6:	f200 8236 	bhi.w	8006446 <tester_setup+0x756>
                    {
//                    	Voltage_Sequence_Automatic();
                    	float get_voltage = Get_INA_Voltage(&cell_configs[id]);
 8005fda:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8005fde:	4613      	mov	r3, r2
 8005fe0:	005b      	lsls	r3, r3, #1
 8005fe2:	4413      	add	r3, r2
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	4a93      	ldr	r2, [pc, #588]	@ (8006234 <tester_setup+0x544>)
 8005fe8:	4413      	add	r3, r2
 8005fea:	4618      	mov	r0, r3
 8005fec:	f000 fbda 	bl	80067a4 <Get_INA_Voltage>
 8005ff0:	ed87 0a07 	vstr	s0, [r7, #28]
                    	uint16_t voltage_scaled = (uint16_t)(get_voltage * 10000); // Scale as needed
 8005ff4:	edd7 7a07 	vldr	s15, [r7, #28]
 8005ff8:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8006238 <tester_setup+0x548>
 8005ffc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006000:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006004:	ee17 3a90 	vmov	r3, s15
 8006008:	837b      	strh	r3, [r7, #26]

                    	TxData_modbus_01[0] = 0x07;  // slave address
 800600a:	4b8c      	ldr	r3, [pc, #560]	@ (800623c <tester_setup+0x54c>)
 800600c:	2207      	movs	r2, #7
 800600e:	701a      	strb	r2, [r3, #0]
                    	TxData_modbus_01[1] = voltage_scaled >> 8;
 8006010:	8b7b      	ldrh	r3, [r7, #26]
 8006012:	0a1b      	lsrs	r3, r3, #8
 8006014:	b29b      	uxth	r3, r3
 8006016:	b2da      	uxtb	r2, r3
 8006018:	4b88      	ldr	r3, [pc, #544]	@ (800623c <tester_setup+0x54c>)
 800601a:	705a      	strb	r2, [r3, #1]

                    	TxData_modbus_01[2] = voltage_scaled & 0xFF;
 800601c:	8b7b      	ldrh	r3, [r7, #26]
 800601e:	b2da      	uxtb	r2, r3
 8006020:	4b86      	ldr	r3, [pc, #536]	@ (800623c <tester_setup+0x54c>)
 8006022:	709a      	strb	r2, [r3, #2]
                    	TxData_modbus_01[3] = 0;
 8006024:	4b85      	ldr	r3, [pc, #532]	@ (800623c <tester_setup+0x54c>)
 8006026:	2200      	movs	r2, #0
 8006028:	70da      	strb	r2, [r3, #3]
                    	//The coil address will be 00000000 00000000 = 0 + 1 = 1

                    	TxData_modbus_01[4] = 0;  // force data high
 800602a:	4b84      	ldr	r3, [pc, #528]	@ (800623c <tester_setup+0x54c>)
 800602c:	2200      	movs	r2, #0
 800602e:	711a      	strb	r2, [r3, #4]
                    	TxData_modbus_01[5] = 0;  // force data low
 8006030:	4b82      	ldr	r3, [pc, #520]	@ (800623c <tester_setup+0x54c>)
 8006032:	2200      	movs	r2, #0
 8006034:	715a      	strb	r2, [r3, #5]

                    	uint16_t crc = crc16(TxData_modbus_01, 6);
 8006036:	2106      	movs	r1, #6
 8006038:	4880      	ldr	r0, [pc, #512]	@ (800623c <tester_setup+0x54c>)
 800603a:	f7ff fd81 	bl	8005b40 <crc16>
 800603e:	4603      	mov	r3, r0
 8006040:	833b      	strh	r3, [r7, #24]
                    	TxData_modbus_01[6] = crc&0xFF;   // CRC LOW
 8006042:	8b3b      	ldrh	r3, [r7, #24]
 8006044:	b2da      	uxtb	r2, r3
 8006046:	4b7d      	ldr	r3, [pc, #500]	@ (800623c <tester_setup+0x54c>)
 8006048:	719a      	strb	r2, [r3, #6]
                    	TxData_modbus_01[7] = (crc>>8)&0xFF;  // CRC HIGH
 800604a:	8b3b      	ldrh	r3, [r7, #24]
 800604c:	0a1b      	lsrs	r3, r3, #8
 800604e:	b29b      	uxth	r3, r3
 8006050:	b2da      	uxtb	r2, r3
 8006052:	4b7a      	ldr	r3, [pc, #488]	@ (800623c <tester_setup+0x54c>)
 8006054:	71da      	strb	r2, [r3, #7]

                    	sendData(TxData_modbus_01,6);
 8006056:	2106      	movs	r1, #6
 8006058:	4878      	ldr	r0, [pc, #480]	@ (800623c <tester_setup+0x54c>)
 800605a:	f7ff fd39 	bl	8005ad0 <sendData>



                    }
                    break;
 800605e:	e1f2      	b.n	8006446 <tester_setup+0x756>

                case 0x02:  // Cell-temp (Range: 1-6, Value: -20 to 100C)
                    if (id >= 0 && id <= 23)
 8006060:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8006064:	2b17      	cmp	r3, #23
 8006066:	f200 81f0 	bhi.w	800644a <tester_setup+0x75a>
                    {

						float get_Temp = Get_Cell_Temperature(&cell_configs[id]);
 800606a:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 800606e:	4613      	mov	r3, r2
 8006070:	005b      	lsls	r3, r3, #1
 8006072:	4413      	add	r3, r2
 8006074:	009b      	lsls	r3, r3, #2
 8006076:	4a6f      	ldr	r2, [pc, #444]	@ (8006234 <tester_setup+0x544>)
 8006078:	4413      	add	r3, r2
 800607a:	b2db      	uxtb	r3, r3
 800607c:	4618      	mov	r0, r3
 800607e:	f000 fbe7 	bl	8006850 <Get_Cell_Temperature>
 8006082:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
						uint16_t Temp_scaled = (uint16_t)(get_Temp * 10000); // Scale as needed
 8006086:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800608a:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8006238 <tester_setup+0x548>
 800608e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006092:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006096:	ee17 3a90 	vmov	r3, s15
 800609a:	847b      	strh	r3, [r7, #34]	@ 0x22

						TxData_modbus_01[0] = 0x07;  // slave address
 800609c:	4b67      	ldr	r3, [pc, #412]	@ (800623c <tester_setup+0x54c>)
 800609e:	2207      	movs	r2, #7
 80060a0:	701a      	strb	r2, [r3, #0]
						TxData_modbus_01[1] = Temp_scaled >> 8;
 80060a2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80060a4:	0a1b      	lsrs	r3, r3, #8
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	b2da      	uxtb	r2, r3
 80060aa:	4b64      	ldr	r3, [pc, #400]	@ (800623c <tester_setup+0x54c>)
 80060ac:	705a      	strb	r2, [r3, #1]

						TxData_modbus_01[2] = Temp_scaled & 0xFF;
 80060ae:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80060b0:	b2da      	uxtb	r2, r3
 80060b2:	4b62      	ldr	r3, [pc, #392]	@ (800623c <tester_setup+0x54c>)
 80060b4:	709a      	strb	r2, [r3, #2]
						TxData_modbus_01[3] = 0;
 80060b6:	4b61      	ldr	r3, [pc, #388]	@ (800623c <tester_setup+0x54c>)
 80060b8:	2200      	movs	r2, #0
 80060ba:	70da      	strb	r2, [r3, #3]
													//The coil address will be 00000000 00000000 = 0 + 1 = 1

						TxData_modbus_01[4] = 0;  // force data high
 80060bc:	4b5f      	ldr	r3, [pc, #380]	@ (800623c <tester_setup+0x54c>)
 80060be:	2200      	movs	r2, #0
 80060c0:	711a      	strb	r2, [r3, #4]
						TxData_modbus_01[5] = 0;  // force data low
 80060c2:	4b5e      	ldr	r3, [pc, #376]	@ (800623c <tester_setup+0x54c>)
 80060c4:	2200      	movs	r2, #0
 80060c6:	715a      	strb	r2, [r3, #5]

						uint16_t crc = crc16(TxData_modbus_01, 6);
 80060c8:	2106      	movs	r1, #6
 80060ca:	485c      	ldr	r0, [pc, #368]	@ (800623c <tester_setup+0x54c>)
 80060cc:	f7ff fd38 	bl	8005b40 <crc16>
 80060d0:	4603      	mov	r3, r0
 80060d2:	843b      	strh	r3, [r7, #32]
						TxData_modbus_01[6] = crc&0xFF;   // CRC LOW
 80060d4:	8c3b      	ldrh	r3, [r7, #32]
 80060d6:	b2da      	uxtb	r2, r3
 80060d8:	4b58      	ldr	r3, [pc, #352]	@ (800623c <tester_setup+0x54c>)
 80060da:	719a      	strb	r2, [r3, #6]
						TxData_modbus_01[7] = (crc>>8)&0xFF;  // CRC HIGH
 80060dc:	8c3b      	ldrh	r3, [r7, #32]
 80060de:	0a1b      	lsrs	r3, r3, #8
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	b2da      	uxtb	r2, r3
 80060e4:	4b55      	ldr	r3, [pc, #340]	@ (800623c <tester_setup+0x54c>)
 80060e6:	71da      	strb	r2, [r3, #7]

						sendData(TxData_modbus_01,7);
 80060e8:	2107      	movs	r1, #7
 80060ea:	4854      	ldr	r0, [pc, #336]	@ (800623c <tester_setup+0x54c>)
 80060ec:	f7ff fcf0 	bl	8005ad0 <sendData>
                    }
                    break;
 80060f0:	e1ab      	b.n	800644a <tester_setup+0x75a>

                case 0x03:  // Cell-current (Range: 1-23, Value: 1/0)
                    if (id >= 1 && id <= 23)
 80060f2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	f000 81a9 	beq.w	800644e <tester_setup+0x75e>
 80060fc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8006100:	2b17      	cmp	r3, #23
 8006102:	f200 81a4 	bhi.w	800644e <tester_setup+0x75e>
                    {


						float get_current = Get_Cell_Current(&cell_configs[id]);
 8006106:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 800610a:	4613      	mov	r3, r2
 800610c:	005b      	lsls	r3, r3, #1
 800610e:	4413      	add	r3, r2
 8006110:	009b      	lsls	r3, r3, #2
 8006112:	4a48      	ldr	r2, [pc, #288]	@ (8006234 <tester_setup+0x544>)
 8006114:	4413      	add	r3, r2
 8006116:	b2db      	uxtb	r3, r3
 8006118:	4618      	mov	r0, r3
 800611a:	f000 fba6 	bl	800686a <Get_Cell_Current>
 800611e:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
						uint16_t Current_scaled = (uint16_t)(get_current * 10000); // Scale as needed
 8006122:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006126:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8006238 <tester_setup+0x548>
 800612a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800612e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006132:	ee17 3a90 	vmov	r3, s15
 8006136:	857b      	strh	r3, [r7, #42]	@ 0x2a

						TxData_modbus_01[0] = 0x07;  // slave address
 8006138:	4b40      	ldr	r3, [pc, #256]	@ (800623c <tester_setup+0x54c>)
 800613a:	2207      	movs	r2, #7
 800613c:	701a      	strb	r2, [r3, #0]
						TxData_modbus_01[1] = Current_scaled >> 8;
 800613e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006140:	0a1b      	lsrs	r3, r3, #8
 8006142:	b29b      	uxth	r3, r3
 8006144:	b2da      	uxtb	r2, r3
 8006146:	4b3d      	ldr	r3, [pc, #244]	@ (800623c <tester_setup+0x54c>)
 8006148:	705a      	strb	r2, [r3, #1]

						TxData_modbus_01[2] = Current_scaled & 0xFF;
 800614a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800614c:	b2da      	uxtb	r2, r3
 800614e:	4b3b      	ldr	r3, [pc, #236]	@ (800623c <tester_setup+0x54c>)
 8006150:	709a      	strb	r2, [r3, #2]
						TxData_modbus_01[3] = 0;
 8006152:	4b3a      	ldr	r3, [pc, #232]	@ (800623c <tester_setup+0x54c>)
 8006154:	2200      	movs	r2, #0
 8006156:	70da      	strb	r2, [r3, #3]
													//The coil address will be 00000000 00000000 = 0 + 1 = 1

						TxData_modbus_01[4] = 0;  // force data high
 8006158:	4b38      	ldr	r3, [pc, #224]	@ (800623c <tester_setup+0x54c>)
 800615a:	2200      	movs	r2, #0
 800615c:	711a      	strb	r2, [r3, #4]
						TxData_modbus_01[5] = 0;  // force data low
 800615e:	4b37      	ldr	r3, [pc, #220]	@ (800623c <tester_setup+0x54c>)
 8006160:	2200      	movs	r2, #0
 8006162:	715a      	strb	r2, [r3, #5]

						uint16_t crc = crc16(TxData_modbus_01, 6);
 8006164:	2106      	movs	r1, #6
 8006166:	4835      	ldr	r0, [pc, #212]	@ (800623c <tester_setup+0x54c>)
 8006168:	f7ff fcea 	bl	8005b40 <crc16>
 800616c:	4603      	mov	r3, r0
 800616e:	853b      	strh	r3, [r7, #40]	@ 0x28
						TxData_modbus_01[6] = crc&0xFF;   // CRC LOW
 8006170:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006172:	b2da      	uxtb	r2, r3
 8006174:	4b31      	ldr	r3, [pc, #196]	@ (800623c <tester_setup+0x54c>)
 8006176:	719a      	strb	r2, [r3, #6]
						TxData_modbus_01[7] = (crc>>8)&0xFF;  // CRC HIGH
 8006178:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800617a:	0a1b      	lsrs	r3, r3, #8
 800617c:	b29b      	uxth	r3, r3
 800617e:	b2da      	uxtb	r2, r3
 8006180:	4b2e      	ldr	r3, [pc, #184]	@ (800623c <tester_setup+0x54c>)
 8006182:	71da      	strb	r2, [r3, #7]

						sendData(TxData_modbus_01,7);
 8006184:	2107      	movs	r1, #7
 8006186:	482d      	ldr	r0, [pc, #180]	@ (800623c <tester_setup+0x54c>)
 8006188:	f7ff fca2 	bl	8005ad0 <sendData>
                    }
                    break;
 800618c:	e15f      	b.n	800644e <tester_setup+0x75e>

                case 0x04:  // Cell-Temp_res (Range: 1-24, Value: 1/0)
                    if (id >= 1 && id <= 24)
 800618e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8006192:	2b00      	cmp	r3, #0
 8006194:	f000 815d 	beq.w	8006452 <tester_setup+0x762>
 8006198:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800619c:	2b18      	cmp	r3, #24
 800619e:	f200 8158 	bhi.w	8006452 <tester_setup+0x762>
                    {
                        Get_Cell_Temp_Resistance(id);
 80061a2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80061a6:	4618      	mov	r0, r3
 80061a8:	f000 fb46 	bl	8006838 <Get_Cell_Temp_Resistance>

						float get_Temp = Get_Cell_Temperature(&cell_configs[id]);
 80061ac:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 80061b0:	4613      	mov	r3, r2
 80061b2:	005b      	lsls	r3, r3, #1
 80061b4:	4413      	add	r3, r2
 80061b6:	009b      	lsls	r3, r3, #2
 80061b8:	4a1e      	ldr	r2, [pc, #120]	@ (8006234 <tester_setup+0x544>)
 80061ba:	4413      	add	r3, r2
 80061bc:	b2db      	uxtb	r3, r3
 80061be:	4618      	mov	r0, r3
 80061c0:	f000 fb46 	bl	8006850 <Get_Cell_Temperature>
 80061c4:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
						uint16_t Temp_scaled = (uint16_t)(get_Temp * 10000); // Scale as needed
 80061c8:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80061cc:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8006238 <tester_setup+0x548>
 80061d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80061d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80061d8:	ee17 3a90 	vmov	r3, s15
 80061dc:	867b      	strh	r3, [r7, #50]	@ 0x32

						TxData_modbus_01[0] = 0x07;  // slave address
 80061de:	4b17      	ldr	r3, [pc, #92]	@ (800623c <tester_setup+0x54c>)
 80061e0:	2207      	movs	r2, #7
 80061e2:	701a      	strb	r2, [r3, #0]
						TxData_modbus_01[1] = Temp_scaled >> 8;
 80061e4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80061e6:	0a1b      	lsrs	r3, r3, #8
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	b2da      	uxtb	r2, r3
 80061ec:	4b13      	ldr	r3, [pc, #76]	@ (800623c <tester_setup+0x54c>)
 80061ee:	705a      	strb	r2, [r3, #1]

						TxData_modbus_01[2] = Temp_scaled & 0xFF;
 80061f0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80061f2:	b2da      	uxtb	r2, r3
 80061f4:	4b11      	ldr	r3, [pc, #68]	@ (800623c <tester_setup+0x54c>)
 80061f6:	709a      	strb	r2, [r3, #2]
						TxData_modbus_01[3] = 0;
 80061f8:	4b10      	ldr	r3, [pc, #64]	@ (800623c <tester_setup+0x54c>)
 80061fa:	2200      	movs	r2, #0
 80061fc:	70da      	strb	r2, [r3, #3]
													//The coil address will be 00000000 00000000 = 0 + 1 = 1

						TxData_modbus_01[4] = 0;  // force data high
 80061fe:	4b0f      	ldr	r3, [pc, #60]	@ (800623c <tester_setup+0x54c>)
 8006200:	2200      	movs	r2, #0
 8006202:	711a      	strb	r2, [r3, #4]
						TxData_modbus_01[5] = 0;  // force data low
 8006204:	4b0d      	ldr	r3, [pc, #52]	@ (800623c <tester_setup+0x54c>)
 8006206:	2200      	movs	r2, #0
 8006208:	715a      	strb	r2, [r3, #5]

						uint16_t crc = crc16(TxData_modbus_01, 6);
 800620a:	2106      	movs	r1, #6
 800620c:	480b      	ldr	r0, [pc, #44]	@ (800623c <tester_setup+0x54c>)
 800620e:	f7ff fc97 	bl	8005b40 <crc16>
 8006212:	4603      	mov	r3, r0
 8006214:	863b      	strh	r3, [r7, #48]	@ 0x30
						TxData_modbus_01[6] = crc&0xFF;   // CRC LOW
 8006216:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006218:	b2da      	uxtb	r2, r3
 800621a:	4b08      	ldr	r3, [pc, #32]	@ (800623c <tester_setup+0x54c>)
 800621c:	719a      	strb	r2, [r3, #6]
						TxData_modbus_01[7] = (crc>>8)&0xFF;  // CRC HIGH
 800621e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006220:	0a1b      	lsrs	r3, r3, #8
 8006222:	b29b      	uxth	r3, r3
 8006224:	b2da      	uxtb	r2, r3
 8006226:	4b05      	ldr	r3, [pc, #20]	@ (800623c <tester_setup+0x54c>)
 8006228:	71da      	strb	r2, [r3, #7]

						sendData(TxData_modbus_01,7);
 800622a:	2107      	movs	r1, #7
 800622c:	4803      	ldr	r0, [pc, #12]	@ (800623c <tester_setup+0x54c>)
 800622e:	f7ff fc4f 	bl	8005ad0 <sendData>
                    }
                    break;
 8006232:	e10e      	b.n	8006452 <tester_setup+0x762>
 8006234:	0800df6c 	.word	0x0800df6c
 8006238:	461c4000 	.word	0x461c4000
 800623c:	2000131c 	.word	0x2000131c

                case 0x05:  // DC-CSU-Volt (Range: 1-23, Value: 2.0-4.2V)
                    if (id >= 1 && id <= 23)
 8006240:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8006244:	2b00      	cmp	r3, #0
 8006246:	f000 8106 	beq.w	8006456 <tester_setup+0x766>
 800624a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800624e:	2b17      	cmp	r3, #23
 8006250:	f200 8101 	bhi.w	8006456 <tester_setup+0x766>
                    {
                        Get_DC_CSU_Voltage(id);
 8006254:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8006258:	4618      	mov	r0, r3
 800625a:	f000 fb48 	bl	80068ee <Get_DC_CSU_Voltage>

						float get_Temp = Get_Cell_Temperature(&cell_configs[id]);
 800625e:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8006262:	4613      	mov	r3, r2
 8006264:	005b      	lsls	r3, r3, #1
 8006266:	4413      	add	r3, r2
 8006268:	009b      	lsls	r3, r3, #2
 800626a:	4a88      	ldr	r2, [pc, #544]	@ (800648c <tester_setup+0x79c>)
 800626c:	4413      	add	r3, r2
 800626e:	b2db      	uxtb	r3, r3
 8006270:	4618      	mov	r0, r3
 8006272:	f000 faed 	bl	8006850 <Get_Cell_Temperature>
 8006276:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
						uint16_t Temp_scaled = (uint16_t)(get_Temp * 10000); // Scale as needed
 800627a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800627e:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 8006490 <tester_setup+0x7a0>
 8006282:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006286:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800628a:	ee17 3a90 	vmov	r3, s15
 800628e:	877b      	strh	r3, [r7, #58]	@ 0x3a

						TxData_modbus_01[0] = 0x07;  // slave address
 8006290:	4b80      	ldr	r3, [pc, #512]	@ (8006494 <tester_setup+0x7a4>)
 8006292:	2207      	movs	r2, #7
 8006294:	701a      	strb	r2, [r3, #0]
						TxData_modbus_01[1] = Temp_scaled >> 8;
 8006296:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006298:	0a1b      	lsrs	r3, r3, #8
 800629a:	b29b      	uxth	r3, r3
 800629c:	b2da      	uxtb	r2, r3
 800629e:	4b7d      	ldr	r3, [pc, #500]	@ (8006494 <tester_setup+0x7a4>)
 80062a0:	705a      	strb	r2, [r3, #1]

						TxData_modbus_01[2] = Temp_scaled & 0xFF;
 80062a2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80062a4:	b2da      	uxtb	r2, r3
 80062a6:	4b7b      	ldr	r3, [pc, #492]	@ (8006494 <tester_setup+0x7a4>)
 80062a8:	709a      	strb	r2, [r3, #2]
						TxData_modbus_01[3] = 0;
 80062aa:	4b7a      	ldr	r3, [pc, #488]	@ (8006494 <tester_setup+0x7a4>)
 80062ac:	2200      	movs	r2, #0
 80062ae:	70da      	strb	r2, [r3, #3]
													//The coil address will be 00000000 00000000 = 0 + 1 = 1

						TxData_modbus_01[4] = 0;  // force data high
 80062b0:	4b78      	ldr	r3, [pc, #480]	@ (8006494 <tester_setup+0x7a4>)
 80062b2:	2200      	movs	r2, #0
 80062b4:	711a      	strb	r2, [r3, #4]
						TxData_modbus_01[5] = 0;  // force data low
 80062b6:	4b77      	ldr	r3, [pc, #476]	@ (8006494 <tester_setup+0x7a4>)
 80062b8:	2200      	movs	r2, #0
 80062ba:	715a      	strb	r2, [r3, #5]

						uint16_t crc = crc16(TxData_modbus_01, 6);
 80062bc:	2106      	movs	r1, #6
 80062be:	4875      	ldr	r0, [pc, #468]	@ (8006494 <tester_setup+0x7a4>)
 80062c0:	f7ff fc3e 	bl	8005b40 <crc16>
 80062c4:	4603      	mov	r3, r0
 80062c6:	873b      	strh	r3, [r7, #56]	@ 0x38
						TxData_modbus_01[6] = crc&0xFF;   // CRC LOW
 80062c8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80062ca:	b2da      	uxtb	r2, r3
 80062cc:	4b71      	ldr	r3, [pc, #452]	@ (8006494 <tester_setup+0x7a4>)
 80062ce:	719a      	strb	r2, [r3, #6]
						TxData_modbus_01[7] = (crc>>8)&0xFF;  // CRC HIGH
 80062d0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80062d2:	0a1b      	lsrs	r3, r3, #8
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	b2da      	uxtb	r2, r3
 80062d8:	4b6e      	ldr	r3, [pc, #440]	@ (8006494 <tester_setup+0x7a4>)
 80062da:	71da      	strb	r2, [r3, #7]

						sendData(TxData_modbus_01,7);
 80062dc:	2107      	movs	r1, #7
 80062de:	486d      	ldr	r0, [pc, #436]	@ (8006494 <tester_setup+0x7a4>)
 80062e0:	f7ff fbf6 	bl	8005ad0 <sendData>
                    }
                    break;
 80062e4:	e0b7      	b.n	8006456 <tester_setup+0x766>

                case 0x06:  // DC-CSU-Temp (Range: 1-6, Value: -20 to 100C)
                    if (id >= 1 && id <= 6)
 80062e6:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	f000 80b5 	beq.w	800645a <tester_setup+0x76a>
 80062f0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80062f4:	2b06      	cmp	r3, #6
 80062f6:	f200 80b0 	bhi.w	800645a <tester_setup+0x76a>
                    {
                        Get_DC_CSU_Temperature(id);
 80062fa:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80062fe:	4618      	mov	r0, r3
 8006300:	f000 fb02 	bl	8006908 <Get_DC_CSU_Temperature>
                    }
                    break;
 8006304:	e0a9      	b.n	800645a <tester_setup+0x76a>

                case 0x07:  // DC-CSU-Balance_reg (Range: 1-23, Value: 1/0)
                    if (id >= 1 && id <= 23)
 8006306:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800630a:	2b00      	cmp	r3, #0
 800630c:	f000 80a7 	beq.w	800645e <tester_setup+0x76e>
 8006310:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8006314:	2b17      	cmp	r3, #23
 8006316:	f200 80a2 	bhi.w	800645e <tester_setup+0x76e>
                    {
                        Get_DC_CSU_Balance_Register(id);
 800631a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800631e:	4618      	mov	r0, r3
 8006320:	f000 faff 	bl	8006922 <Get_DC_CSU_Balance_Register>
                    }
                    break;
 8006324:	e09b      	b.n	800645e <tester_setup+0x76e>

                case 0x08:  // DC-CSU-OW (Range: 1-24, Value: 1/0)
                    if (id >= 1 && id <= 24)
 8006326:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800632a:	2b00      	cmp	r3, #0
 800632c:	f000 8099 	beq.w	8006462 <tester_setup+0x772>
 8006330:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8006334:	2b18      	cmp	r3, #24
 8006336:	f200 8094 	bhi.w	8006462 <tester_setup+0x772>
                    {
                        Get_DC_CSU_Open_Wire(id);
 800633a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800633e:	4618      	mov	r0, r3
 8006340:	f000 fafb 	bl	800693a <Get_DC_CSU_Open_Wire>
                    }
                    break;
 8006344:	e08d      	b.n	8006462 <tester_setup+0x772>

                case 0x09:  // 11-CSU-Volt (Range: 1-23, Value: 2.0-4.2V)
                    if (id >= 1 && id <= 23)
 8006346:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800634a:	2b00      	cmp	r3, #0
 800634c:	f000 808b 	beq.w	8006466 <tester_setup+0x776>
 8006350:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8006354:	2b17      	cmp	r3, #23
 8006356:	f200 8086 	bhi.w	8006466 <tester_setup+0x776>
                    {
                        Get_11_CSU_Voltage(id);
 800635a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800635e:	4618      	mov	r0, r3
 8006360:	f000 faf7 	bl	8006952 <Get_11_CSU_Voltage>
                    }
                    break;
 8006364:	e07f      	b.n	8006466 <tester_setup+0x776>

                case 0x0A:  // 11-CSU-Temp (Range: 1-6, Value: -20 to 100C)
                    if (id >= 1 && id <= 6)
 8006366:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800636a:	2b00      	cmp	r3, #0
 800636c:	d07d      	beq.n	800646a <tester_setup+0x77a>
 800636e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8006372:	2b06      	cmp	r3, #6
 8006374:	d879      	bhi.n	800646a <tester_setup+0x77a>
                    {
                        Get_11_CSU_Temperature(id);
 8006376:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800637a:	4618      	mov	r0, r3
 800637c:	f000 faf6 	bl	800696c <Get_11_CSU_Temperature>
                    }
                    break;
 8006380:	e073      	b.n	800646a <tester_setup+0x77a>

                case 0x0B:  // 11-CSU-Balance_reg (Range: 1-23, Value: 1/0)
                    if (id >= 1 && id <= 23)
 8006382:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8006386:	2b00      	cmp	r3, #0
 8006388:	d071      	beq.n	800646e <tester_setup+0x77e>
 800638a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800638e:	2b17      	cmp	r3, #23
 8006390:	d86d      	bhi.n	800646e <tester_setup+0x77e>
                    {
                        Get_11_CSU_Balance_Register(id);
 8006392:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8006396:	4618      	mov	r0, r3
 8006398:	f000 faf5 	bl	8006986 <Get_11_CSU_Balance_Register>
                    }
                    break;
 800639c:	e067      	b.n	800646e <tester_setup+0x77e>

                case 0x0C:  // 11-CSU-OW (Range: 1-24, Value: 1/0)
                    if (id >= 1 && id <= 24)
 800639e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d065      	beq.n	8006472 <tester_setup+0x782>
 80063a6:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80063aa:	2b18      	cmp	r3, #24
 80063ac:	d861      	bhi.n	8006472 <tester_setup+0x782>
                    {
                        Get_11_CSU_Open_Wire(id);
 80063ae:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80063b2:	4618      	mov	r0, r3
 80063b4:	f000 faf3 	bl	800699e <Get_11_CSU_Open_Wire>
                    }
                    break;
 80063b8:	e05b      	b.n	8006472 <tester_setup+0x782>

                case 0x0D:  // 12-CSU-Volt (Range: 1-23, Value: 2.0-4.2V)
                    if (id >= 1 && id <= 23)
 80063ba:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d059      	beq.n	8006476 <tester_setup+0x786>
 80063c2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80063c6:	2b17      	cmp	r3, #23
 80063c8:	d855      	bhi.n	8006476 <tester_setup+0x786>
                    {
                        Get_12_CSU_Voltage(id);
 80063ca:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80063ce:	4618      	mov	r0, r3
 80063d0:	f000 faf1 	bl	80069b6 <Get_12_CSU_Voltage>
                    }
                    break;
 80063d4:	e04f      	b.n	8006476 <tester_setup+0x786>

                case 0x0E:  // 12-CSU-Temp (Range: 1-6, Value: -20 to 100C)
                    if (id >= 1 && id <= 6)
 80063d6:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d04d      	beq.n	800647a <tester_setup+0x78a>
 80063de:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80063e2:	2b06      	cmp	r3, #6
 80063e4:	d849      	bhi.n	800647a <tester_setup+0x78a>
                    {
                        Get_12_CSU_Temperature(id);
 80063e6:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80063ea:	4618      	mov	r0, r3
 80063ec:	f000 faf0 	bl	80069d0 <Get_12_CSU_Temperature>
                    }
                    break;
 80063f0:	e043      	b.n	800647a <tester_setup+0x78a>

                case 0x0F:  // 12-CSU-Balance_reg (Range: 1-23, Value: 1/0)
                    if (id >= 1 && id <= 23)
 80063f2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d041      	beq.n	800647e <tester_setup+0x78e>
 80063fa:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80063fe:	2b17      	cmp	r3, #23
 8006400:	d83d      	bhi.n	800647e <tester_setup+0x78e>
                    {
                        Get_12_CSU_Balance_Register(id);
 8006402:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8006406:	4618      	mov	r0, r3
 8006408:	f000 faef 	bl	80069ea <Get_12_CSU_Balance_Register>
                    }
                    break;
 800640c:	e037      	b.n	800647e <tester_setup+0x78e>

                case 0x10:  // 12-CSU-OW (Range: 1-24, Value: 1/0)
                    if (id >= 1 && id <= 24)
 800640e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8006412:	2b00      	cmp	r3, #0
 8006414:	d035      	beq.n	8006482 <tester_setup+0x792>
 8006416:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800641a:	2b18      	cmp	r3, #24
 800641c:	d831      	bhi.n	8006482 <tester_setup+0x792>
                    {
                        Get_12_CSU_Open_Wire(id);
 800641e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8006422:	4618      	mov	r0, r3
 8006424:	f000 faed 	bl	8006a02 <Get_12_CSU_Open_Wire>
                    }
                    break;
 8006428:	e02b      	b.n	8006482 <tester_setup+0x792>
                    break;
 800642a:	bf00      	nop
 800642c:	e02a      	b.n	8006484 <tester_setup+0x794>
                    break;
 800642e:	bf00      	nop
 8006430:	e028      	b.n	8006484 <tester_setup+0x794>
                    break;
 8006432:	bf00      	nop
 8006434:	e026      	b.n	8006484 <tester_setup+0x794>
                    break;
 8006436:	bf00      	nop
 8006438:	e024      	b.n	8006484 <tester_setup+0x794>
                    break;
 800643a:	bf00      	nop
 800643c:	e022      	b.n	8006484 <tester_setup+0x794>
                    break;
 800643e:	bf00      	nop
 8006440:	e020      	b.n	8006484 <tester_setup+0x794>

                default:
                    // Handle unknown GET function code
                    break;
 8006442:	bf00      	nop
 8006444:	e01e      	b.n	8006484 <tester_setup+0x794>
                    break;
 8006446:	bf00      	nop
 8006448:	e01c      	b.n	8006484 <tester_setup+0x794>
                    break;
 800644a:	bf00      	nop
 800644c:	e01a      	b.n	8006484 <tester_setup+0x794>
                    break;
 800644e:	bf00      	nop
 8006450:	e018      	b.n	8006484 <tester_setup+0x794>
                    break;
 8006452:	bf00      	nop
 8006454:	e016      	b.n	8006484 <tester_setup+0x794>
                    break;
 8006456:	bf00      	nop
 8006458:	e014      	b.n	8006484 <tester_setup+0x794>
                    break;
 800645a:	bf00      	nop
 800645c:	e012      	b.n	8006484 <tester_setup+0x794>
                    break;
 800645e:	bf00      	nop
 8006460:	e010      	b.n	8006484 <tester_setup+0x794>
                    break;
 8006462:	bf00      	nop
 8006464:	e00e      	b.n	8006484 <tester_setup+0x794>
                    break;
 8006466:	bf00      	nop
 8006468:	e00c      	b.n	8006484 <tester_setup+0x794>
                    break;
 800646a:	bf00      	nop
 800646c:	e00a      	b.n	8006484 <tester_setup+0x794>
                    break;
 800646e:	bf00      	nop
 8006470:	e008      	b.n	8006484 <tester_setup+0x794>
                    break;
 8006472:	bf00      	nop
 8006474:	e006      	b.n	8006484 <tester_setup+0x794>
                    break;
 8006476:	bf00      	nop
 8006478:	e004      	b.n	8006484 <tester_setup+0x794>
                    break;
 800647a:	bf00      	nop
 800647c:	e002      	b.n	8006484 <tester_setup+0x794>
                    break;
 800647e:	bf00      	nop
 8006480:	e000      	b.n	8006484 <tester_setup+0x794>
                    break;
 8006482:	bf00      	nop
    }
    else
    {
        // Handle case when RxData_modbus_01[0] != 7
    }
}
 8006484:	bf00      	nop
 8006486:	3748      	adds	r7, #72	@ 0x48
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}
 800648c:	0800df6c 	.word	0x0800df6c
 8006490:	461c4000 	.word	0x461c4000
 8006494:	2000131c 	.word	0x2000131c

08006498 <init_ina229_devices>:


void init_ina229_devices(void) {
 8006498:	b480      	push	{r7}
 800649a:	af00      	add	r7, sp, #0
    ina229_devices[0] = INA229_0;
 800649c:	4b36      	ldr	r3, [pc, #216]	@ (8006578 <init_ina229_devices+0xe0>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a36      	ldr	r2, [pc, #216]	@ (800657c <init_ina229_devices+0xe4>)
 80064a2:	6013      	str	r3, [r2, #0]
    ina229_devices[1] = INA229_1;
 80064a4:	4b36      	ldr	r3, [pc, #216]	@ (8006580 <init_ina229_devices+0xe8>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a34      	ldr	r2, [pc, #208]	@ (800657c <init_ina229_devices+0xe4>)
 80064aa:	6053      	str	r3, [r2, #4]
    ina229_devices[2] = INA229_2;
 80064ac:	4b35      	ldr	r3, [pc, #212]	@ (8006584 <init_ina229_devices+0xec>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a32      	ldr	r2, [pc, #200]	@ (800657c <init_ina229_devices+0xe4>)
 80064b2:	6093      	str	r3, [r2, #8]
    ina229_devices[3] = INA229_3;
 80064b4:	4b34      	ldr	r3, [pc, #208]	@ (8006588 <init_ina229_devices+0xf0>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a30      	ldr	r2, [pc, #192]	@ (800657c <init_ina229_devices+0xe4>)
 80064ba:	60d3      	str	r3, [r2, #12]
    ina229_devices[4] = INA229_4;
 80064bc:	4b33      	ldr	r3, [pc, #204]	@ (800658c <init_ina229_devices+0xf4>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a2e      	ldr	r2, [pc, #184]	@ (800657c <init_ina229_devices+0xe4>)
 80064c2:	6113      	str	r3, [r2, #16]
    ina229_devices[5] = INA229_5;
 80064c4:	4b32      	ldr	r3, [pc, #200]	@ (8006590 <init_ina229_devices+0xf8>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a2c      	ldr	r2, [pc, #176]	@ (800657c <init_ina229_devices+0xe4>)
 80064ca:	6153      	str	r3, [r2, #20]
    ina229_devices[6] = INA229_6;
 80064cc:	4b31      	ldr	r3, [pc, #196]	@ (8006594 <init_ina229_devices+0xfc>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a2a      	ldr	r2, [pc, #168]	@ (800657c <init_ina229_devices+0xe4>)
 80064d2:	6193      	str	r3, [r2, #24]
    ina229_devices[7] = INA229_7;
 80064d4:	4b30      	ldr	r3, [pc, #192]	@ (8006598 <init_ina229_devices+0x100>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a28      	ldr	r2, [pc, #160]	@ (800657c <init_ina229_devices+0xe4>)
 80064da:	61d3      	str	r3, [r2, #28]
    ina229_devices[8] = INA229_8;
 80064dc:	4b2f      	ldr	r3, [pc, #188]	@ (800659c <init_ina229_devices+0x104>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a26      	ldr	r2, [pc, #152]	@ (800657c <init_ina229_devices+0xe4>)
 80064e2:	6213      	str	r3, [r2, #32]
    ina229_devices[9] = INA229_9;
 80064e4:	4b2e      	ldr	r3, [pc, #184]	@ (80065a0 <init_ina229_devices+0x108>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a24      	ldr	r2, [pc, #144]	@ (800657c <init_ina229_devices+0xe4>)
 80064ea:	6253      	str	r3, [r2, #36]	@ 0x24
    ina229_devices[10] = INA229_10;
 80064ec:	4b2d      	ldr	r3, [pc, #180]	@ (80065a4 <init_ina229_devices+0x10c>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a22      	ldr	r2, [pc, #136]	@ (800657c <init_ina229_devices+0xe4>)
 80064f2:	6293      	str	r3, [r2, #40]	@ 0x28
    ina229_devices[11] = INA229_11;
 80064f4:	4b2c      	ldr	r3, [pc, #176]	@ (80065a8 <init_ina229_devices+0x110>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a20      	ldr	r2, [pc, #128]	@ (800657c <init_ina229_devices+0xe4>)
 80064fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
    ina229_devices[12] = INA229_12;
 80064fc:	4b2b      	ldr	r3, [pc, #172]	@ (80065ac <init_ina229_devices+0x114>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a1e      	ldr	r2, [pc, #120]	@ (800657c <init_ina229_devices+0xe4>)
 8006502:	6313      	str	r3, [r2, #48]	@ 0x30
    ina229_devices[13] = INA229_13;
 8006504:	4b2a      	ldr	r3, [pc, #168]	@ (80065b0 <init_ina229_devices+0x118>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a1c      	ldr	r2, [pc, #112]	@ (800657c <init_ina229_devices+0xe4>)
 800650a:	6353      	str	r3, [r2, #52]	@ 0x34
    ina229_devices[14] = INA229_14;
 800650c:	4b29      	ldr	r3, [pc, #164]	@ (80065b4 <init_ina229_devices+0x11c>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a1a      	ldr	r2, [pc, #104]	@ (800657c <init_ina229_devices+0xe4>)
 8006512:	6393      	str	r3, [r2, #56]	@ 0x38
    ina229_devices[15] = INA229_15;
 8006514:	4b28      	ldr	r3, [pc, #160]	@ (80065b8 <init_ina229_devices+0x120>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a18      	ldr	r2, [pc, #96]	@ (800657c <init_ina229_devices+0xe4>)
 800651a:	63d3      	str	r3, [r2, #60]	@ 0x3c
    ina229_devices[16] = INA229_16;
 800651c:	4b27      	ldr	r3, [pc, #156]	@ (80065bc <init_ina229_devices+0x124>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a16      	ldr	r2, [pc, #88]	@ (800657c <init_ina229_devices+0xe4>)
 8006522:	6413      	str	r3, [r2, #64]	@ 0x40
    ina229_devices[17] = INA229_17;
 8006524:	4b26      	ldr	r3, [pc, #152]	@ (80065c0 <init_ina229_devices+0x128>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a14      	ldr	r2, [pc, #80]	@ (800657c <init_ina229_devices+0xe4>)
 800652a:	6453      	str	r3, [r2, #68]	@ 0x44
    ina229_devices[18] = INA229_18;
 800652c:	4b25      	ldr	r3, [pc, #148]	@ (80065c4 <init_ina229_devices+0x12c>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a12      	ldr	r2, [pc, #72]	@ (800657c <init_ina229_devices+0xe4>)
 8006532:	6493      	str	r3, [r2, #72]	@ 0x48
    ina229_devices[19] = INA229_19;
 8006534:	4b24      	ldr	r3, [pc, #144]	@ (80065c8 <init_ina229_devices+0x130>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a10      	ldr	r2, [pc, #64]	@ (800657c <init_ina229_devices+0xe4>)
 800653a:	64d3      	str	r3, [r2, #76]	@ 0x4c
    ina229_devices[20] = INA229_20;
 800653c:	4b23      	ldr	r3, [pc, #140]	@ (80065cc <init_ina229_devices+0x134>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a0e      	ldr	r2, [pc, #56]	@ (800657c <init_ina229_devices+0xe4>)
 8006542:	6513      	str	r3, [r2, #80]	@ 0x50
    ina229_devices[21] = INA229_21;
 8006544:	4b22      	ldr	r3, [pc, #136]	@ (80065d0 <init_ina229_devices+0x138>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a0c      	ldr	r2, [pc, #48]	@ (800657c <init_ina229_devices+0xe4>)
 800654a:	6553      	str	r3, [r2, #84]	@ 0x54
    ina229_devices[22] = INA229_22;
 800654c:	4b21      	ldr	r3, [pc, #132]	@ (80065d4 <init_ina229_devices+0x13c>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a0a      	ldr	r2, [pc, #40]	@ (800657c <init_ina229_devices+0xe4>)
 8006552:	6593      	str	r3, [r2, #88]	@ 0x58
    ina229_devices[23] = INA229_23;
 8006554:	4b20      	ldr	r3, [pc, #128]	@ (80065d8 <init_ina229_devices+0x140>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a08      	ldr	r2, [pc, #32]	@ (800657c <init_ina229_devices+0xe4>)
 800655a:	65d3      	str	r3, [r2, #92]	@ 0x5c
    ina229_devices[24] = INA229_24;
 800655c:	4b1f      	ldr	r3, [pc, #124]	@ (80065dc <init_ina229_devices+0x144>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a06      	ldr	r2, [pc, #24]	@ (800657c <init_ina229_devices+0xe4>)
 8006562:	6613      	str	r3, [r2, #96]	@ 0x60
    ina229_devices[25] = INA229_25;
 8006564:	4b1e      	ldr	r3, [pc, #120]	@ (80065e0 <init_ina229_devices+0x148>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a04      	ldr	r2, [pc, #16]	@ (800657c <init_ina229_devices+0xe4>)
 800656a:	6653      	str	r3, [r2, #100]	@ 0x64
}
 800656c:	bf00      	nop
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr
 8006576:	bf00      	nop
 8006578:	0800d904 	.word	0x0800d904
 800657c:	2000171c 	.word	0x2000171c
 8006580:	0800d908 	.word	0x0800d908
 8006584:	0800d90c 	.word	0x0800d90c
 8006588:	0800d910 	.word	0x0800d910
 800658c:	0800d914 	.word	0x0800d914
 8006590:	0800d918 	.word	0x0800d918
 8006594:	0800d91c 	.word	0x0800d91c
 8006598:	0800d920 	.word	0x0800d920
 800659c:	0800d924 	.word	0x0800d924
 80065a0:	0800d928 	.word	0x0800d928
 80065a4:	0800d92c 	.word	0x0800d92c
 80065a8:	0800d930 	.word	0x0800d930
 80065ac:	0800d934 	.word	0x0800d934
 80065b0:	0800d938 	.word	0x0800d938
 80065b4:	0800d93c 	.word	0x0800d93c
 80065b8:	0800d940 	.word	0x0800d940
 80065bc:	0800d944 	.word	0x0800d944
 80065c0:	0800d948 	.word	0x0800d948
 80065c4:	0800d94c 	.word	0x0800d94c
 80065c8:	0800d950 	.word	0x0800d950
 80065cc:	0800d954 	.word	0x0800d954
 80065d0:	0800d958 	.word	0x0800d958
 80065d4:	0800d95c 	.word	0x0800d95c
 80065d8:	0800d960 	.word	0x0800d960
 80065dc:	0800d964 	.word	0x0800d964
 80065e0:	0800d968 	.word	0x0800d968

080065e4 <get_ina_handle>:

};


// Helper function to get INA handle from index
static INA229_Handle get_ina_handle(uint8_t index) {
 80065e4:	b480      	push	{r7}
 80065e6:	b083      	sub	sp, #12
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	4603      	mov	r3, r0
 80065ec:	71fb      	strb	r3, [r7, #7]
    return INA229_0 + index;  // Assuming INA handles are sequential
 80065ee:	4b05      	ldr	r3, [pc, #20]	@ (8006604 <get_ina_handle+0x20>)
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	79fb      	ldrb	r3, [r7, #7]
 80065f4:	015b      	lsls	r3, r3, #5
 80065f6:	4413      	add	r3, r2
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	370c      	adds	r7, #12
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr
 8006604:	0800d904 	.word	0x0800d904

08006608 <Voltage_Sequence_Automatic>:

void Voltage_Sequence_Automatic(void)
{
 8006608:	b5b0      	push	{r4, r5, r7, lr}
 800660a:	b08c      	sub	sp, #48	@ 0x30
 800660c:	af00      	add	r7, sp, #0

    const float test_voltages[] = {2.0f, 2.5f, 2.8f, 3.3f, 3.4f, 3.6f, 4.0f, 4.2f};
 800660e:	4b20      	ldr	r3, [pc, #128]	@ (8006690 <Voltage_Sequence_Automatic+0x88>)
 8006610:	463c      	mov	r4, r7
 8006612:	461d      	mov	r5, r3
 8006614:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006616:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006618:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800661c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    const int num_voltages = sizeof(test_voltages) / sizeof(test_voltages[0]);
 8006620:	2308      	movs	r3, #8
 8006622:	627b      	str	r3, [r7, #36]	@ 0x24
    const int num_cells = sizeof(cell_configs) / sizeof(cell_configs[0]);
 8006624:	231a      	movs	r3, #26
 8006626:	623b      	str	r3, [r7, #32]

    for(int v = 0; v < num_voltages; v++) {
 8006628:	2300      	movs	r3, #0
 800662a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800662c:	e027      	b.n	800667e <Voltage_Sequence_Automatic+0x76>
        for(int c = 0; c < num_cells; c++) {
 800662e:	2300      	movs	r3, #0
 8006630:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006632:	e01a      	b.n	800666a <Voltage_Sequence_Automatic+0x62>
        	Set_voltage_and_measure(&cell_configs[c], test_voltages[v]);
 8006634:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006636:	4613      	mov	r3, r2
 8006638:	005b      	lsls	r3, r3, #1
 800663a:	4413      	add	r3, r2
 800663c:	009b      	lsls	r3, r3, #2
 800663e:	4a15      	ldr	r2, [pc, #84]	@ (8006694 <Voltage_Sequence_Automatic+0x8c>)
 8006640:	441a      	add	r2, r3
 8006642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006644:	009b      	lsls	r3, r3, #2
 8006646:	3330      	adds	r3, #48	@ 0x30
 8006648:	443b      	add	r3, r7
 800664a:	3b30      	subs	r3, #48	@ 0x30
 800664c:	edd3 7a00 	vldr	s15, [r3]
 8006650:	eeb0 0a67 	vmov.f32	s0, s15
 8006654:	4610      	mov	r0, r2
 8006656:	f000 f81f 	bl	8006698 <Set_voltage_and_measure>

        	cell_voltage_read();
 800665a:	f7ff f9ef 	bl	8005a3c <cell_voltage_read>

            HAL_Delay(10);  // Delay between cells
 800665e:	200a      	movs	r0, #10
 8006660:	f001 fe14 	bl	800828c <HAL_Delay>
        for(int c = 0; c < num_cells; c++) {
 8006664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006666:	3301      	adds	r3, #1
 8006668:	62bb      	str	r3, [r7, #40]	@ 0x28
 800666a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800666c:	6a3b      	ldr	r3, [r7, #32]
 800666e:	429a      	cmp	r2, r3
 8006670:	dbe0      	blt.n	8006634 <Voltage_Sequence_Automatic+0x2c>
        }
        HAL_Delay(10);  // Delay between voltage levels
 8006672:	200a      	movs	r0, #10
 8006674:	f001 fe0a 	bl	800828c <HAL_Delay>
    for(int v = 0; v < num_voltages; v++) {
 8006678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800667a:	3301      	adds	r3, #1
 800667c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800667e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006682:	429a      	cmp	r2, r3
 8006684:	dbd3      	blt.n	800662e <Voltage_Sequence_Automatic+0x26>





}
 8006686:	bf00      	nop
 8006688:	bf00      	nop
 800668a:	3730      	adds	r7, #48	@ 0x30
 800668c:	46bd      	mov	sp, r7
 800668e:	bdb0      	pop	{r4, r5, r7, pc}
 8006690:	0800cbe0 	.word	0x0800cbe0
 8006694:	0800df6c 	.word	0x0800df6c

08006698 <Set_voltage_and_measure>:

void Set_voltage_and_measure(const Cell_Config* cell, float voltage)

{
 8006698:	b590      	push	{r4, r7, lr}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	ed87 0a00 	vstr	s0, [r7]
    // Get the actual handles from the configuration
    INA229_Handle ina = get_ina_handle(cell->ina_index);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	785b      	ldrb	r3, [r3, #1]
 80066a8:	4618      	mov	r0, r3
 80066aa:	f7ff ff9b 	bl	80065e4 <get_ina_handle>
 80066ae:	60f8      	str	r0, [r7, #12]

    // Only set voltage and control LED for cells 0-11 (skip CSU cells 12 and 13) COZ this is for the slave board reading
    if (cell->cell_id != 24 && cell->cell_id != 25)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	781b      	ldrb	r3, [r3, #0]
 80066b4:	2b18      	cmp	r3, #24
 80066b6:	d010      	beq.n	80066da <Set_voltage_and_measure+0x42>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	781b      	ldrb	r3, [r3, #0]
 80066bc:	2b19      	cmp	r3, #25
 80066be:	d00c      	beq.n	80066da <Set_voltage_and_measure+0x42>

    {

    // Set voltage for the cell
    Set_Output_Voltage(cell->cell_id, voltage);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	781b      	ldrb	r3, [r3, #0]
 80066c4:	ed97 0a00 	vldr	s0, [r7]
 80066c8:	4618      	mov	r0, r3
 80066ca:	f7fd fd0d 	bl	80040e8 <Set_Output_Voltage>

    // Turn on LED

    Set_LED_status(cell->cell_id, OFF);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	781b      	ldrb	r3, [r3, #0]
 80066d2:	2101      	movs	r1, #1
 80066d4:	4618      	mov	r0, r3
 80066d6:	f7fd fd75 	bl	80041c4 <Set_LED_status>

    }
    HAL_Delay(10);
 80066da:	200a      	movs	r0, #10
 80066dc:	f001 fdd6 	bl	800828c <HAL_Delay>
    // Read voltage and temperature
    HAL_GPIO_WritePin(cell->gpio, cell->cs_pin, GPIO_PIN_RESET);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6858      	ldr	r0, [r3, #4]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	891b      	ldrh	r3, [r3, #8]
 80066e8:	2200      	movs	r2, #0
 80066ea:	4619      	mov	r1, r3
 80066ec:	f002 fc76 	bl	8008fdc <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80066f0:	2001      	movs	r0, #1
 80066f2:	f001 fdcb 	bl	800828c <HAL_Delay>
    INA229_Readings[cell->ina_index].voltage_V = INA229_getVBUS_V(ina);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	785b      	ldrb	r3, [r3, #1]
 80066fa:	461c      	mov	r4, r3
 80066fc:	68f8      	ldr	r0, [r7, #12]
 80066fe:	f7fd fe83 	bl	8004408 <INA229_getVBUS_V>
 8006702:	eef0 7a40 	vmov.f32	s15, s0
 8006706:	4a26      	ldr	r2, [pc, #152]	@ (80067a0 <Set_voltage_and_measure+0x108>)
 8006708:	0123      	lsls	r3, r4, #4
 800670a:	4413      	add	r3, r2
 800670c:	edc3 7a00 	vstr	s15, [r3]
    HAL_Delay(1);
 8006710:	2001      	movs	r0, #1
 8006712:	f001 fdbb 	bl	800828c <HAL_Delay>
    HAL_GPIO_WritePin(cell->gpio, cell->cs_pin, GPIO_PIN_SET);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6858      	ldr	r0, [r3, #4]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	891b      	ldrh	r3, [r3, #8]
 800671e:	2201      	movs	r2, #1
 8006720:	4619      	mov	r1, r3
 8006722:	f002 fc5b 	bl	8008fdc <HAL_GPIO_WritePin>

    HAL_Delay(10);
 8006726:	200a      	movs	r0, #10
 8006728:	f001 fdb0 	bl	800828c <HAL_Delay>

    HAL_GPIO_WritePin(cell->gpio, cell->cs_pin, GPIO_PIN_RESET);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6858      	ldr	r0, [r3, #4]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	891b      	ldrh	r3, [r3, #8]
 8006734:	2200      	movs	r2, #0
 8006736:	4619      	mov	r1, r3
 8006738:	f002 fc50 	bl	8008fdc <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800673c:	2001      	movs	r0, #1
 800673e:	f001 fda5 	bl	800828c <HAL_Delay>
    INA229_Readings[cell->ina_index].temperature_C = INA229_getDIETEMP_C(ina);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	785b      	ldrb	r3, [r3, #1]
 8006746:	461c      	mov	r4, r3
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f7fd febb 	bl	80044c4 <INA229_getDIETEMP_C>
 800674e:	eef0 7a40 	vmov.f32	s15, s0
 8006752:	4a13      	ldr	r2, [pc, #76]	@ (80067a0 <Set_voltage_and_measure+0x108>)
 8006754:	0123      	lsls	r3, r4, #4
 8006756:	4413      	add	r3, r2
 8006758:	3308      	adds	r3, #8
 800675a:	edc3 7a00 	vstr	s15, [r3]
    HAL_Delay(1);
 800675e:	2001      	movs	r0, #1
 8006760:	f001 fd94 	bl	800828c <HAL_Delay>
    HAL_GPIO_WritePin(cell->gpio, cell->cs_pin, GPIO_PIN_SET);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6858      	ldr	r0, [r3, #4]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	891b      	ldrh	r3, [r3, #8]
 800676c:	2201      	movs	r2, #1
 800676e:	4619      	mov	r1, r3
 8006770:	f002 fc34 	bl	8008fdc <HAL_GPIO_WritePin>

    // Turn off LED
    HAL_Delay(10);
 8006774:	200a      	movs	r0, #10
 8006776:	f001 fd89 	bl	800828c <HAL_Delay>

    // Only turn off LED for cells 0-11 (skip CSU cells 12 and 13)
    if (cell->cell_id != 24 && cell->cell_id != 25)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	781b      	ldrb	r3, [r3, #0]
 800677e:	2b18      	cmp	r3, #24
 8006780:	d009      	beq.n	8006796 <Set_voltage_and_measure+0xfe>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	2b19      	cmp	r3, #25
 8006788:	d005      	beq.n	8006796 <Set_voltage_and_measure+0xfe>

    {

    Set_LED_status(cell->cell_id, ON);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	781b      	ldrb	r3, [r3, #0]
 800678e:	2100      	movs	r1, #0
 8006790:	4618      	mov	r0, r3
 8006792:	f7fd fd17 	bl	80041c4 <Set_LED_status>

    }
}
 8006796:	bf00      	nop
 8006798:	3714      	adds	r7, #20
 800679a:	46bd      	mov	sp, r7
 800679c:	bd90      	pop	{r4, r7, pc}
 800679e:	bf00      	nop
 80067a0:	20000e5c 	.word	0x20000e5c

080067a4 <Get_INA_Voltage>:


float Get_INA_Voltage(Cell_Config* cell)
{
 80067a4:	b590      	push	{r4, r7, lr}
 80067a6:	b085      	sub	sp, #20
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]

    // Get the actual handles from the configuration
    INA229_Handle ina = get_ina_handle(cell->ina_index);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	785b      	ldrb	r3, [r3, #1]
 80067b0:	4618      	mov	r0, r3
 80067b2:	f7ff ff17 	bl	80065e4 <get_ina_handle>
 80067b6:	60f8      	str	r0, [r7, #12]

	Set_LED_status(cell->cell_id, OFF);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	781b      	ldrb	r3, [r3, #0]
 80067bc:	2101      	movs	r1, #1
 80067be:	4618      	mov	r0, r3
 80067c0:	f7fd fd00 	bl	80041c4 <Set_LED_status>

    HAL_GPIO_WritePin(cell->gpio, cell->cs_pin, GPIO_PIN_RESET);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6858      	ldr	r0, [r3, #4]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	891b      	ldrh	r3, [r3, #8]
 80067cc:	2200      	movs	r2, #0
 80067ce:	4619      	mov	r1, r3
 80067d0:	f002 fc04 	bl	8008fdc <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80067d4:	2001      	movs	r0, #1
 80067d6:	f001 fd59 	bl	800828c <HAL_Delay>
    INA229_Readings[cell->ina_index].temperature_C = INA229_getVBUS_V(ina);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	785b      	ldrb	r3, [r3, #1]
 80067de:	461c      	mov	r4, r3
 80067e0:	68f8      	ldr	r0, [r7, #12]
 80067e2:	f7fd fe11 	bl	8004408 <INA229_getVBUS_V>
 80067e6:	eef0 7a40 	vmov.f32	s15, s0
 80067ea:	4a12      	ldr	r2, [pc, #72]	@ (8006834 <Get_INA_Voltage+0x90>)
 80067ec:	0123      	lsls	r3, r4, #4
 80067ee:	4413      	add	r3, r2
 80067f0:	3308      	adds	r3, #8
 80067f2:	edc3 7a00 	vstr	s15, [r3]
    HAL_Delay(1);
 80067f6:	2001      	movs	r0, #1
 80067f8:	f001 fd48 	bl	800828c <HAL_Delay>
    HAL_GPIO_WritePin(cell->gpio, cell->cs_pin, GPIO_PIN_SET);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6858      	ldr	r0, [r3, #4]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	891b      	ldrh	r3, [r3, #8]
 8006804:	2201      	movs	r2, #1
 8006806:	4619      	mov	r1, r3
 8006808:	f002 fbe8 	bl	8008fdc <HAL_GPIO_WritePin>

	Set_LED_status(cell->cell_id, ON);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	2100      	movs	r1, #0
 8006812:	4618      	mov	r0, r3
 8006814:	f7fd fcd6 	bl	80041c4 <Set_LED_status>

	return INA229_Readings[cell->ina_index].voltage_V;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	785b      	ldrb	r3, [r3, #1]
 800681c:	4a05      	ldr	r2, [pc, #20]	@ (8006834 <Get_INA_Voltage+0x90>)
 800681e:	011b      	lsls	r3, r3, #4
 8006820:	4413      	add	r3, r2
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	ee07 3a90 	vmov	s15, r3
}
 8006828:	eeb0 0a67 	vmov.f32	s0, s15
 800682c:	3714      	adds	r7, #20
 800682e:	46bd      	mov	sp, r7
 8006830:	bd90      	pop	{r4, r7, pc}
 8006832:	bf00      	nop
 8006834:	20000e5c 	.word	0x20000e5c

08006838 <Get_Cell_Temp_Resistance>:

	return INA229_Readings[cell->ina_index].voltage_V;
}

uint8_t Get_Cell_Temp_Resistance(uint8_t id)
{
 8006838:	b480      	push	{r7}
 800683a:	b083      	sub	sp, #12
 800683c:	af00      	add	r7, sp, #0
 800683e:	4603      	mov	r3, r0
 8006840:	71fb      	strb	r3, [r7, #7]

}
 8006842:	bf00      	nop
 8006844:	4618      	mov	r0, r3
 8006846:	370c      	adds	r7, #12
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr

08006850 <Get_Cell_Temperature>:
float Get_Cell_Voltage(uint8_t id)
{

}
float Get_Cell_Temperature(uint8_t id)
{
 8006850:	b480      	push	{r7}
 8006852:	b083      	sub	sp, #12
 8006854:	af00      	add	r7, sp, #0
 8006856:	4603      	mov	r3, r0
 8006858:	71fb      	strb	r3, [r7, #7]

}
 800685a:	bf00      	nop
 800685c:	eeb0 0a67 	vmov.f32	s0, s15
 8006860:	370c      	adds	r7, #12
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr

0800686a <Get_Cell_Current>:
float Get_Cell_Current(uint8_t id)
{
 800686a:	b480      	push	{r7}
 800686c:	b083      	sub	sp, #12
 800686e:	af00      	add	r7, sp, #0
 8006870:	4603      	mov	r3, r0
 8006872:	71fb      	strb	r3, [r7, #7]

}
 8006874:	bf00      	nop
 8006876:	eeb0 0a67 	vmov.f32	s0, s15
 800687a:	370c      	adds	r7, #12
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr

08006884 <Set_Balance_State>:


void Set_Balance_State(uint8_t id, uint8_t balance_state)
{
 8006884:	b480      	push	{r7}
 8006886:	b083      	sub	sp, #12
 8006888:	af00      	add	r7, sp, #0
 800688a:	4603      	mov	r3, r0
 800688c:	460a      	mov	r2, r1
 800688e:	71fb      	strb	r3, [r7, #7]
 8006890:	4613      	mov	r3, r2
 8006892:	71bb      	strb	r3, [r7, #6]

}
 8006894:	bf00      	nop
 8006896:	370c      	adds	r7, #12
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr

080068a0 <Open_Wire_Test>:
void Open_Wire_Test(uint8_t id, uint8_t test_enable)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b083      	sub	sp, #12
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	4603      	mov	r3, r0
 80068a8:	460a      	mov	r2, r1
 80068aa:	71fb      	strb	r3, [r7, #7]
 80068ac:	4613      	mov	r3, r2
 80068ae:	71bb      	strb	r3, [r7, #6]

}
 80068b0:	bf00      	nop
 80068b2:	370c      	adds	r7, #12
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr

080068bc <Set_Daisy_Chain>:
void Set_Daisy_Chain(uint8_t chain_state)
{
 80068bc:	b480      	push	{r7}
 80068be:	b083      	sub	sp, #12
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	4603      	mov	r3, r0
 80068c4:	71fb      	strb	r3, [r7, #7]

}
 80068c6:	bf00      	nop
 80068c8:	370c      	adds	r7, #12
 80068ca:	46bd      	mov	sp, r7
 80068cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d0:	4770      	bx	lr

080068d2 <Run_Automatic_Sequence>:
void Run_Automatic_Sequence(uint8_t sequence_id, uint8_t sequence_state)
{
 80068d2:	b480      	push	{r7}
 80068d4:	b083      	sub	sp, #12
 80068d6:	af00      	add	r7, sp, #0
 80068d8:	4603      	mov	r3, r0
 80068da:	460a      	mov	r2, r1
 80068dc:	71fb      	strb	r3, [r7, #7]
 80068de:	4613      	mov	r3, r2
 80068e0:	71bb      	strb	r3, [r7, #6]

}
 80068e2:	bf00      	nop
 80068e4:	370c      	adds	r7, #12
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr

080068ee <Get_DC_CSU_Voltage>:

// GET functions - DC-CSU measurements
float Get_DC_CSU_Voltage(uint8_t id)
{
 80068ee:	b480      	push	{r7}
 80068f0:	b083      	sub	sp, #12
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	4603      	mov	r3, r0
 80068f6:	71fb      	strb	r3, [r7, #7]

}
 80068f8:	bf00      	nop
 80068fa:	eeb0 0a67 	vmov.f32	s0, s15
 80068fe:	370c      	adds	r7, #12
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr

08006908 <Get_DC_CSU_Temperature>:
float Get_DC_CSU_Temperature(uint8_t id)
{
 8006908:	b480      	push	{r7}
 800690a:	b083      	sub	sp, #12
 800690c:	af00      	add	r7, sp, #0
 800690e:	4603      	mov	r3, r0
 8006910:	71fb      	strb	r3, [r7, #7]

}
 8006912:	bf00      	nop
 8006914:	eeb0 0a67 	vmov.f32	s0, s15
 8006918:	370c      	adds	r7, #12
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr

08006922 <Get_DC_CSU_Balance_Register>:
uint8_t Get_DC_CSU_Balance_Register(uint8_t id)
{
 8006922:	b480      	push	{r7}
 8006924:	b083      	sub	sp, #12
 8006926:	af00      	add	r7, sp, #0
 8006928:	4603      	mov	r3, r0
 800692a:	71fb      	strb	r3, [r7, #7]

}
 800692c:	bf00      	nop
 800692e:	4618      	mov	r0, r3
 8006930:	370c      	adds	r7, #12
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr

0800693a <Get_DC_CSU_Open_Wire>:
uint8_t Get_DC_CSU_Open_Wire(uint8_t id)
{
 800693a:	b480      	push	{r7}
 800693c:	b083      	sub	sp, #12
 800693e:	af00      	add	r7, sp, #0
 8006940:	4603      	mov	r3, r0
 8006942:	71fb      	strb	r3, [r7, #7]

}
 8006944:	bf00      	nop
 8006946:	4618      	mov	r0, r3
 8006948:	370c      	adds	r7, #12
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr

08006952 <Get_11_CSU_Voltage>:

// GET functions - 11-CSU measurements
float Get_11_CSU_Voltage(uint8_t id)
{
 8006952:	b480      	push	{r7}
 8006954:	b083      	sub	sp, #12
 8006956:	af00      	add	r7, sp, #0
 8006958:	4603      	mov	r3, r0
 800695a:	71fb      	strb	r3, [r7, #7]

}
 800695c:	bf00      	nop
 800695e:	eeb0 0a67 	vmov.f32	s0, s15
 8006962:	370c      	adds	r7, #12
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr

0800696c <Get_11_CSU_Temperature>:
float Get_11_CSU_Temperature(uint8_t id)
{
 800696c:	b480      	push	{r7}
 800696e:	b083      	sub	sp, #12
 8006970:	af00      	add	r7, sp, #0
 8006972:	4603      	mov	r3, r0
 8006974:	71fb      	strb	r3, [r7, #7]

}
 8006976:	bf00      	nop
 8006978:	eeb0 0a67 	vmov.f32	s0, s15
 800697c:	370c      	adds	r7, #12
 800697e:	46bd      	mov	sp, r7
 8006980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006984:	4770      	bx	lr

08006986 <Get_11_CSU_Balance_Register>:
uint8_t Get_11_CSU_Balance_Register(uint8_t id)
{
 8006986:	b480      	push	{r7}
 8006988:	b083      	sub	sp, #12
 800698a:	af00      	add	r7, sp, #0
 800698c:	4603      	mov	r3, r0
 800698e:	71fb      	strb	r3, [r7, #7]

}
 8006990:	bf00      	nop
 8006992:	4618      	mov	r0, r3
 8006994:	370c      	adds	r7, #12
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr

0800699e <Get_11_CSU_Open_Wire>:
uint8_t Get_11_CSU_Open_Wire(uint8_t id)
{
 800699e:	b480      	push	{r7}
 80069a0:	b083      	sub	sp, #12
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	4603      	mov	r3, r0
 80069a6:	71fb      	strb	r3, [r7, #7]

}
 80069a8:	bf00      	nop
 80069aa:	4618      	mov	r0, r3
 80069ac:	370c      	adds	r7, #12
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr

080069b6 <Get_12_CSU_Voltage>:

// GET functions - 12-CSU measurements
float Get_12_CSU_Voltage(uint8_t id)
{
 80069b6:	b480      	push	{r7}
 80069b8:	b083      	sub	sp, #12
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	4603      	mov	r3, r0
 80069be:	71fb      	strb	r3, [r7, #7]

}
 80069c0:	bf00      	nop
 80069c2:	eeb0 0a67 	vmov.f32	s0, s15
 80069c6:	370c      	adds	r7, #12
 80069c8:	46bd      	mov	sp, r7
 80069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ce:	4770      	bx	lr

080069d0 <Get_12_CSU_Temperature>:
float Get_12_CSU_Temperature(uint8_t id)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b083      	sub	sp, #12
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	4603      	mov	r3, r0
 80069d8:	71fb      	strb	r3, [r7, #7]

}
 80069da:	bf00      	nop
 80069dc:	eeb0 0a67 	vmov.f32	s0, s15
 80069e0:	370c      	adds	r7, #12
 80069e2:	46bd      	mov	sp, r7
 80069e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e8:	4770      	bx	lr

080069ea <Get_12_CSU_Balance_Register>:
uint8_t Get_12_CSU_Balance_Register(uint8_t id)
{
 80069ea:	b480      	push	{r7}
 80069ec:	b083      	sub	sp, #12
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	4603      	mov	r3, r0
 80069f2:	71fb      	strb	r3, [r7, #7]

}
 80069f4:	bf00      	nop
 80069f6:	4618      	mov	r0, r3
 80069f8:	370c      	adds	r7, #12
 80069fa:	46bd      	mov	sp, r7
 80069fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a00:	4770      	bx	lr

08006a02 <Get_12_CSU_Open_Wire>:
uint8_t Get_12_CSU_Open_Wire(uint8_t id)
{
 8006a02:	b480      	push	{r7}
 8006a04:	b083      	sub	sp, #12
 8006a06:	af00      	add	r7, sp, #0
 8006a08:	4603      	mov	r3, r0
 8006a0a:	71fb      	strb	r3, [r7, #7]

}
 8006a0c:	bf00      	nop
 8006a0e:	4618      	mov	r0, r3
 8006a10:	370c      	adds	r7, #12
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr
	...

08006a1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006a1c:	b590      	push	{r4, r7, lr}
 8006a1e:	b08f      	sub	sp, #60	@ 0x3c
 8006a20:	af06      	add	r7, sp, #24

  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

    memset(RxData_modbus_01, 0, sizeof(RxData_modbus_01));
 8006a22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a26:	2100      	movs	r1, #0
 8006a28:	48a7      	ldr	r0, [pc, #668]	@ (8006cc8 <main+0x2ac>)
 8006a2a:	f006 f813 	bl	800ca54 <memset>
    memset(TxData_modbus_01, 0, sizeof(TxData_modbus_01));
 8006a2e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a32:	2100      	movs	r1, #0
 8006a34:	48a5      	ldr	r0, [pc, #660]	@ (8006ccc <main+0x2b0>)
 8006a36:	f006 f80d 	bl	800ca54 <memset>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006a3a:	f001 fbb5 	bl	80081a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006a3e:	f000 f973 	bl	8006d28 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006a42:	f000 fc87 	bl	8007354 <MX_GPIO_Init>
  MX_SPI1_Init();
 8006a46:	f000 fb05 	bl	8007054 <MX_SPI1_Init>
  MX_SPI2_Init();
 8006a4a:	f000 fb39 	bl	80070c0 <MX_SPI2_Init>
  MX_I2C2_Init();
 8006a4e:	f000 fa81 	bl	8006f54 <MX_I2C2_Init>
  MX_I2C3_Init();
 8006a52:	f000 fabf 	bl	8006fd4 <MX_I2C3_Init>
  MX_SPI3_Init();
 8006a56:	f000 fb69 	bl	800712c <MX_SPI3_Init>
  MX_SPI4_Init();
 8006a5a:	f000 fb9d 	bl	8007198 <MX_SPI4_Init>
  MX_CAN1_Init();
 8006a5e:	f000 f9cf 	bl	8006e00 <MX_CAN1_Init>
  MX_CAN2_Init();
 8006a62:	f000 fa03 	bl	8006e6c <MX_CAN2_Init>
  MX_I2C1_Init();
 8006a66:	f000 fa35 	bl	8006ed4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8006a6a:	f000 fbcb 	bl	8007204 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8006a6e:	f000 fbf3 	bl	8007258 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8006a72:	f000 fc1b 	bl	80072ac <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8006a76:	f000 fc43 	bl	8007300 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 8006a7a:	f005 fe67 	bl	800c74c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  RTC_Init();
 8006a7e:	f7ff f897 	bl	8005bb0 <RTC_Init>
  LED_Init();		/* Reset all LEDs */
 8006a82:	f7fa fa9f 	bl	8000fc4 <LED_Init>

  init_ina229_devices();
 8006a86:	f7ff fd07 	bl	8006498 <init_ina229_devices>

  for (int i = 0; i < NUM_INA229; i++)
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	61fb      	str	r3, [r7, #28]
 8006a8e:	e00c      	b.n	8006aaa <main+0x8e>
  { INA229_config(ina229_devices[i]); HAL_Delay(10); }
 8006a90:	4a8f      	ldr	r2, [pc, #572]	@ (8006cd0 <main+0x2b4>)
 8006a92:	69fb      	ldr	r3, [r7, #28]
 8006a94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f7fd fbfd 	bl	8004298 <INA229_config>
 8006a9e:	200a      	movs	r0, #10
 8006aa0:	f001 fbf4 	bl	800828c <HAL_Delay>
  for (int i = 0; i < NUM_INA229; i++)
 8006aa4:	69fb      	ldr	r3, [r7, #28]
 8006aa6:	3301      	adds	r3, #1
 8006aa8:	61fb      	str	r3, [r7, #28]
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	2b19      	cmp	r3, #25
 8006aae:	ddef      	ble.n	8006a90 <main+0x74>



  mcu_spiInit(0);
 8006ab0:	2000      	movs	r0, #0
 8006ab2:	f7fd fd53 	bl	800455c <mcu_spiInit>
  HAL_Delay(10);
 8006ab6:	200a      	movs	r0, #10
 8006ab8:	f001 fbe8 	bl	800828c <HAL_Delay>

  //init ltc ics

  //--------------------------------------------------------------//

	LTC6811_init_cfg(TOTAL_IC, BMS_IC);
 8006abc:	4985      	ldr	r1, [pc, #532]	@ (8006cd4 <main+0x2b8>)
 8006abe:	2002      	movs	r0, #2
 8006ac0:	f7fd fe32 	bl	8004728 <LTC6811_init_cfg>
	uint8_t main_current_ic;
	for (main_current_ic = 0; main_current_ic < TOTAL_IC; main_current_ic++) {
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	76fb      	strb	r3, [r7, #27]
 8006ac8:	e018      	b.n	8006afc <main+0xe0>
		LTC6811_set_cfgr(main_current_ic, BMS_IC, REF_ON, ADCOPT, GPIOBITS_A,
 8006aca:	4b83      	ldr	r3, [pc, #524]	@ (8006cd8 <main+0x2bc>)
 8006acc:	7819      	ldrb	r1, [r3, #0]
 8006ace:	4b83      	ldr	r3, [pc, #524]	@ (8006cdc <main+0x2c0>)
 8006ad0:	781c      	ldrb	r4, [r3, #0]
 8006ad2:	4b83      	ldr	r3, [pc, #524]	@ (8006ce0 <main+0x2c4>)
 8006ad4:	881b      	ldrh	r3, [r3, #0]
 8006ad6:	4a83      	ldr	r2, [pc, #524]	@ (8006ce4 <main+0x2c8>)
 8006ad8:	8812      	ldrh	r2, [r2, #0]
 8006ada:	7ef8      	ldrb	r0, [r7, #27]
 8006adc:	9204      	str	r2, [sp, #16]
 8006ade:	9303      	str	r3, [sp, #12]
 8006ae0:	4b81      	ldr	r3, [pc, #516]	@ (8006ce8 <main+0x2cc>)
 8006ae2:	9302      	str	r3, [sp, #8]
 8006ae4:	4b81      	ldr	r3, [pc, #516]	@ (8006cec <main+0x2d0>)
 8006ae6:	9301      	str	r3, [sp, #4]
 8006ae8:	4b81      	ldr	r3, [pc, #516]	@ (8006cf0 <main+0x2d4>)
 8006aea:	9300      	str	r3, [sp, #0]
 8006aec:	4623      	mov	r3, r4
 8006aee:	460a      	mov	r2, r1
 8006af0:	4978      	ldr	r1, [pc, #480]	@ (8006cd4 <main+0x2b8>)
 8006af2:	f7fd fe28 	bl	8004746 <LTC6811_set_cfgr>
	for (main_current_ic = 0; main_current_ic < TOTAL_IC; main_current_ic++) {
 8006af6:	7efb      	ldrb	r3, [r7, #27]
 8006af8:	3301      	adds	r3, #1
 8006afa:	76fb      	strb	r3, [r7, #27]
 8006afc:	7efb      	ldrb	r3, [r7, #27]
 8006afe:	2b01      	cmp	r3, #1
 8006b00:	d9e3      	bls.n	8006aca <main+0xae>
				DCCBITS_A, DCTOBITS, UV, OV);
	}
	LTC6811_wrcfg(TOTAL_IC, BMS_IC);
 8006b02:	4974      	ldr	r1, [pc, #464]	@ (8006cd4 <main+0x2b8>)
 8006b04:	2002      	movs	r0, #2
 8006b06:	f7fd fdc0 	bl	800468a <LTC6811_wrcfg>
	LTC6811_reset_crc_count(TOTAL_IC, BMS_IC);
 8006b0a:	4972      	ldr	r1, [pc, #456]	@ (8006cd4 <main+0x2b8>)
 8006b0c:	2002      	movs	r0, #2
 8006b0e:	f7fd fdfc 	bl	800470a <LTC6811_reset_crc_count>
	LTC6811_init_reg_limits(TOTAL_IC, BMS_IC);
 8006b12:	4970      	ldr	r1, [pc, #448]	@ (8006cd4 <main+0x2b8>)
 8006b14:	2002      	movs	r0, #2
 8006b16:	f7fd fd5f 	bl	80045d8 <LTC6811_init_reg_limits>

  //--------------------------------------------------------------//

  /* Initialize the display module */
  Display_Init();
 8006b1a:	f7fb f8dd 	bl	8001cd8 <Display_Init>

  /* Display the main title page */
  Display_MainTitlePage();
 8006b1e:	f7fb f903 	bl	8001d28 <Display_MainTitlePage>

  /* Initialize the expander at address 0x20 by configuring all its pins as outputs */
  Expander_InitAllDevices(&hi2c2);
 8006b22:	4874      	ldr	r0, [pc, #464]	@ (8006cf4 <main+0x2d8>)
 8006b24:	f7fd f8b8 	bl	8003c98 <Expander_InitAllDevices>
  Expander_InitAllDevices(&hi2c3);
 8006b28:	4873      	ldr	r0, [pc, #460]	@ (8006cf8 <main+0x2dc>)
 8006b2a:	f7fd f8b5 	bl	8003c98 <Expander_InitAllDevices>

	HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData_modbus_01, 256);
 8006b2e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006b32:	4965      	ldr	r1, [pc, #404]	@ (8006cc8 <main+0x2ac>)
 8006b34:	4871      	ldr	r0, [pc, #452]	@ (8006cfc <main+0x2e0>)
 8006b36:	f004 fe42 	bl	800b7be <HAL_UARTEx_ReceiveToIdle_IT>

	HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData_modbus_02, 256);
 8006b3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006b3e:	4970      	ldr	r1, [pc, #448]	@ (8006d00 <main+0x2e4>)
 8006b40:	4870      	ldr	r0, [pc, #448]	@ (8006d04 <main+0x2e8>)
 8006b42:	f004 fe3c 	bl	800b7be <HAL_UARTEx_ReceiveToIdle_IT>

	HAL_UARTEx_ReceiveToIdle_IT(&huart3, RxData_modbus_03, 256);
 8006b46:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006b4a:	496f      	ldr	r1, [pc, #444]	@ (8006d08 <main+0x2ec>)
 8006b4c:	486f      	ldr	r0, [pc, #444]	@ (8006d0c <main+0x2f0>)
 8006b4e:	f004 fe36 	bl	800b7be <HAL_UARTEx_ReceiveToIdle_IT>

	HAL_UARTEx_ReceiveToIdle_IT(&huart6, RxData_modbus_04, 256);
 8006b52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006b56:	496e      	ldr	r1, [pc, #440]	@ (8006d10 <main+0x2f4>)
 8006b58:	486e      	ldr	r0, [pc, #440]	@ (8006d14 <main+0x2f8>)
 8006b5a:	f004 fe30 	bl	800b7be <HAL_UARTEx_ReceiveToIdle_IT>

    /* USER CODE BEGIN 3 */



	  if (modebus_rx_flag == 1 )
 8006b5e:	4b6e      	ldr	r3, [pc, #440]	@ (8006d18 <main+0x2fc>)
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	2b01      	cmp	r3, #1
 8006b64:	d117      	bne.n	8006b96 <main+0x17a>
	  {
//		  memset(Rx_Data, 0, sizeof(Rx_Data));

//		  sprintf(Tx_Data, "F103 %d", indx++);
//		    send_Data (Tx_Data);
		    HAL_Delay(500);
 8006b66:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006b6a:	f001 fb8f 	bl	800828c <HAL_Delay>
	        tester_setup();
 8006b6e:	f7ff f8bf 	bl	8005cf0 <tester_setup>


	    	memset(RxData_modbus_01, 0, sizeof(RxData_modbus_01));
 8006b72:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006b76:	2100      	movs	r1, #0
 8006b78:	4853      	ldr	r0, [pc, #332]	@ (8006cc8 <main+0x2ac>)
 8006b7a:	f005 ff6b 	bl	800ca54 <memset>
	    	memset(TxData_modbus_01, 0, sizeof(TxData_modbus_01));
 8006b7e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006b82:	2100      	movs	r1, #0
 8006b84:	4851      	ldr	r0, [pc, #324]	@ (8006ccc <main+0x2b0>)
 8006b86:	f005 ff65 	bl	800ca54 <memset>
		  modebus_rx_flag = 0 ;
 8006b8a:	4b63      	ldr	r3, [pc, #396]	@ (8006d18 <main+0x2fc>)
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	701a      	strb	r2, [r3, #0]

		  flag_1 = 5 ;
 8006b90:	4b62      	ldr	r3, [pc, #392]	@ (8006d1c <main+0x300>)
 8006b92:	2205      	movs	r2, #5
 8006b94:	701a      	strb	r2, [r3, #0]

//		  HAL_TIM_Base_Stop_IT(&htim1);

	  }

		  cell12_Temp_01_Set(resistance[0]);
 8006b96:	4b62      	ldr	r3, [pc, #392]	@ (8006d20 <main+0x304>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	ee07 3a90 	vmov	s15, r3
 8006b9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ba2:	eeb0 0a67 	vmov.f32	s0, s15
 8006ba6:	f7fa fb41 	bl	800122c <cell12_Temp_01_Set>
		  cell12_Temp_02_Set(resistance[1]);
 8006baa:	4b5d      	ldr	r3, [pc, #372]	@ (8006d20 <main+0x304>)
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	ee07 3a90 	vmov	s15, r3
 8006bb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006bb6:	eeb0 0a67 	vmov.f32	s0, s15
 8006bba:	f7fa fbed 	bl	8001398 <cell12_Temp_02_Set>
		  cell12_Temp_03_Set(resistance[2]);
 8006bbe:	4b58      	ldr	r3, [pc, #352]	@ (8006d20 <main+0x304>)
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	ee07 3a90 	vmov	s15, r3
 8006bc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006bca:	eeb0 0a67 	vmov.f32	s0, s15
 8006bce:	f7fa fca3 	bl	8001518 <cell12_Temp_03_Set>
		  cell11_Temp_01_Set(resistance[3]);
 8006bd2:	4b53      	ldr	r3, [pc, #332]	@ (8006d20 <main+0x304>)
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	ee07 3a90 	vmov	s15, r3
 8006bda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006bde:	eeb0 0a67 	vmov.f32	s0, s15
 8006be2:	f7fa fd4f 	bl	8001684 <cell11_Temp_01_Set>
		  cell11_Temp_02_Set(resistance[4]);
 8006be6:	4b4e      	ldr	r3, [pc, #312]	@ (8006d20 <main+0x304>)
 8006be8:	691b      	ldr	r3, [r3, #16]
 8006bea:	ee07 3a90 	vmov	s15, r3
 8006bee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006bf2:	eeb0 0a67 	vmov.f32	s0, s15
 8006bf6:	f7fa fe05 	bl	8001804 <cell11_Temp_02_Set>
		  cell11_Temp_03_Set(resistance[4]);
 8006bfa:	4b49      	ldr	r3, [pc, #292]	@ (8006d20 <main+0x304>)
 8006bfc:	691b      	ldr	r3, [r3, #16]
 8006bfe:	ee07 3a90 	vmov	s15, r3
 8006c02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c06:	eeb0 0a67 	vmov.f32	s0, s15
 8006c0a:	f7fa febb 	bl	8001984 <cell11_Temp_03_Set>
//
//		  HAL_Delay(1000);
//
//		  Set_Output_Voltage(CELL_24, 2.0f);

	        Voltage_Sequence_Automatic();
 8006c0e:	f7ff fcfb 	bl	8006608 <Voltage_Sequence_Automatic>

	        // Process battery tests
	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8006c12:	2300      	movs	r3, #0
 8006c14:	617b      	str	r3, [r7, #20]
 8006c16:	e008      	b.n	8006c2a <main+0x20e>
	        	Set_LED_status(cell, ON);
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	b2db      	uxtb	r3, r3
 8006c1c:	2100      	movs	r1, #0
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f7fd fad0 	bl	80041c4 <Set_LED_status>
	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	3301      	adds	r3, #1
 8006c28:	617b      	str	r3, [r7, #20]
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	2b17      	cmp	r3, #23
 8006c2e:	ddf3      	ble.n	8006c18 <main+0x1fc>
	        }

	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8006c30:	2300      	movs	r3, #0
 8006c32:	613b      	str	r3, [r7, #16]
 8006c34:	e008      	b.n	8006c48 <main+0x22c>
	        	Set_LED_status(cell, OFF);
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	b2db      	uxtb	r3, r3
 8006c3a:	2101      	movs	r1, #1
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f7fd fac1 	bl	80041c4 <Set_LED_status>
	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	3301      	adds	r3, #1
 8006c46:	613b      	str	r3, [r7, #16]
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	2b17      	cmp	r3, #23
 8006c4c:	ddf3      	ble.n	8006c36 <main+0x21a>
	        }
	        HAL_Delay(1000);
 8006c4e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006c52:	f001 fb1b 	bl	800828c <HAL_Delay>

	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8006c56:	2300      	movs	r3, #0
 8006c58:	60fb      	str	r3, [r7, #12]
 8006c5a:	e009      	b.n	8006c70 <main+0x254>
	        	Set_Output_Voltage(cell, 4.2);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	b2db      	uxtb	r3, r3
 8006c60:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 8006d24 <main+0x308>
 8006c64:	4618      	mov	r0, r3
 8006c66:	f7fd fa3f 	bl	80040e8 <Set_Output_Voltage>
	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	3301      	adds	r3, #1
 8006c6e:	60fb      	str	r3, [r7, #12]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2b17      	cmp	r3, #23
 8006c74:	ddf2      	ble.n	8006c5c <main+0x240>
	        }


	        HAL_Delay(1000);
 8006c76:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006c7a:	f001 fb07 	bl	800828c <HAL_Delay>

	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8006c7e:	2300      	movs	r3, #0
 8006c80:	60bb      	str	r3, [r7, #8]
 8006c82:	e009      	b.n	8006c98 <main+0x27c>
	        	Set_Output_Voltage(cell, 2.0);
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f7fd fa2b 	bl	80040e8 <Set_Output_Voltage>
	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	3301      	adds	r3, #1
 8006c96:	60bb      	str	r3, [r7, #8]
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	2b17      	cmp	r3, #23
 8006c9c:	ddf2      	ble.n	8006c84 <main+0x268>
	        }
	        HAL_Delay(1000);
 8006c9e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006ca2:	f001 faf3 	bl	800828c <HAL_Delay>

	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	607b      	str	r3, [r7, #4]
 8006caa:	e008      	b.n	8006cbe <main+0x2a2>
	        	Set_LED_status(cell, ON);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	b2db      	uxtb	r3, r3
 8006cb0:	2100      	movs	r1, #0
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f7fd fa86 	bl	80041c4 <Set_LED_status>
	        for (int cell = CELL_1; cell <= CELL_24; cell++) {
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	3301      	adds	r3, #1
 8006cbc:	607b      	str	r3, [r7, #4]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2b17      	cmp	r3, #23
 8006cc2:	ddf3      	ble.n	8006cac <main+0x290>
	  if (modebus_rx_flag == 1 )
 8006cc4:	e74b      	b.n	8006b5e <main+0x142>
 8006cc6:	bf00      	nop
 8006cc8:	2000121c 	.word	0x2000121c
 8006ccc:	2000131c 	.word	0x2000131c
 8006cd0:	2000171c 	.word	0x2000171c
 8006cd4:	20000ffc 	.word	0x20000ffc
 8006cd8:	20000900 	.word	0x20000900
 8006cdc:	20001204 	.word	0x20001204
 8006ce0:	2000090a 	.word	0x2000090a
 8006ce4:	2000090c 	.word	0x2000090c
 8006ce8:	20000910 	.word	0x20000910
 8006cec:	20001208 	.word	0x20001208
 8006cf0:	20000904 	.word	0x20000904
 8006cf4:	20001828 	.word	0x20001828
 8006cf8:	2000187c 	.word	0x2000187c
 8006cfc:	20001a30 	.word	0x20001a30
 8006d00:	2000141c 	.word	0x2000141c
 8006d04:	20001a78 	.word	0x20001a78
 8006d08:	2000151c 	.word	0x2000151c
 8006d0c:	20001ac0 	.word	0x20001ac0
 8006d10:	2000161c 	.word	0x2000161c
 8006d14:	20001b08 	.word	0x20001b08
 8006d18:	20001217 	.word	0x20001217
 8006d1c:	20001218 	.word	0x20001218
 8006d20:	200008e8 	.word	0x200008e8
 8006d24:	40866666 	.word	0x40866666

08006d28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b094      	sub	sp, #80	@ 0x50
 8006d2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006d2e:	f107 0320 	add.w	r3, r7, #32
 8006d32:	2230      	movs	r2, #48	@ 0x30
 8006d34:	2100      	movs	r1, #0
 8006d36:	4618      	mov	r0, r3
 8006d38:	f005 fe8c 	bl	800ca54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006d3c:	f107 030c 	add.w	r3, r7, #12
 8006d40:	2200      	movs	r2, #0
 8006d42:	601a      	str	r2, [r3, #0]
 8006d44:	605a      	str	r2, [r3, #4]
 8006d46:	609a      	str	r2, [r3, #8]
 8006d48:	60da      	str	r2, [r3, #12]
 8006d4a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	60bb      	str	r3, [r7, #8]
 8006d50:	4b29      	ldr	r3, [pc, #164]	@ (8006df8 <SystemClock_Config+0xd0>)
 8006d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d54:	4a28      	ldr	r2, [pc, #160]	@ (8006df8 <SystemClock_Config+0xd0>)
 8006d56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8006d5c:	4b26      	ldr	r3, [pc, #152]	@ (8006df8 <SystemClock_Config+0xd0>)
 8006d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d64:	60bb      	str	r3, [r7, #8]
 8006d66:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8006d68:	2300      	movs	r3, #0
 8006d6a:	607b      	str	r3, [r7, #4]
 8006d6c:	4b23      	ldr	r3, [pc, #140]	@ (8006dfc <SystemClock_Config+0xd4>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8006d74:	4a21      	ldr	r2, [pc, #132]	@ (8006dfc <SystemClock_Config+0xd4>)
 8006d76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006d7a:	6013      	str	r3, [r2, #0]
 8006d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8006dfc <SystemClock_Config+0xd4>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006d84:	607b      	str	r3, [r7, #4]
 8006d86:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006d88:	2302      	movs	r3, #2
 8006d8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006d90:	2310      	movs	r3, #16
 8006d92:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006d94:	2302      	movs	r3, #2
 8006d96:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8006d9c:	230f      	movs	r3, #15
 8006d9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8006da0:	2390      	movs	r3, #144	@ 0x90
 8006da2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006da4:	2302      	movs	r3, #2
 8006da6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8006da8:	2305      	movs	r3, #5
 8006daa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006dac:	f107 0320 	add.w	r3, r7, #32
 8006db0:	4618      	mov	r0, r3
 8006db2:	f003 f9ff 	bl	800a1b4 <HAL_RCC_OscConfig>
 8006db6:	4603      	mov	r3, r0
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d001      	beq.n	8006dc0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8006dbc:	f000 fd69 	bl	8007892 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006dc0:	230f      	movs	r3, #15
 8006dc2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006dc4:	2302      	movs	r3, #2
 8006dc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006dcc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8006dd0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8006dd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006dd6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006dd8:	f107 030c 	add.w	r3, r7, #12
 8006ddc:	2102      	movs	r1, #2
 8006dde:	4618      	mov	r0, r3
 8006de0:	f003 fc60 	bl	800a6a4 <HAL_RCC_ClockConfig>
 8006de4:	4603      	mov	r3, r0
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d001      	beq.n	8006dee <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8006dea:	f000 fd52 	bl	8007892 <Error_Handler>
  }
}
 8006dee:	bf00      	nop
 8006df0:	3750      	adds	r7, #80	@ 0x50
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	40023800 	.word	0x40023800
 8006dfc:	40007000 	.word	0x40007000

08006e00 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8006e04:	4b17      	ldr	r3, [pc, #92]	@ (8006e64 <MX_CAN1_Init+0x64>)
 8006e06:	4a18      	ldr	r2, [pc, #96]	@ (8006e68 <MX_CAN1_Init+0x68>)
 8006e08:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 10;
 8006e0a:	4b16      	ldr	r3, [pc, #88]	@ (8006e64 <MX_CAN1_Init+0x64>)
 8006e0c:	220a      	movs	r2, #10
 8006e0e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8006e10:	4b14      	ldr	r3, [pc, #80]	@ (8006e64 <MX_CAN1_Init+0x64>)
 8006e12:	2200      	movs	r2, #0
 8006e14:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8006e16:	4b13      	ldr	r3, [pc, #76]	@ (8006e64 <MX_CAN1_Init+0x64>)
 8006e18:	2200      	movs	r2, #0
 8006e1a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8006e1c:	4b11      	ldr	r3, [pc, #68]	@ (8006e64 <MX_CAN1_Init+0x64>)
 8006e1e:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8006e22:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8006e24:	4b0f      	ldr	r3, [pc, #60]	@ (8006e64 <MX_CAN1_Init+0x64>)
 8006e26:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8006e2a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8006e2c:	4b0d      	ldr	r3, [pc, #52]	@ (8006e64 <MX_CAN1_Init+0x64>)
 8006e2e:	2200      	movs	r2, #0
 8006e30:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8006e32:	4b0c      	ldr	r3, [pc, #48]	@ (8006e64 <MX_CAN1_Init+0x64>)
 8006e34:	2200      	movs	r2, #0
 8006e36:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8006e38:	4b0a      	ldr	r3, [pc, #40]	@ (8006e64 <MX_CAN1_Init+0x64>)
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8006e3e:	4b09      	ldr	r3, [pc, #36]	@ (8006e64 <MX_CAN1_Init+0x64>)
 8006e40:	2200      	movs	r2, #0
 8006e42:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8006e44:	4b07      	ldr	r3, [pc, #28]	@ (8006e64 <MX_CAN1_Init+0x64>)
 8006e46:	2200      	movs	r2, #0
 8006e48:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8006e4a:	4b06      	ldr	r3, [pc, #24]	@ (8006e64 <MX_CAN1_Init+0x64>)
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8006e50:	4804      	ldr	r0, [pc, #16]	@ (8006e64 <MX_CAN1_Init+0x64>)
 8006e52:	f001 fa3f 	bl	80082d4 <HAL_CAN_Init>
 8006e56:	4603      	mov	r3, r0
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d001      	beq.n	8006e60 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8006e5c:	f000 fd19 	bl	8007892 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8006e60:	bf00      	nop
 8006e62:	bd80      	pop	{r7, pc}
 8006e64:	20001784 	.word	0x20001784
 8006e68:	40006400 	.word	0x40006400

08006e6c <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8006e70:	4b16      	ldr	r3, [pc, #88]	@ (8006ecc <MX_CAN2_Init+0x60>)
 8006e72:	4a17      	ldr	r2, [pc, #92]	@ (8006ed0 <MX_CAN2_Init+0x64>)
 8006e74:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8006e76:	4b15      	ldr	r3, [pc, #84]	@ (8006ecc <MX_CAN2_Init+0x60>)
 8006e78:	2210      	movs	r2, #16
 8006e7a:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8006e7c:	4b13      	ldr	r3, [pc, #76]	@ (8006ecc <MX_CAN2_Init+0x60>)
 8006e7e:	2200      	movs	r2, #0
 8006e80:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8006e82:	4b12      	ldr	r3, [pc, #72]	@ (8006ecc <MX_CAN2_Init+0x60>)
 8006e84:	2200      	movs	r2, #0
 8006e86:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8006e88:	4b10      	ldr	r3, [pc, #64]	@ (8006ecc <MX_CAN2_Init+0x60>)
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8006e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8006ecc <MX_CAN2_Init+0x60>)
 8006e90:	2200      	movs	r2, #0
 8006e92:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8006e94:	4b0d      	ldr	r3, [pc, #52]	@ (8006ecc <MX_CAN2_Init+0x60>)
 8006e96:	2200      	movs	r2, #0
 8006e98:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8006e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8006ecc <MX_CAN2_Init+0x60>)
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8006ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8006ecc <MX_CAN2_Init+0x60>)
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8006ea6:	4b09      	ldr	r3, [pc, #36]	@ (8006ecc <MX_CAN2_Init+0x60>)
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8006eac:	4b07      	ldr	r3, [pc, #28]	@ (8006ecc <MX_CAN2_Init+0x60>)
 8006eae:	2200      	movs	r2, #0
 8006eb0:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8006eb2:	4b06      	ldr	r3, [pc, #24]	@ (8006ecc <MX_CAN2_Init+0x60>)
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8006eb8:	4804      	ldr	r0, [pc, #16]	@ (8006ecc <MX_CAN2_Init+0x60>)
 8006eba:	f001 fa0b 	bl	80082d4 <HAL_CAN_Init>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d001      	beq.n	8006ec8 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8006ec4:	f000 fce5 	bl	8007892 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8006ec8:	bf00      	nop
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	200017ac 	.word	0x200017ac
 8006ed0:	40006800 	.word	0x40006800

08006ed4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006ed8:	4b1b      	ldr	r3, [pc, #108]	@ (8006f48 <MX_I2C1_Init+0x74>)
 8006eda:	4a1c      	ldr	r2, [pc, #112]	@ (8006f4c <MX_I2C1_Init+0x78>)
 8006edc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8006ede:	4b1a      	ldr	r3, [pc, #104]	@ (8006f48 <MX_I2C1_Init+0x74>)
 8006ee0:	4a1b      	ldr	r2, [pc, #108]	@ (8006f50 <MX_I2C1_Init+0x7c>)
 8006ee2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006ee4:	4b18      	ldr	r3, [pc, #96]	@ (8006f48 <MX_I2C1_Init+0x74>)
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8006eea:	4b17      	ldr	r3, [pc, #92]	@ (8006f48 <MX_I2C1_Init+0x74>)
 8006eec:	2200      	movs	r2, #0
 8006eee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006ef0:	4b15      	ldr	r3, [pc, #84]	@ (8006f48 <MX_I2C1_Init+0x74>)
 8006ef2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006ef6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006ef8:	4b13      	ldr	r3, [pc, #76]	@ (8006f48 <MX_I2C1_Init+0x74>)
 8006efa:	2200      	movs	r2, #0
 8006efc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006efe:	4b12      	ldr	r3, [pc, #72]	@ (8006f48 <MX_I2C1_Init+0x74>)
 8006f00:	2200      	movs	r2, #0
 8006f02:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006f04:	4b10      	ldr	r3, [pc, #64]	@ (8006f48 <MX_I2C1_Init+0x74>)
 8006f06:	2200      	movs	r2, #0
 8006f08:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006f0a:	4b0f      	ldr	r3, [pc, #60]	@ (8006f48 <MX_I2C1_Init+0x74>)
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006f10:	480d      	ldr	r0, [pc, #52]	@ (8006f48 <MX_I2C1_Init+0x74>)
 8006f12:	f002 f8af 	bl	8009074 <HAL_I2C_Init>
 8006f16:	4603      	mov	r3, r0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d001      	beq.n	8006f20 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8006f1c:	f000 fcb9 	bl	8007892 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006f20:	2100      	movs	r1, #0
 8006f22:	4809      	ldr	r0, [pc, #36]	@ (8006f48 <MX_I2C1_Init+0x74>)
 8006f24:	f003 f8ca 	bl	800a0bc <HAL_I2CEx_ConfigAnalogFilter>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d001      	beq.n	8006f32 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8006f2e:	f000 fcb0 	bl	8007892 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8006f32:	2100      	movs	r1, #0
 8006f34:	4804      	ldr	r0, [pc, #16]	@ (8006f48 <MX_I2C1_Init+0x74>)
 8006f36:	f003 f8fd 	bl	800a134 <HAL_I2CEx_ConfigDigitalFilter>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d001      	beq.n	8006f44 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8006f40:	f000 fca7 	bl	8007892 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006f44:	bf00      	nop
 8006f46:	bd80      	pop	{r7, pc}
 8006f48:	200017d4 	.word	0x200017d4
 8006f4c:	40005400 	.word	0x40005400
 8006f50:	000186a0 	.word	0x000186a0

08006f54 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8006f58:	4b1b      	ldr	r3, [pc, #108]	@ (8006fc8 <MX_I2C2_Init+0x74>)
 8006f5a:	4a1c      	ldr	r2, [pc, #112]	@ (8006fcc <MX_I2C2_Init+0x78>)
 8006f5c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8006f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8006fc8 <MX_I2C2_Init+0x74>)
 8006f60:	4a1b      	ldr	r2, [pc, #108]	@ (8006fd0 <MX_I2C2_Init+0x7c>)
 8006f62:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006f64:	4b18      	ldr	r3, [pc, #96]	@ (8006fc8 <MX_I2C2_Init+0x74>)
 8006f66:	2200      	movs	r2, #0
 8006f68:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8006f6a:	4b17      	ldr	r3, [pc, #92]	@ (8006fc8 <MX_I2C2_Init+0x74>)
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006f70:	4b15      	ldr	r3, [pc, #84]	@ (8006fc8 <MX_I2C2_Init+0x74>)
 8006f72:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006f76:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006f78:	4b13      	ldr	r3, [pc, #76]	@ (8006fc8 <MX_I2C2_Init+0x74>)
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8006f7e:	4b12      	ldr	r3, [pc, #72]	@ (8006fc8 <MX_I2C2_Init+0x74>)
 8006f80:	2200      	movs	r2, #0
 8006f82:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006f84:	4b10      	ldr	r3, [pc, #64]	@ (8006fc8 <MX_I2C2_Init+0x74>)
 8006f86:	2200      	movs	r2, #0
 8006f88:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8006fc8 <MX_I2C2_Init+0x74>)
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8006f90:	480d      	ldr	r0, [pc, #52]	@ (8006fc8 <MX_I2C2_Init+0x74>)
 8006f92:	f002 f86f 	bl	8009074 <HAL_I2C_Init>
 8006f96:	4603      	mov	r3, r0
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d001      	beq.n	8006fa0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8006f9c:	f000 fc79 	bl	8007892 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006fa0:	2100      	movs	r1, #0
 8006fa2:	4809      	ldr	r0, [pc, #36]	@ (8006fc8 <MX_I2C2_Init+0x74>)
 8006fa4:	f003 f88a 	bl	800a0bc <HAL_I2CEx_ConfigAnalogFilter>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d001      	beq.n	8006fb2 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8006fae:	f000 fc70 	bl	8007892 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8006fb2:	2100      	movs	r1, #0
 8006fb4:	4804      	ldr	r0, [pc, #16]	@ (8006fc8 <MX_I2C2_Init+0x74>)
 8006fb6:	f003 f8bd 	bl	800a134 <HAL_I2CEx_ConfigDigitalFilter>
 8006fba:	4603      	mov	r3, r0
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d001      	beq.n	8006fc4 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8006fc0:	f000 fc67 	bl	8007892 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8006fc4:	bf00      	nop
 8006fc6:	bd80      	pop	{r7, pc}
 8006fc8:	20001828 	.word	0x20001828
 8006fcc:	40005800 	.word	0x40005800
 8006fd0:	00061a80 	.word	0x00061a80

08006fd4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8006fd8:	4b1b      	ldr	r3, [pc, #108]	@ (8007048 <MX_I2C3_Init+0x74>)
 8006fda:	4a1c      	ldr	r2, [pc, #112]	@ (800704c <MX_I2C3_Init+0x78>)
 8006fdc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8006fde:	4b1a      	ldr	r3, [pc, #104]	@ (8007048 <MX_I2C3_Init+0x74>)
 8006fe0:	4a1b      	ldr	r2, [pc, #108]	@ (8007050 <MX_I2C3_Init+0x7c>)
 8006fe2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006fe4:	4b18      	ldr	r3, [pc, #96]	@ (8007048 <MX_I2C3_Init+0x74>)
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8006fea:	4b17      	ldr	r3, [pc, #92]	@ (8007048 <MX_I2C3_Init+0x74>)
 8006fec:	2200      	movs	r2, #0
 8006fee:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006ff0:	4b15      	ldr	r3, [pc, #84]	@ (8007048 <MX_I2C3_Init+0x74>)
 8006ff2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006ff6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006ff8:	4b13      	ldr	r3, [pc, #76]	@ (8007048 <MX_I2C3_Init+0x74>)
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8006ffe:	4b12      	ldr	r3, [pc, #72]	@ (8007048 <MX_I2C3_Init+0x74>)
 8007000:	2200      	movs	r2, #0
 8007002:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007004:	4b10      	ldr	r3, [pc, #64]	@ (8007048 <MX_I2C3_Init+0x74>)
 8007006:	2200      	movs	r2, #0
 8007008:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800700a:	4b0f      	ldr	r3, [pc, #60]	@ (8007048 <MX_I2C3_Init+0x74>)
 800700c:	2200      	movs	r2, #0
 800700e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8007010:	480d      	ldr	r0, [pc, #52]	@ (8007048 <MX_I2C3_Init+0x74>)
 8007012:	f002 f82f 	bl	8009074 <HAL_I2C_Init>
 8007016:	4603      	mov	r3, r0
 8007018:	2b00      	cmp	r3, #0
 800701a:	d001      	beq.n	8007020 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800701c:	f000 fc39 	bl	8007892 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8007020:	2100      	movs	r1, #0
 8007022:	4809      	ldr	r0, [pc, #36]	@ (8007048 <MX_I2C3_Init+0x74>)
 8007024:	f003 f84a 	bl	800a0bc <HAL_I2CEx_ConfigAnalogFilter>
 8007028:	4603      	mov	r3, r0
 800702a:	2b00      	cmp	r3, #0
 800702c:	d001      	beq.n	8007032 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 800702e:	f000 fc30 	bl	8007892 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8007032:	2100      	movs	r1, #0
 8007034:	4804      	ldr	r0, [pc, #16]	@ (8007048 <MX_I2C3_Init+0x74>)
 8007036:	f003 f87d 	bl	800a134 <HAL_I2CEx_ConfigDigitalFilter>
 800703a:	4603      	mov	r3, r0
 800703c:	2b00      	cmp	r3, #0
 800703e:	d001      	beq.n	8007044 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8007040:	f000 fc27 	bl	8007892 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8007044:	bf00      	nop
 8007046:	bd80      	pop	{r7, pc}
 8007048:	2000187c 	.word	0x2000187c
 800704c:	40005c00 	.word	0x40005c00
 8007050:	00061a80 	.word	0x00061a80

08007054 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8007058:	4b17      	ldr	r3, [pc, #92]	@ (80070b8 <MX_SPI1_Init+0x64>)
 800705a:	4a18      	ldr	r2, [pc, #96]	@ (80070bc <MX_SPI1_Init+0x68>)
 800705c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800705e:	4b16      	ldr	r3, [pc, #88]	@ (80070b8 <MX_SPI1_Init+0x64>)
 8007060:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8007064:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8007066:	4b14      	ldr	r3, [pc, #80]	@ (80070b8 <MX_SPI1_Init+0x64>)
 8007068:	2200      	movs	r2, #0
 800706a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800706c:	4b12      	ldr	r3, [pc, #72]	@ (80070b8 <MX_SPI1_Init+0x64>)
 800706e:	2200      	movs	r2, #0
 8007070:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007072:	4b11      	ldr	r3, [pc, #68]	@ (80070b8 <MX_SPI1_Init+0x64>)
 8007074:	2200      	movs	r2, #0
 8007076:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8007078:	4b0f      	ldr	r3, [pc, #60]	@ (80070b8 <MX_SPI1_Init+0x64>)
 800707a:	2201      	movs	r2, #1
 800707c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800707e:	4b0e      	ldr	r3, [pc, #56]	@ (80070b8 <MX_SPI1_Init+0x64>)
 8007080:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007084:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8007086:	4b0c      	ldr	r3, [pc, #48]	@ (80070b8 <MX_SPI1_Init+0x64>)
 8007088:	2228      	movs	r2, #40	@ 0x28
 800708a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800708c:	4b0a      	ldr	r3, [pc, #40]	@ (80070b8 <MX_SPI1_Init+0x64>)
 800708e:	2200      	movs	r2, #0
 8007090:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8007092:	4b09      	ldr	r3, [pc, #36]	@ (80070b8 <MX_SPI1_Init+0x64>)
 8007094:	2200      	movs	r2, #0
 8007096:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007098:	4b07      	ldr	r3, [pc, #28]	@ (80070b8 <MX_SPI1_Init+0x64>)
 800709a:	2200      	movs	r2, #0
 800709c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800709e:	4b06      	ldr	r3, [pc, #24]	@ (80070b8 <MX_SPI1_Init+0x64>)
 80070a0:	220a      	movs	r2, #10
 80070a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80070a4:	4804      	ldr	r0, [pc, #16]	@ (80070b8 <MX_SPI1_Init+0x64>)
 80070a6:	f003 fcdd 	bl	800aa64 <HAL_SPI_Init>
 80070aa:	4603      	mov	r3, r0
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d001      	beq.n	80070b4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80070b0:	f000 fbef 	bl	8007892 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80070b4:	bf00      	nop
 80070b6:	bd80      	pop	{r7, pc}
 80070b8:	200018d0 	.word	0x200018d0
 80070bc:	40013000 	.word	0x40013000

080070c0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80070c4:	4b17      	ldr	r3, [pc, #92]	@ (8007124 <MX_SPI2_Init+0x64>)
 80070c6:	4a18      	ldr	r2, [pc, #96]	@ (8007128 <MX_SPI2_Init+0x68>)
 80070c8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80070ca:	4b16      	ldr	r3, [pc, #88]	@ (8007124 <MX_SPI2_Init+0x64>)
 80070cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80070d0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80070d2:	4b14      	ldr	r3, [pc, #80]	@ (8007124 <MX_SPI2_Init+0x64>)
 80070d4:	2200      	movs	r2, #0
 80070d6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80070d8:	4b12      	ldr	r3, [pc, #72]	@ (8007124 <MX_SPI2_Init+0x64>)
 80070da:	2200      	movs	r2, #0
 80070dc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80070de:	4b11      	ldr	r3, [pc, #68]	@ (8007124 <MX_SPI2_Init+0x64>)
 80070e0:	2200      	movs	r2, #0
 80070e2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80070e4:	4b0f      	ldr	r3, [pc, #60]	@ (8007124 <MX_SPI2_Init+0x64>)
 80070e6:	2201      	movs	r2, #1
 80070e8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80070ea:	4b0e      	ldr	r3, [pc, #56]	@ (8007124 <MX_SPI2_Init+0x64>)
 80070ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80070f0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80070f2:	4b0c      	ldr	r3, [pc, #48]	@ (8007124 <MX_SPI2_Init+0x64>)
 80070f4:	2218      	movs	r2, #24
 80070f6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80070f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007124 <MX_SPI2_Init+0x64>)
 80070fa:	2200      	movs	r2, #0
 80070fc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80070fe:	4b09      	ldr	r3, [pc, #36]	@ (8007124 <MX_SPI2_Init+0x64>)
 8007100:	2200      	movs	r2, #0
 8007102:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007104:	4b07      	ldr	r3, [pc, #28]	@ (8007124 <MX_SPI2_Init+0x64>)
 8007106:	2200      	movs	r2, #0
 8007108:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800710a:	4b06      	ldr	r3, [pc, #24]	@ (8007124 <MX_SPI2_Init+0x64>)
 800710c:	220a      	movs	r2, #10
 800710e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8007110:	4804      	ldr	r0, [pc, #16]	@ (8007124 <MX_SPI2_Init+0x64>)
 8007112:	f003 fca7 	bl	800aa64 <HAL_SPI_Init>
 8007116:	4603      	mov	r3, r0
 8007118:	2b00      	cmp	r3, #0
 800711a:	d001      	beq.n	8007120 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800711c:	f000 fbb9 	bl	8007892 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8007120:	bf00      	nop
 8007122:	bd80      	pop	{r7, pc}
 8007124:	20001928 	.word	0x20001928
 8007128:	40003800 	.word	0x40003800

0800712c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8007130:	4b17      	ldr	r3, [pc, #92]	@ (8007190 <MX_SPI3_Init+0x64>)
 8007132:	4a18      	ldr	r2, [pc, #96]	@ (8007194 <MX_SPI3_Init+0x68>)
 8007134:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8007136:	4b16      	ldr	r3, [pc, #88]	@ (8007190 <MX_SPI3_Init+0x64>)
 8007138:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800713c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800713e:	4b14      	ldr	r3, [pc, #80]	@ (8007190 <MX_SPI3_Init+0x64>)
 8007140:	2200      	movs	r2, #0
 8007142:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8007144:	4b12      	ldr	r3, [pc, #72]	@ (8007190 <MX_SPI3_Init+0x64>)
 8007146:	2200      	movs	r2, #0
 8007148:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800714a:	4b11      	ldr	r3, [pc, #68]	@ (8007190 <MX_SPI3_Init+0x64>)
 800714c:	2200      	movs	r2, #0
 800714e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007150:	4b0f      	ldr	r3, [pc, #60]	@ (8007190 <MX_SPI3_Init+0x64>)
 8007152:	2200      	movs	r2, #0
 8007154:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8007156:	4b0e      	ldr	r3, [pc, #56]	@ (8007190 <MX_SPI3_Init+0x64>)
 8007158:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800715c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800715e:	4b0c      	ldr	r3, [pc, #48]	@ (8007190 <MX_SPI3_Init+0x64>)
 8007160:	2220      	movs	r2, #32
 8007162:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007164:	4b0a      	ldr	r3, [pc, #40]	@ (8007190 <MX_SPI3_Init+0x64>)
 8007166:	2200      	movs	r2, #0
 8007168:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800716a:	4b09      	ldr	r3, [pc, #36]	@ (8007190 <MX_SPI3_Init+0x64>)
 800716c:	2200      	movs	r2, #0
 800716e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007170:	4b07      	ldr	r3, [pc, #28]	@ (8007190 <MX_SPI3_Init+0x64>)
 8007172:	2200      	movs	r2, #0
 8007174:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8007176:	4b06      	ldr	r3, [pc, #24]	@ (8007190 <MX_SPI3_Init+0x64>)
 8007178:	220a      	movs	r2, #10
 800717a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800717c:	4804      	ldr	r0, [pc, #16]	@ (8007190 <MX_SPI3_Init+0x64>)
 800717e:	f003 fc71 	bl	800aa64 <HAL_SPI_Init>
 8007182:	4603      	mov	r3, r0
 8007184:	2b00      	cmp	r3, #0
 8007186:	d001      	beq.n	800718c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8007188:	f000 fb83 	bl	8007892 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800718c:	bf00      	nop
 800718e:	bd80      	pop	{r7, pc}
 8007190:	20001980 	.word	0x20001980
 8007194:	40003c00 	.word	0x40003c00

08007198 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 800719c:	4b17      	ldr	r3, [pc, #92]	@ (80071fc <MX_SPI4_Init+0x64>)
 800719e:	4a18      	ldr	r2, [pc, #96]	@ (8007200 <MX_SPI4_Init+0x68>)
 80071a0:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80071a2:	4b16      	ldr	r3, [pc, #88]	@ (80071fc <MX_SPI4_Init+0x64>)
 80071a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80071a8:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80071aa:	4b14      	ldr	r3, [pc, #80]	@ (80071fc <MX_SPI4_Init+0x64>)
 80071ac:	2200      	movs	r2, #0
 80071ae:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80071b0:	4b12      	ldr	r3, [pc, #72]	@ (80071fc <MX_SPI4_Init+0x64>)
 80071b2:	2200      	movs	r2, #0
 80071b4:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80071b6:	4b11      	ldr	r3, [pc, #68]	@ (80071fc <MX_SPI4_Init+0x64>)
 80071b8:	2200      	movs	r2, #0
 80071ba:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80071bc:	4b0f      	ldr	r3, [pc, #60]	@ (80071fc <MX_SPI4_Init+0x64>)
 80071be:	2200      	movs	r2, #0
 80071c0:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80071c2:	4b0e      	ldr	r3, [pc, #56]	@ (80071fc <MX_SPI4_Init+0x64>)
 80071c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80071c8:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80071ca:	4b0c      	ldr	r3, [pc, #48]	@ (80071fc <MX_SPI4_Init+0x64>)
 80071cc:	2230      	movs	r2, #48	@ 0x30
 80071ce:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80071d0:	4b0a      	ldr	r3, [pc, #40]	@ (80071fc <MX_SPI4_Init+0x64>)
 80071d2:	2200      	movs	r2, #0
 80071d4:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80071d6:	4b09      	ldr	r3, [pc, #36]	@ (80071fc <MX_SPI4_Init+0x64>)
 80071d8:	2200      	movs	r2, #0
 80071da:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80071dc:	4b07      	ldr	r3, [pc, #28]	@ (80071fc <MX_SPI4_Init+0x64>)
 80071de:	2200      	movs	r2, #0
 80071e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 80071e2:	4b06      	ldr	r3, [pc, #24]	@ (80071fc <MX_SPI4_Init+0x64>)
 80071e4:	220a      	movs	r2, #10
 80071e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80071e8:	4804      	ldr	r0, [pc, #16]	@ (80071fc <MX_SPI4_Init+0x64>)
 80071ea:	f003 fc3b 	bl	800aa64 <HAL_SPI_Init>
 80071ee:	4603      	mov	r3, r0
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d001      	beq.n	80071f8 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 80071f4:	f000 fb4d 	bl	8007892 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80071f8:	bf00      	nop
 80071fa:	bd80      	pop	{r7, pc}
 80071fc:	200019d8 	.word	0x200019d8
 8007200:	40013400 	.word	0x40013400

08007204 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8007208:	4b11      	ldr	r3, [pc, #68]	@ (8007250 <MX_USART1_UART_Init+0x4c>)
 800720a:	4a12      	ldr	r2, [pc, #72]	@ (8007254 <MX_USART1_UART_Init+0x50>)
 800720c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800720e:	4b10      	ldr	r3, [pc, #64]	@ (8007250 <MX_USART1_UART_Init+0x4c>)
 8007210:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8007214:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8007216:	4b0e      	ldr	r3, [pc, #56]	@ (8007250 <MX_USART1_UART_Init+0x4c>)
 8007218:	2200      	movs	r2, #0
 800721a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800721c:	4b0c      	ldr	r3, [pc, #48]	@ (8007250 <MX_USART1_UART_Init+0x4c>)
 800721e:	2200      	movs	r2, #0
 8007220:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8007222:	4b0b      	ldr	r3, [pc, #44]	@ (8007250 <MX_USART1_UART_Init+0x4c>)
 8007224:	2200      	movs	r2, #0
 8007226:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007228:	4b09      	ldr	r3, [pc, #36]	@ (8007250 <MX_USART1_UART_Init+0x4c>)
 800722a:	220c      	movs	r2, #12
 800722c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800722e:	4b08      	ldr	r3, [pc, #32]	@ (8007250 <MX_USART1_UART_Init+0x4c>)
 8007230:	2200      	movs	r2, #0
 8007232:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007234:	4b06      	ldr	r3, [pc, #24]	@ (8007250 <MX_USART1_UART_Init+0x4c>)
 8007236:	2200      	movs	r2, #0
 8007238:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800723a:	4805      	ldr	r0, [pc, #20]	@ (8007250 <MX_USART1_UART_Init+0x4c>)
 800723c:	f004 f9e4 	bl	800b608 <HAL_UART_Init>
 8007240:	4603      	mov	r3, r0
 8007242:	2b00      	cmp	r3, #0
 8007244:	d001      	beq.n	800724a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8007246:	f000 fb24 	bl	8007892 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800724a:	bf00      	nop
 800724c:	bd80      	pop	{r7, pc}
 800724e:	bf00      	nop
 8007250:	20001a30 	.word	0x20001a30
 8007254:	40011000 	.word	0x40011000

08007258 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800725c:	4b11      	ldr	r3, [pc, #68]	@ (80072a4 <MX_USART2_UART_Init+0x4c>)
 800725e:	4a12      	ldr	r2, [pc, #72]	@ (80072a8 <MX_USART2_UART_Init+0x50>)
 8007260:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8007262:	4b10      	ldr	r3, [pc, #64]	@ (80072a4 <MX_USART2_UART_Init+0x4c>)
 8007264:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8007268:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800726a:	4b0e      	ldr	r3, [pc, #56]	@ (80072a4 <MX_USART2_UART_Init+0x4c>)
 800726c:	2200      	movs	r2, #0
 800726e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007270:	4b0c      	ldr	r3, [pc, #48]	@ (80072a4 <MX_USART2_UART_Init+0x4c>)
 8007272:	2200      	movs	r2, #0
 8007274:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8007276:	4b0b      	ldr	r3, [pc, #44]	@ (80072a4 <MX_USART2_UART_Init+0x4c>)
 8007278:	2200      	movs	r2, #0
 800727a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800727c:	4b09      	ldr	r3, [pc, #36]	@ (80072a4 <MX_USART2_UART_Init+0x4c>)
 800727e:	220c      	movs	r2, #12
 8007280:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007282:	4b08      	ldr	r3, [pc, #32]	@ (80072a4 <MX_USART2_UART_Init+0x4c>)
 8007284:	2200      	movs	r2, #0
 8007286:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007288:	4b06      	ldr	r3, [pc, #24]	@ (80072a4 <MX_USART2_UART_Init+0x4c>)
 800728a:	2200      	movs	r2, #0
 800728c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800728e:	4805      	ldr	r0, [pc, #20]	@ (80072a4 <MX_USART2_UART_Init+0x4c>)
 8007290:	f004 f9ba 	bl	800b608 <HAL_UART_Init>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d001      	beq.n	800729e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800729a:	f000 fafa 	bl	8007892 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800729e:	bf00      	nop
 80072a0:	bd80      	pop	{r7, pc}
 80072a2:	bf00      	nop
 80072a4:	20001a78 	.word	0x20001a78
 80072a8:	40004400 	.word	0x40004400

080072ac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80072b0:	4b11      	ldr	r3, [pc, #68]	@ (80072f8 <MX_USART3_UART_Init+0x4c>)
 80072b2:	4a12      	ldr	r2, [pc, #72]	@ (80072fc <MX_USART3_UART_Init+0x50>)
 80072b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80072b6:	4b10      	ldr	r3, [pc, #64]	@ (80072f8 <MX_USART3_UART_Init+0x4c>)
 80072b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80072bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80072be:	4b0e      	ldr	r3, [pc, #56]	@ (80072f8 <MX_USART3_UART_Init+0x4c>)
 80072c0:	2200      	movs	r2, #0
 80072c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80072c4:	4b0c      	ldr	r3, [pc, #48]	@ (80072f8 <MX_USART3_UART_Init+0x4c>)
 80072c6:	2200      	movs	r2, #0
 80072c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80072ca:	4b0b      	ldr	r3, [pc, #44]	@ (80072f8 <MX_USART3_UART_Init+0x4c>)
 80072cc:	2200      	movs	r2, #0
 80072ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80072d0:	4b09      	ldr	r3, [pc, #36]	@ (80072f8 <MX_USART3_UART_Init+0x4c>)
 80072d2:	220c      	movs	r2, #12
 80072d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80072d6:	4b08      	ldr	r3, [pc, #32]	@ (80072f8 <MX_USART3_UART_Init+0x4c>)
 80072d8:	2200      	movs	r2, #0
 80072da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80072dc:	4b06      	ldr	r3, [pc, #24]	@ (80072f8 <MX_USART3_UART_Init+0x4c>)
 80072de:	2200      	movs	r2, #0
 80072e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80072e2:	4805      	ldr	r0, [pc, #20]	@ (80072f8 <MX_USART3_UART_Init+0x4c>)
 80072e4:	f004 f990 	bl	800b608 <HAL_UART_Init>
 80072e8:	4603      	mov	r3, r0
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d001      	beq.n	80072f2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80072ee:	f000 fad0 	bl	8007892 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80072f2:	bf00      	nop
 80072f4:	bd80      	pop	{r7, pc}
 80072f6:	bf00      	nop
 80072f8:	20001ac0 	.word	0x20001ac0
 80072fc:	40004800 	.word	0x40004800

08007300 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8007304:	4b11      	ldr	r3, [pc, #68]	@ (800734c <MX_USART6_UART_Init+0x4c>)
 8007306:	4a12      	ldr	r2, [pc, #72]	@ (8007350 <MX_USART6_UART_Init+0x50>)
 8007308:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800730a:	4b10      	ldr	r3, [pc, #64]	@ (800734c <MX_USART6_UART_Init+0x4c>)
 800730c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8007310:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8007312:	4b0e      	ldr	r3, [pc, #56]	@ (800734c <MX_USART6_UART_Init+0x4c>)
 8007314:	2200      	movs	r2, #0
 8007316:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8007318:	4b0c      	ldr	r3, [pc, #48]	@ (800734c <MX_USART6_UART_Init+0x4c>)
 800731a:	2200      	movs	r2, #0
 800731c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800731e:	4b0b      	ldr	r3, [pc, #44]	@ (800734c <MX_USART6_UART_Init+0x4c>)
 8007320:	2200      	movs	r2, #0
 8007322:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8007324:	4b09      	ldr	r3, [pc, #36]	@ (800734c <MX_USART6_UART_Init+0x4c>)
 8007326:	220c      	movs	r2, #12
 8007328:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800732a:	4b08      	ldr	r3, [pc, #32]	@ (800734c <MX_USART6_UART_Init+0x4c>)
 800732c:	2200      	movs	r2, #0
 800732e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8007330:	4b06      	ldr	r3, [pc, #24]	@ (800734c <MX_USART6_UART_Init+0x4c>)
 8007332:	2200      	movs	r2, #0
 8007334:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8007336:	4805      	ldr	r0, [pc, #20]	@ (800734c <MX_USART6_UART_Init+0x4c>)
 8007338:	f004 f966 	bl	800b608 <HAL_UART_Init>
 800733c:	4603      	mov	r3, r0
 800733e:	2b00      	cmp	r3, #0
 8007340:	d001      	beq.n	8007346 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8007342:	f000 faa6 	bl	8007892 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8007346:	bf00      	nop
 8007348:	bd80      	pop	{r7, pc}
 800734a:	bf00      	nop
 800734c:	20001b08 	.word	0x20001b08
 8007350:	40011400 	.word	0x40011400

08007354 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b08e      	sub	sp, #56	@ 0x38
 8007358:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800735a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800735e:	2200      	movs	r2, #0
 8007360:	601a      	str	r2, [r3, #0]
 8007362:	605a      	str	r2, [r3, #4]
 8007364:	609a      	str	r2, [r3, #8]
 8007366:	60da      	str	r2, [r3, #12]
 8007368:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800736a:	2300      	movs	r3, #0
 800736c:	623b      	str	r3, [r7, #32]
 800736e:	4bb6      	ldr	r3, [pc, #728]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 8007370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007372:	4ab5      	ldr	r2, [pc, #724]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 8007374:	f043 0310 	orr.w	r3, r3, #16
 8007378:	6313      	str	r3, [r2, #48]	@ 0x30
 800737a:	4bb3      	ldr	r3, [pc, #716]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 800737c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800737e:	f003 0310 	and.w	r3, r3, #16
 8007382:	623b      	str	r3, [r7, #32]
 8007384:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8007386:	2300      	movs	r3, #0
 8007388:	61fb      	str	r3, [r7, #28]
 800738a:	4baf      	ldr	r3, [pc, #700]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 800738c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800738e:	4aae      	ldr	r2, [pc, #696]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 8007390:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007394:	6313      	str	r3, [r2, #48]	@ 0x30
 8007396:	4bac      	ldr	r3, [pc, #688]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 8007398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800739a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800739e:	61fb      	str	r3, [r7, #28]
 80073a0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80073a2:	2300      	movs	r3, #0
 80073a4:	61bb      	str	r3, [r7, #24]
 80073a6:	4ba8      	ldr	r3, [pc, #672]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 80073a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073aa:	4aa7      	ldr	r2, [pc, #668]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 80073ac:	f043 0304 	orr.w	r3, r3, #4
 80073b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80073b2:	4ba5      	ldr	r3, [pc, #660]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 80073b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073b6:	f003 0304 	and.w	r3, r3, #4
 80073ba:	61bb      	str	r3, [r7, #24]
 80073bc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80073be:	2300      	movs	r3, #0
 80073c0:	617b      	str	r3, [r7, #20]
 80073c2:	4ba1      	ldr	r3, [pc, #644]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 80073c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073c6:	4aa0      	ldr	r2, [pc, #640]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 80073c8:	f043 0320 	orr.w	r3, r3, #32
 80073cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80073ce:	4b9e      	ldr	r3, [pc, #632]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 80073d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073d2:	f003 0320 	and.w	r3, r3, #32
 80073d6:	617b      	str	r3, [r7, #20]
 80073d8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80073da:	2300      	movs	r3, #0
 80073dc:	613b      	str	r3, [r7, #16]
 80073de:	4b9a      	ldr	r3, [pc, #616]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 80073e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073e2:	4a99      	ldr	r2, [pc, #612]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 80073e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80073ea:	4b97      	ldr	r3, [pc, #604]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 80073ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073f2:	613b      	str	r3, [r7, #16]
 80073f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80073f6:	2300      	movs	r3, #0
 80073f8:	60fb      	str	r3, [r7, #12]
 80073fa:	4b93      	ldr	r3, [pc, #588]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 80073fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073fe:	4a92      	ldr	r2, [pc, #584]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 8007400:	f043 0301 	orr.w	r3, r3, #1
 8007404:	6313      	str	r3, [r2, #48]	@ 0x30
 8007406:	4b90      	ldr	r3, [pc, #576]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 8007408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800740a:	f003 0301 	and.w	r3, r3, #1
 800740e:	60fb      	str	r3, [r7, #12]
 8007410:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007412:	2300      	movs	r3, #0
 8007414:	60bb      	str	r3, [r7, #8]
 8007416:	4b8c      	ldr	r3, [pc, #560]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 8007418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800741a:	4a8b      	ldr	r2, [pc, #556]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 800741c:	f043 0302 	orr.w	r3, r3, #2
 8007420:	6313      	str	r3, [r2, #48]	@ 0x30
 8007422:	4b89      	ldr	r3, [pc, #548]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 8007424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007426:	f003 0302 	and.w	r3, r3, #2
 800742a:	60bb      	str	r3, [r7, #8]
 800742c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800742e:	2300      	movs	r3, #0
 8007430:	607b      	str	r3, [r7, #4]
 8007432:	4b85      	ldr	r3, [pc, #532]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 8007434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007436:	4a84      	ldr	r2, [pc, #528]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 8007438:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800743c:	6313      	str	r3, [r2, #48]	@ 0x30
 800743e:	4b82      	ldr	r3, [pc, #520]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 8007440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007446:	607b      	str	r3, [r7, #4]
 8007448:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800744a:	2300      	movs	r3, #0
 800744c:	603b      	str	r3, [r7, #0]
 800744e:	4b7e      	ldr	r3, [pc, #504]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 8007450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007452:	4a7d      	ldr	r2, [pc, #500]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 8007454:	f043 0308 	orr.w	r3, r3, #8
 8007458:	6313      	str	r3, [r2, #48]	@ 0x30
 800745a:	4b7b      	ldr	r3, [pc, #492]	@ (8007648 <MX_GPIO_Init+0x2f4>)
 800745c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800745e:	f003 0308 	and.w	r3, r3, #8
 8007462:	603b      	str	r3, [r7, #0]
 8007464:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 8007466:	2201      	movs	r2, #1
 8007468:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 800746c:	4877      	ldr	r0, [pc, #476]	@ (800764c <MX_GPIO_Init+0x2f8>)
 800746e:	f001 fdb5 	bl	8008fdc <HAL_GPIO_WritePin>
                          |CELL12_CS_05_Pin|CELL11_CS_10_Pin|CELL11_CS_11_Pin|CELL11_CS_12_Pin
                          |CSU_11_CELLS_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin|CELL12_CS_08_Pin|CELL12_CS_09_Pin|CELL12_CS_10_Pin, GPIO_PIN_SET);
 8007472:	2201      	movs	r2, #1
 8007474:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 8007478:	4875      	ldr	r0, [pc, #468]	@ (8007650 <MX_GPIO_Init+0x2fc>)
 800747a:	f001 fdaf 	bl	8008fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CELL12_CS_07_Pin|CELL12_TEMP_02_LED_Pin|CELL12_TEMP_01_CS_Pin|SPI3_CS_03_Pin
 800747e:	2201      	movs	r2, #1
 8007480:	f242 0133 	movw	r1, #8243	@ 0x2033
 8007484:	4873      	ldr	r0, [pc, #460]	@ (8007654 <MX_GPIO_Init+0x300>)
 8007486:	f001 fda9 	bl	8008fdc <HAL_GPIO_WritePin>
                          |SPI3_CS_02_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin|CELL12_CS_12_Pin|CSU_12_CELLS_Pin|CELL12_TEMP_03_CS_Pin
 800748a:	2201      	movs	r2, #1
 800748c:	f64f 5147 	movw	r1, #64839	@ 0xfd47
 8007490:	4871      	ldr	r0, [pc, #452]	@ (8007658 <MX_GPIO_Init+0x304>)
 8007492:	f001 fda3 	bl	8008fdc <HAL_GPIO_WritePin>
                          |CELL12_TEMP_03_LED_Pin|CELL12_TEMP_02_CS_Pin|CELL11_CS_03_Pin|CELL11_CS_04_Pin
                          |CELL11_CS_05_Pin|CELL11_CS_06_Pin|CELL11_CS_07_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_02_Pin|GPIO_03_Pin|GPIO_04_Pin|GPIO_05_Pin
 8007496:	2200      	movs	r2, #0
 8007498:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800749c:	486e      	ldr	r0, [pc, #440]	@ (8007658 <MX_GPIO_Init+0x304>)
 800749e:	f001 fd9d 	bl	8008fdc <HAL_GPIO_WritePin>
                          |GPIO_06_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CELL12_TEMP_01_LED_GPIO_Port, CELL12_TEMP_01_LED_Pin, GPIO_PIN_SET);
 80074a2:	2201      	movs	r2, #1
 80074a4:	2101      	movs	r1, #1
 80074a6:	486d      	ldr	r0, [pc, #436]	@ (800765c <MX_GPIO_Init+0x308>)
 80074a8:	f001 fd98 	bl	8008fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USART2_ENABLE_GPIO_Port, USART2_ENABLE_Pin, GPIO_PIN_RESET);
 80074ac:	2200      	movs	r2, #0
 80074ae:	2102      	movs	r1, #2
 80074b0:	486a      	ldr	r0, [pc, #424]	@ (800765c <MX_GPIO_Init+0x308>)
 80074b2:	f001 fd93 	bl	8008fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, GPIO_14_Pin|GPIO_07_Pin|LED_01_Pin|LED_02_Pin, GPIO_PIN_RESET);
 80074b6:	2200      	movs	r2, #0
 80074b8:	f24c 010c 	movw	r1, #49164	@ 0xc00c
 80074bc:	4868      	ldr	r0, [pc, #416]	@ (8007660 <MX_GPIO_Init+0x30c>)
 80074be:	f001 fd8d 	bl	8008fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin|CELL11_CS_02_Pin|CELL11_TEMP_03_CS_Pin|CS_Pin, GPIO_PIN_SET);
 80074c2:	2201      	movs	r2, #1
 80074c4:	f648 0103 	movw	r1, #34819	@ 0x8803
 80074c8:	4866      	ldr	r0, [pc, #408]	@ (8007664 <MX_GPIO_Init+0x310>)
 80074ca:	f001 fd87 	bl	8008fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin|CELL11_CS_09_Pin, GPIO_PIN_SET);
 80074ce:	2201      	movs	r2, #1
 80074d0:	2103      	movs	r1, #3
 80074d2:	4865      	ldr	r0, [pc, #404]	@ (8007668 <MX_GPIO_Init+0x314>)
 80074d4:	f001 fd82 	bl	8008fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_09_Pin|GPIO_10_Pin|LED_06_Pin|LED_05_Pin, GPIO_PIN_RESET);
 80074d8:	2200      	movs	r2, #0
 80074da:	f648 0103 	movw	r1, #34819	@ 0x8803
 80074de:	485b      	ldr	r0, [pc, #364]	@ (800764c <MX_GPIO_Init+0x2f8>)
 80074e0:	f001 fd7c 	bl	8008fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_11_Pin|GPIO_12_Pin|LED_03_Pin|LED_07_Pin
 80074e4:	2200      	movs	r2, #0
 80074e6:	f244 4138 	movw	r1, #17464	@ 0x4438
 80074ea:	485e      	ldr	r0, [pc, #376]	@ (8007664 <MX_GPIO_Init+0x310>)
 80074ec:	f001 fd76 	bl	8008fdc <HAL_GPIO_WritePin>
                          |USART1_ENABLE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_CS_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_CS_Pin
 80074f0:	2201      	movs	r2, #1
 80074f2:	f44f 51f2 	mov.w	r1, #7744	@ 0x1e40
 80074f6:	485a      	ldr	r0, [pc, #360]	@ (8007660 <MX_GPIO_Init+0x30c>)
 80074f8:	f001 fd70 	bl	8008fdc <HAL_GPIO_WritePin>
                          |CELL11_TEMP_01_LED_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, GPIO_PIN_SET);
 80074fc:	2201      	movs	r2, #1
 80074fe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007502:	485a      	ldr	r0, [pc, #360]	@ (800766c <MX_GPIO_Init+0x318>)
 8007504:	f001 fd6a 	bl	8008fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USART3_ENABLE_Pin|DISPLAY_CS_Pin|SPI5_CS_02_Pin, GPIO_PIN_RESET);
 8007508:	2200      	movs	r2, #0
 800750a:	f640 010c 	movw	r1, #2060	@ 0x80c
 800750e:	4857      	ldr	r0, [pc, #348]	@ (800766c <MX_GPIO_Init+0x318>)
 8007510:	f001 fd64 	bl	8008fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin|BACKLIGHT_1_Pin|BACKLIGHT_2_Pin
 8007514:	2200      	movs	r2, #0
 8007516:	f24e 013c 	movw	r1, #57404	@ 0xe03c
 800751a:	4853      	ldr	r0, [pc, #332]	@ (8007668 <MX_GPIO_Init+0x314>)
 800751c:	f001 fd5e 	bl	8008fdc <HAL_GPIO_WritePin>
                          |LED_09_Pin|LED_04_Pin|LED_08_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USART6_ENABLE_GPIO_Port, USART6_ENABLE_Pin, GPIO_PIN_RESET);
 8007520:	2200      	movs	r2, #0
 8007522:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007526:	484b      	ldr	r0, [pc, #300]	@ (8007654 <MX_GPIO_Init+0x300>)
 8007528:	f001 fd58 	bl	8008fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, LED_DC_Y_Pin|LED_DC_G_Pin|LED_PC_Y_Pin|LED_PC_G_Pin, GPIO_PIN_RESET);
 800752c:	2200      	movs	r2, #0
 800752e:	21f0      	movs	r1, #240	@ 0xf0
 8007530:	4847      	ldr	r0, [pc, #284]	@ (8007650 <MX_GPIO_Init+0x2fc>)
 8007532:	f001 fd53 	bl	8008fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CELL12_CS_01_Pin CELL12_CS_02_Pin CELL12_CS_03_Pin CELL12_CS_04_Pin
                           CELL12_CS_05_Pin CELL11_CS_10_Pin CELL11_CS_11_Pin CELL11_CS_12_Pin
                           CSU_11_CELLS_Pin GPIO_09_Pin GPIO_10_Pin LED_06_Pin
                           LED_05_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 8007536:	f648 73ff 	movw	r3, #36863	@ 0x8fff
 800753a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CELL12_CS_05_Pin|CELL11_CS_10_Pin|CELL11_CS_11_Pin|CELL11_CS_12_Pin
                          |CSU_11_CELLS_Pin|GPIO_09_Pin|GPIO_10_Pin|LED_06_Pin
                          |LED_05_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800753c:	2301      	movs	r3, #1
 800753e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007540:	2300      	movs	r3, #0
 8007542:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007544:	2300      	movs	r3, #0
 8007546:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007548:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800754c:	4619      	mov	r1, r3
 800754e:	483f      	ldr	r0, [pc, #252]	@ (800764c <MX_GPIO_Init+0x2f8>)
 8007550:	f001 fb98 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_06_Pin CELL12_CS_08_Pin CELL12_CS_09_Pin CELL12_CS_10_Pin
                           LED_DC_Y_Pin LED_DC_G_Pin LED_PC_Y_Pin LED_PC_G_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_06_Pin|CELL12_CS_08_Pin|CELL12_CS_09_Pin|CELL12_CS_10_Pin
 8007554:	f44f 637f 	mov.w	r3, #4080	@ 0xff0
 8007558:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LED_DC_Y_Pin|LED_DC_G_Pin|LED_PC_Y_Pin|LED_PC_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800755a:	2301      	movs	r3, #1
 800755c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800755e:	2300      	movs	r3, #0
 8007560:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007562:	2300      	movs	r3, #0
 8007564:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8007566:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800756a:	4619      	mov	r1, r3
 800756c:	4838      	ldr	r0, [pc, #224]	@ (8007650 <MX_GPIO_Init+0x2fc>)
 800756e:	f001 fb89 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_07_Pin SPI3_CS_03_Pin SPI3_CS_02_Pin USART6_ENABLE_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_07_Pin|SPI3_CS_03_Pin|SPI3_CS_02_Pin|USART6_ENABLE_Pin;
 8007572:	f242 1330 	movw	r3, #8496	@ 0x2130
 8007576:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007578:	2301      	movs	r3, #1
 800757a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800757c:	2300      	movs	r3, #0
 800757e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007580:	2300      	movs	r3, #0
 8007582:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007584:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007588:	4619      	mov	r1, r3
 800758a:	4832      	ldr	r0, [pc, #200]	@ (8007654 <MX_GPIO_Init+0x300>)
 800758c:	f001 fb7a 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_11_Pin CELL12_CS_12_Pin GPIO_02_Pin GPIO_03_Pin
                           GPIO_04_Pin GPIO_05_Pin GPIO_06_Pin CELL11_CS_03_Pin
                           CELL11_CS_04_Pin CELL11_CS_05_Pin CELL11_CS_06_Pin CELL11_CS_07_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_11_Pin|CELL12_CS_12_Pin|GPIO_02_Pin|GPIO_03_Pin
 8007590:	f64f 23bb 	movw	r3, #64187	@ 0xfabb
 8007594:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_04_Pin|GPIO_05_Pin|GPIO_06_Pin|CELL11_CS_03_Pin
                          |CELL11_CS_04_Pin|CELL11_CS_05_Pin|CELL11_CS_06_Pin|CELL11_CS_07_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007596:	2301      	movs	r3, #1
 8007598:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800759a:	2300      	movs	r3, #0
 800759c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800759e:	2300      	movs	r3, #0
 80075a0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80075a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075a6:	4619      	mov	r1, r3
 80075a8:	482b      	ldr	r0, [pc, #172]	@ (8007658 <MX_GPIO_Init+0x304>)
 80075aa:	f001 fb6b 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : CSU_12_CELLS_Pin */
  GPIO_InitStruct.Pin = CSU_12_CELLS_Pin;
 80075ae:	2304      	movs	r3, #4
 80075b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80075b2:	2301      	movs	r3, #1
 80075b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075b6:	2300      	movs	r3, #0
 80075b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80075ba:	2302      	movs	r3, #2
 80075bc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CSU_12_CELLS_GPIO_Port, &GPIO_InitStruct);
 80075be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075c2:	4619      	mov	r1, r3
 80075c4:	4824      	ldr	r0, [pc, #144]	@ (8007658 <MX_GPIO_Init+0x304>)
 80075c6:	f001 fb5d 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_TEMP_03_CS_Pin CELL12_TEMP_02_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_CS_Pin|CELL12_TEMP_02_CS_Pin;
 80075ca:	f44f 6388 	mov.w	r3, #1088	@ 0x440
 80075ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80075d0:	2301      	movs	r3, #1
 80075d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80075d4:	2301      	movs	r3, #1
 80075d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80075d8:	2303      	movs	r3, #3
 80075da:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80075dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075e0:	4619      	mov	r1, r3
 80075e2:	481d      	ldr	r0, [pc, #116]	@ (8007658 <MX_GPIO_Init+0x304>)
 80075e4:	f001 fb4e 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_03_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_LED_Pin;
 80075e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80075ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80075ee:	2301      	movs	r3, #1
 80075f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80075f2:	2302      	movs	r3, #2
 80075f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80075f6:	2303      	movs	r3, #3
 80075f8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_03_LED_GPIO_Port, &GPIO_InitStruct);
 80075fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075fe:	4619      	mov	r1, r3
 8007600:	4815      	ldr	r0, [pc, #84]	@ (8007658 <MX_GPIO_Init+0x304>)
 8007602:	f001 fb3f 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_02_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_02_LED_Pin;
 8007606:	2301      	movs	r3, #1
 8007608:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800760a:	2301      	movs	r3, #1
 800760c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800760e:	2302      	movs	r3, #2
 8007610:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007612:	2303      	movs	r3, #3
 8007614:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_02_LED_GPIO_Port, &GPIO_InitStruct);
 8007616:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800761a:	4619      	mov	r1, r3
 800761c:	480d      	ldr	r0, [pc, #52]	@ (8007654 <MX_GPIO_Init+0x300>)
 800761e:	f001 fb31 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_CS_Pin;
 8007622:	2302      	movs	r3, #2
 8007624:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007626:	2301      	movs	r3, #1
 8007628:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800762a:	2301      	movs	r3, #1
 800762c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800762e:	2303      	movs	r3, #3
 8007630:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_CS_GPIO_Port, &GPIO_InitStruct);
 8007632:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007636:	4619      	mov	r1, r3
 8007638:	4806      	ldr	r0, [pc, #24]	@ (8007654 <MX_GPIO_Init+0x300>)
 800763a:	f001 fb23 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_LED_Pin;
 800763e:	2301      	movs	r3, #1
 8007640:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007642:	2301      	movs	r3, #1
 8007644:	e014      	b.n	8007670 <MX_GPIO_Init+0x31c>
 8007646:	bf00      	nop
 8007648:	40023800 	.word	0x40023800
 800764c:	40021000 	.word	0x40021000
 8007650:	40022000 	.word	0x40022000
 8007654:	40020800 	.word	0x40020800
 8007658:	40021400 	.word	0x40021400
 800765c:	40020000 	.word	0x40020000
 8007660:	40021c00 	.word	0x40021c00
 8007664:	40020400 	.word	0x40020400
 8007668:	40021800 	.word	0x40021800
 800766c:	40020c00 	.word	0x40020c00
 8007670:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007672:	2302      	movs	r3, #2
 8007674:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007676:	2303      	movs	r3, #3
 8007678:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_LED_GPIO_Port, &GPIO_InitStruct);
 800767a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800767e:	4619      	mov	r1, r3
 8007680:	485c      	ldr	r0, [pc, #368]	@ (80077f4 <MX_GPIO_Init+0x4a0>)
 8007682:	f001 faff 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USART2_ENABLE_Pin */
  GPIO_InitStruct.Pin = USART2_ENABLE_Pin;
 8007686:	2302      	movs	r3, #2
 8007688:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800768a:	2301      	movs	r3, #1
 800768c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800768e:	2300      	movs	r3, #0
 8007690:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007692:	2302      	movs	r3, #2
 8007694:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USART2_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8007696:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800769a:	4619      	mov	r1, r3
 800769c:	4855      	ldr	r0, [pc, #340]	@ (80077f4 <MX_GPIO_Init+0x4a0>)
 800769e:	f001 faf1 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_14_Pin GPIO_07_Pin LED_01_Pin LED_02_Pin */
  GPIO_InitStruct.Pin = GPIO_14_Pin|GPIO_07_Pin|LED_01_Pin|LED_02_Pin;
 80076a2:	f24c 030c 	movw	r3, #49164	@ 0xc00c
 80076a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80076a8:	2301      	movs	r3, #1
 80076aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076ac:	2300      	movs	r3, #0
 80076ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80076b0:	2300      	movs	r3, #0
 80076b2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80076b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80076b8:	4619      	mov	r1, r3
 80076ba:	484f      	ldr	r0, [pc, #316]	@ (80077f8 <MX_GPIO_Init+0x4a4>)
 80076bc:	f001 fae2 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_CS_01_Pin CELL11_CS_02_Pin GPIO_11_Pin GPIO_12_Pin
                           CS_Pin LED_03_Pin LED_07_Pin USART1_ENABLE_Pin */
  GPIO_InitStruct.Pin = CELL11_CS_01_Pin|CELL11_CS_02_Pin|GPIO_11_Pin|GPIO_12_Pin
 80076c0:	f24c 433b 	movw	r3, #50235	@ 0xc43b
 80076c4:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CS_Pin|LED_03_Pin|LED_07_Pin|USART1_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80076c6:	2301      	movs	r3, #1
 80076c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076ca:	2300      	movs	r3, #0
 80076cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80076ce:	2300      	movs	r3, #0
 80076d0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80076d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80076d6:	4619      	mov	r1, r3
 80076d8:	4848      	ldr	r0, [pc, #288]	@ (80077fc <MX_GPIO_Init+0x4a8>)
 80076da:	f001 fad3 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_CS_08_Pin CELL11_CS_09_Pin DISPLAY_IO_1_Pin DISPLAY_IO_2_Pin
                           BACKLIGHT_1_Pin BACKLIGHT_2_Pin LED_09_Pin LED_04_Pin
                           LED_08_Pin */
  GPIO_InitStruct.Pin = CELL11_CS_08_Pin|CELL11_CS_09_Pin|DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin
 80076de:	f24e 033f 	movw	r3, #57407	@ 0xe03f
 80076e2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |BACKLIGHT_1_Pin|BACKLIGHT_2_Pin|LED_09_Pin|LED_04_Pin
                          |LED_08_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80076e4:	2301      	movs	r3, #1
 80076e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076e8:	2300      	movs	r3, #0
 80076ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80076ec:	2300      	movs	r3, #0
 80076ee:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80076f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80076f4:	4619      	mov	r1, r3
 80076f6:	4842      	ldr	r0, [pc, #264]	@ (8007800 <MX_GPIO_Init+0x4ac>)
 80076f8:	f001 fac4 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL11_TEMP_03_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_CS_Pin;
 80076fc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007700:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007702:	2301      	movs	r3, #1
 8007704:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007706:	2301      	movs	r3, #1
 8007708:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800770a:	2303      	movs	r3, #3
 800770c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL11_TEMP_03_CS_GPIO_Port, &GPIO_InitStruct);
 800770e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007712:	4619      	mov	r1, r3
 8007714:	4839      	ldr	r0, [pc, #228]	@ (80077fc <MX_GPIO_Init+0x4a8>)
 8007716:	f001 fab5 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_03_LED_Pin CELL11_TEMP_02_LED_Pin CELL11_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_LED_Pin;
 800771a:	f44f 53a2 	mov.w	r3, #5184	@ 0x1440
 800771e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007720:	2301      	movs	r3, #1
 8007722:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007724:	2302      	movs	r3, #2
 8007726:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007728:	2303      	movs	r3, #3
 800772a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800772c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007730:	4619      	mov	r1, r3
 8007732:	4831      	ldr	r0, [pc, #196]	@ (80077f8 <MX_GPIO_Init+0x4a4>)
 8007734:	f001 faa6 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_02_CS_Pin CELL11_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_02_CS_Pin|CELL11_TEMP_01_CS_Pin;
 8007738:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800773c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800773e:	2301      	movs	r3, #1
 8007740:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007742:	2301      	movs	r3, #1
 8007744:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007746:	2303      	movs	r3, #3
 8007748:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800774a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800774e:	4619      	mov	r1, r3
 8007750:	4829      	ldr	r0, [pc, #164]	@ (80077f8 <MX_GPIO_Init+0x4a4>)
 8007752:	f001 fa97 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS1_Pin USART3_ENABLE_Pin DISPLAY_CS_Pin SPI5_CS_02_Pin */
  GPIO_InitStruct.Pin = CS1_Pin|USART3_ENABLE_Pin|DISPLAY_CS_Pin|SPI5_CS_02_Pin;
 8007756:	f640 430c 	movw	r3, #3084	@ 0xc0c
 800775a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800775c:	2301      	movs	r3, #1
 800775e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007760:	2300      	movs	r3, #0
 8007762:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007764:	2300      	movs	r3, #0
 8007766:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007768:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800776c:	4619      	mov	r1, r3
 800776e:	4825      	ldr	r0, [pc, #148]	@ (8007804 <MX_GPIO_Init+0x4b0>)
 8007770:	f001 fa88 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PUSH_BUTTON_01_Pin PUSH_BUTTON_02_Pin PUSH_BUTTON_03_Pin PUSH_BUTTON_04_Pin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_01_Pin|PUSH_BUTTON_02_Pin|PUSH_BUTTON_03_Pin|PUSH_BUTTON_04_Pin;
 8007774:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8007778:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800777a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800777e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007780:	2300      	movs	r3, #0
 8007782:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007784:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007788:	4619      	mov	r1, r3
 800778a:	481e      	ldr	r0, [pc, #120]	@ (8007804 <MX_GPIO_Init+0x4b0>)
 800778c:	f001 fa7a 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : CD_Pin */
  GPIO_InitStruct.Pin = CD_Pin;
 8007790:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007794:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007796:	2300      	movs	r3, #0
 8007798:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800779a:	2301      	movs	r3, #1
 800779c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CD_GPIO_Port, &GPIO_InitStruct);
 800779e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077a2:	4619      	mov	r1, r3
 80077a4:	4814      	ldr	r0, [pc, #80]	@ (80077f8 <MX_GPIO_Init+0x4a4>)
 80077a6:	f001 fa6d 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP_SWITCH_01_Pin DIP_SWITCH_02_Pin DIP_SWITCH_03_Pin DIP_SWITCH_04_Pin */
  GPIO_InitStruct.Pin = DIP_SWITCH_01_Pin|DIP_SWITCH_02_Pin|DIP_SWITCH_03_Pin|DIP_SWITCH_04_Pin;
 80077aa:	23f0      	movs	r3, #240	@ 0xf0
 80077ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80077ae:	2300      	movs	r3, #0
 80077b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077b2:	2300      	movs	r3, #0
 80077b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80077b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077ba:	4619      	mov	r1, r3
 80077bc:	4811      	ldr	r0, [pc, #68]	@ (8007804 <MX_GPIO_Init+0x4b0>)
 80077be:	f001 fa61 	bl	8008c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP_SWITCH_MODE_01_Pin DIP_SWITCH_MODE_02_Pin DIP_SWITCH_MODE_03_Pin DIP_SWITCH_MODE_04_Pin */
  GPIO_InitStruct.Pin = DIP_SWITCH_MODE_01_Pin|DIP_SWITCH_MODE_02_Pin|DIP_SWITCH_MODE_03_Pin|DIP_SWITCH_MODE_04_Pin;
 80077c2:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 80077c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80077c8:	2300      	movs	r3, #0
 80077ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077cc:	2300      	movs	r3, #0
 80077ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80077d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077d4:	4619      	mov	r1, r3
 80077d6:	480a      	ldr	r0, [pc, #40]	@ (8007800 <MX_GPIO_Init+0x4ac>)
 80077d8:	f001 fa54 	bl	8008c84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80077dc:	2200      	movs	r2, #0
 80077de:	2100      	movs	r1, #0
 80077e0:	2028      	movs	r0, #40	@ 0x28
 80077e2:	f001 f986 	bl	8008af2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80077e6:	2028      	movs	r0, #40	@ 0x28
 80077e8:	f001 f99f 	bl	8008b2a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80077ec:	bf00      	nop
 80077ee:	3738      	adds	r7, #56	@ 0x38
 80077f0:	46bd      	mov	sp, r7
 80077f2:	bd80      	pop	{r7, pc}
 80077f4:	40020000 	.word	0x40020000
 80077f8:	40021c00 	.word	0x40021c00
 80077fc:	40020400 	.word	0x40020400
 8007800:	40021800 	.word	0x40021800
 8007804:	40020c00 	.word	0x40020c00

08007808 <HAL_UARTEx_RxEventCallback>:
//    }
//}


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b082      	sub	sp, #8
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	460b      	mov	r3, r1
 8007812:	807b      	strh	r3, [r7, #2]
			break;
		}
	}
    */

	HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData_modbus_01, sizeof(RxData_modbus_01));
 8007814:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007818:	490e      	ldr	r1, [pc, #56]	@ (8007854 <HAL_UARTEx_RxEventCallback+0x4c>)
 800781a:	480f      	ldr	r0, [pc, #60]	@ (8007858 <HAL_UARTEx_RxEventCallback+0x50>)
 800781c:	f003 ffcf 	bl	800b7be <HAL_UARTEx_ReceiveToIdle_IT>

	HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData_modbus_02, sizeof(RxData_modbus_02));
 8007820:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007824:	490d      	ldr	r1, [pc, #52]	@ (800785c <HAL_UARTEx_RxEventCallback+0x54>)
 8007826:	480e      	ldr	r0, [pc, #56]	@ (8007860 <HAL_UARTEx_RxEventCallback+0x58>)
 8007828:	f003 ffc9 	bl	800b7be <HAL_UARTEx_ReceiveToIdle_IT>

	HAL_UARTEx_ReceiveToIdle_IT(&huart3, RxData_modbus_03, sizeof(RxData_modbus_03));
 800782c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007830:	490c      	ldr	r1, [pc, #48]	@ (8007864 <HAL_UARTEx_RxEventCallback+0x5c>)
 8007832:	480d      	ldr	r0, [pc, #52]	@ (8007868 <HAL_UARTEx_RxEventCallback+0x60>)
 8007834:	f003 ffc3 	bl	800b7be <HAL_UARTEx_ReceiveToIdle_IT>

	HAL_UARTEx_ReceiveToIdle_IT(&huart6, RxData_modbus_04, sizeof(RxData_modbus_04));
 8007838:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800783c:	490b      	ldr	r1, [pc, #44]	@ (800786c <HAL_UARTEx_RxEventCallback+0x64>)
 800783e:	480c      	ldr	r0, [pc, #48]	@ (8007870 <HAL_UARTEx_RxEventCallback+0x68>)
 8007840:	f003 ffbd 	bl	800b7be <HAL_UARTEx_ReceiveToIdle_IT>



	modebus_rx_flag = 1 ;
 8007844:	4b0b      	ldr	r3, [pc, #44]	@ (8007874 <HAL_UARTEx_RxEventCallback+0x6c>)
 8007846:	2201      	movs	r2, #1
 8007848:	701a      	strb	r2, [r3, #0]

//	HAL_UART_RxCpltCallback
}
 800784a:	bf00      	nop
 800784c:	3708      	adds	r7, #8
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}
 8007852:	bf00      	nop
 8007854:	2000121c 	.word	0x2000121c
 8007858:	20001a30 	.word	0x20001a30
 800785c:	2000141c 	.word	0x2000141c
 8007860:	20001a78 	.word	0x20001a78
 8007864:	2000151c 	.word	0x2000151c
 8007868:	20001ac0 	.word	0x20001ac0
 800786c:	2000161c 	.word	0x2000161c
 8007870:	20001b08 	.word	0x20001b08
 8007874:	20001217 	.word	0x20001217

08007878 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b082      	sub	sp, #8
 800787c:	af00      	add	r7, sp, #0
 800787e:	4603      	mov	r3, r0
 8007880:	80fb      	strh	r3, [r7, #6]
    UNUSED(GPIO_Pin);
    Push_ButtonHandler(GPIO_Pin);
 8007882:	88fb      	ldrh	r3, [r7, #6]
 8007884:	4618      	mov	r0, r3
 8007886:	f7f9 fc33 	bl	80010f0 <Push_ButtonHandler>
}
 800788a:	bf00      	nop
 800788c:	3708      	adds	r7, #8
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}

08007892 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007892:	b480      	push	{r7}
 8007894:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007896:	b672      	cpsid	i
}
 8007898:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800789a:	bf00      	nop
 800789c:	e7fd      	b.n	800789a <Error_Handler+0x8>
	...

080078a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b083      	sub	sp, #12
 80078a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80078a6:	2300      	movs	r3, #0
 80078a8:	607b      	str	r3, [r7, #4]
 80078aa:	4b10      	ldr	r3, [pc, #64]	@ (80078ec <HAL_MspInit+0x4c>)
 80078ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078ae:	4a0f      	ldr	r2, [pc, #60]	@ (80078ec <HAL_MspInit+0x4c>)
 80078b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80078b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80078b6:	4b0d      	ldr	r3, [pc, #52]	@ (80078ec <HAL_MspInit+0x4c>)
 80078b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80078be:	607b      	str	r3, [r7, #4]
 80078c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80078c2:	2300      	movs	r3, #0
 80078c4:	603b      	str	r3, [r7, #0]
 80078c6:	4b09      	ldr	r3, [pc, #36]	@ (80078ec <HAL_MspInit+0x4c>)
 80078c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ca:	4a08      	ldr	r2, [pc, #32]	@ (80078ec <HAL_MspInit+0x4c>)
 80078cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80078d2:	4b06      	ldr	r3, [pc, #24]	@ (80078ec <HAL_MspInit+0x4c>)
 80078d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078da:	603b      	str	r3, [r7, #0]
 80078dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80078de:	bf00      	nop
 80078e0:	370c      	adds	r7, #12
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr
 80078ea:	bf00      	nop
 80078ec:	40023800 	.word	0x40023800

080078f0 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b08c      	sub	sp, #48	@ 0x30
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80078f8:	f107 031c 	add.w	r3, r7, #28
 80078fc:	2200      	movs	r2, #0
 80078fe:	601a      	str	r2, [r3, #0]
 8007900:	605a      	str	r2, [r3, #4]
 8007902:	609a      	str	r2, [r3, #8]
 8007904:	60da      	str	r2, [r3, #12]
 8007906:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a4a      	ldr	r2, [pc, #296]	@ (8007a38 <HAL_CAN_MspInit+0x148>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d145      	bne.n	800799e <HAL_CAN_MspInit+0xae>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8007912:	4b4a      	ldr	r3, [pc, #296]	@ (8007a3c <HAL_CAN_MspInit+0x14c>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	3301      	adds	r3, #1
 8007918:	4a48      	ldr	r2, [pc, #288]	@ (8007a3c <HAL_CAN_MspInit+0x14c>)
 800791a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800791c:	4b47      	ldr	r3, [pc, #284]	@ (8007a3c <HAL_CAN_MspInit+0x14c>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	2b01      	cmp	r3, #1
 8007922:	d10d      	bne.n	8007940 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8007924:	2300      	movs	r3, #0
 8007926:	61bb      	str	r3, [r7, #24]
 8007928:	4b45      	ldr	r3, [pc, #276]	@ (8007a40 <HAL_CAN_MspInit+0x150>)
 800792a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800792c:	4a44      	ldr	r2, [pc, #272]	@ (8007a40 <HAL_CAN_MspInit+0x150>)
 800792e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007932:	6413      	str	r3, [r2, #64]	@ 0x40
 8007934:	4b42      	ldr	r3, [pc, #264]	@ (8007a40 <HAL_CAN_MspInit+0x150>)
 8007936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007938:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800793c:	61bb      	str	r3, [r7, #24]
 800793e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007940:	2300      	movs	r3, #0
 8007942:	617b      	str	r3, [r7, #20]
 8007944:	4b3e      	ldr	r3, [pc, #248]	@ (8007a40 <HAL_CAN_MspInit+0x150>)
 8007946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007948:	4a3d      	ldr	r2, [pc, #244]	@ (8007a40 <HAL_CAN_MspInit+0x150>)
 800794a:	f043 0308 	orr.w	r3, r3, #8
 800794e:	6313      	str	r3, [r2, #48]	@ 0x30
 8007950:	4b3b      	ldr	r3, [pc, #236]	@ (8007a40 <HAL_CAN_MspInit+0x150>)
 8007952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007954:	f003 0308 	and.w	r3, r3, #8
 8007958:	617b      	str	r3, [r7, #20]
 800795a:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800795c:	2303      	movs	r3, #3
 800795e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007960:	2302      	movs	r3, #2
 8007962:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007964:	2300      	movs	r3, #0
 8007966:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007968:	2303      	movs	r3, #3
 800796a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800796c:	2309      	movs	r3, #9
 800796e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007970:	f107 031c 	add.w	r3, r7, #28
 8007974:	4619      	mov	r1, r3
 8007976:	4833      	ldr	r0, [pc, #204]	@ (8007a44 <HAL_CAN_MspInit+0x154>)
 8007978:	f001 f984 	bl	8008c84 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800797c:	2200      	movs	r2, #0
 800797e:	2100      	movs	r1, #0
 8007980:	2014      	movs	r0, #20
 8007982:	f001 f8b6 	bl	8008af2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8007986:	2014      	movs	r0, #20
 8007988:	f001 f8cf 	bl	8008b2a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800798c:	2200      	movs	r2, #0
 800798e:	2100      	movs	r1, #0
 8007990:	2015      	movs	r0, #21
 8007992:	f001 f8ae 	bl	8008af2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8007996:	2015      	movs	r0, #21
 8007998:	f001 f8c7 	bl	8008b2a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 800799c:	e048      	b.n	8007a30 <HAL_CAN_MspInit+0x140>
  else if(hcan->Instance==CAN2)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a29      	ldr	r2, [pc, #164]	@ (8007a48 <HAL_CAN_MspInit+0x158>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d143      	bne.n	8007a30 <HAL_CAN_MspInit+0x140>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80079a8:	2300      	movs	r3, #0
 80079aa:	613b      	str	r3, [r7, #16]
 80079ac:	4b24      	ldr	r3, [pc, #144]	@ (8007a40 <HAL_CAN_MspInit+0x150>)
 80079ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079b0:	4a23      	ldr	r2, [pc, #140]	@ (8007a40 <HAL_CAN_MspInit+0x150>)
 80079b2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80079b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80079b8:	4b21      	ldr	r3, [pc, #132]	@ (8007a40 <HAL_CAN_MspInit+0x150>)
 80079ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80079c0:	613b      	str	r3, [r7, #16]
 80079c2:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80079c4:	4b1d      	ldr	r3, [pc, #116]	@ (8007a3c <HAL_CAN_MspInit+0x14c>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	3301      	adds	r3, #1
 80079ca:	4a1c      	ldr	r2, [pc, #112]	@ (8007a3c <HAL_CAN_MspInit+0x14c>)
 80079cc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80079ce:	4b1b      	ldr	r3, [pc, #108]	@ (8007a3c <HAL_CAN_MspInit+0x14c>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d10d      	bne.n	80079f2 <HAL_CAN_MspInit+0x102>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80079d6:	2300      	movs	r3, #0
 80079d8:	60fb      	str	r3, [r7, #12]
 80079da:	4b19      	ldr	r3, [pc, #100]	@ (8007a40 <HAL_CAN_MspInit+0x150>)
 80079dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079de:	4a18      	ldr	r2, [pc, #96]	@ (8007a40 <HAL_CAN_MspInit+0x150>)
 80079e0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80079e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80079e6:	4b16      	ldr	r3, [pc, #88]	@ (8007a40 <HAL_CAN_MspInit+0x150>)
 80079e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079ee:	60fb      	str	r3, [r7, #12]
 80079f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80079f2:	2300      	movs	r3, #0
 80079f4:	60bb      	str	r3, [r7, #8]
 80079f6:	4b12      	ldr	r3, [pc, #72]	@ (8007a40 <HAL_CAN_MspInit+0x150>)
 80079f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079fa:	4a11      	ldr	r2, [pc, #68]	@ (8007a40 <HAL_CAN_MspInit+0x150>)
 80079fc:	f043 0302 	orr.w	r3, r3, #2
 8007a00:	6313      	str	r3, [r2, #48]	@ 0x30
 8007a02:	4b0f      	ldr	r3, [pc, #60]	@ (8007a40 <HAL_CAN_MspInit+0x150>)
 8007a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a06:	f003 0302 	and.w	r3, r3, #2
 8007a0a:	60bb      	str	r3, [r7, #8]
 8007a0c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8007a0e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8007a12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a14:	2302      	movs	r3, #2
 8007a16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a18:	2300      	movs	r3, #0
 8007a1a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a1c:	2303      	movs	r3, #3
 8007a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8007a20:	2309      	movs	r3, #9
 8007a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007a24:	f107 031c 	add.w	r3, r7, #28
 8007a28:	4619      	mov	r1, r3
 8007a2a:	4808      	ldr	r0, [pc, #32]	@ (8007a4c <HAL_CAN_MspInit+0x15c>)
 8007a2c:	f001 f92a 	bl	8008c84 <HAL_GPIO_Init>
}
 8007a30:	bf00      	nop
 8007a32:	3730      	adds	r7, #48	@ 0x30
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}
 8007a38:	40006400 	.word	0x40006400
 8007a3c:	20001b50 	.word	0x20001b50
 8007a40:	40023800 	.word	0x40023800
 8007a44:	40020c00 	.word	0x40020c00
 8007a48:	40006800 	.word	0x40006800
 8007a4c:	40020400 	.word	0x40020400

08007a50 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b08e      	sub	sp, #56	@ 0x38
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	601a      	str	r2, [r3, #0]
 8007a60:	605a      	str	r2, [r3, #4]
 8007a62:	609a      	str	r2, [r3, #8]
 8007a64:	60da      	str	r2, [r3, #12]
 8007a66:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a4c      	ldr	r2, [pc, #304]	@ (8007ba0 <HAL_I2C_MspInit+0x150>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d12d      	bne.n	8007ace <HAL_I2C_MspInit+0x7e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007a72:	2300      	movs	r3, #0
 8007a74:	623b      	str	r3, [r7, #32]
 8007a76:	4b4b      	ldr	r3, [pc, #300]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a7a:	4a4a      	ldr	r2, [pc, #296]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007a7c:	f043 0302 	orr.w	r3, r3, #2
 8007a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8007a82:	4b48      	ldr	r3, [pc, #288]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a86:	f003 0302 	and.w	r3, r3, #2
 8007a8a:	623b      	str	r3, [r7, #32]
 8007a8c:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8007a8e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007a92:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007a94:	2312      	movs	r3, #18
 8007a96:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a98:	2300      	movs	r3, #0
 8007a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a9c:	2303      	movs	r3, #3
 8007a9e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007aa0:	2304      	movs	r3, #4
 8007aa2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007aa4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	483f      	ldr	r0, [pc, #252]	@ (8007ba8 <HAL_I2C_MspInit+0x158>)
 8007aac:	f001 f8ea 	bl	8008c84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	61fb      	str	r3, [r7, #28]
 8007ab4:	4b3b      	ldr	r3, [pc, #236]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ab8:	4a3a      	ldr	r2, [pc, #232]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007aba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007abe:	6413      	str	r3, [r2, #64]	@ 0x40
 8007ac0:	4b38      	ldr	r3, [pc, #224]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ac4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007ac8:	61fb      	str	r3, [r7, #28]
 8007aca:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8007acc:	e063      	b.n	8007b96 <HAL_I2C_MspInit+0x146>
  else if(hi2c->Instance==I2C2)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a36      	ldr	r2, [pc, #216]	@ (8007bac <HAL_I2C_MspInit+0x15c>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d12c      	bne.n	8007b32 <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8007ad8:	2300      	movs	r3, #0
 8007ada:	61bb      	str	r3, [r7, #24]
 8007adc:	4b31      	ldr	r3, [pc, #196]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ae0:	4a30      	ldr	r2, [pc, #192]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007ae2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ae6:	6313      	str	r3, [r2, #48]	@ 0x30
 8007ae8:	4b2e      	ldr	r3, [pc, #184]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007aec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007af0:	61bb      	str	r3, [r7, #24]
 8007af2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8007af4:	2330      	movs	r3, #48	@ 0x30
 8007af6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007af8:	2312      	movs	r3, #18
 8007afa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007afc:	2300      	movs	r3, #0
 8007afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b00:	2303      	movs	r3, #3
 8007b02:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8007b04:	2304      	movs	r3, #4
 8007b06:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8007b08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007b0c:	4619      	mov	r1, r3
 8007b0e:	4828      	ldr	r0, [pc, #160]	@ (8007bb0 <HAL_I2C_MspInit+0x160>)
 8007b10:	f001 f8b8 	bl	8008c84 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8007b14:	2300      	movs	r3, #0
 8007b16:	617b      	str	r3, [r7, #20]
 8007b18:	4b22      	ldr	r3, [pc, #136]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b1c:	4a21      	ldr	r2, [pc, #132]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007b1e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007b22:	6413      	str	r3, [r2, #64]	@ 0x40
 8007b24:	4b1f      	ldr	r3, [pc, #124]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b2c:	617b      	str	r3, [r7, #20]
 8007b2e:	697b      	ldr	r3, [r7, #20]
}
 8007b30:	e031      	b.n	8007b96 <HAL_I2C_MspInit+0x146>
  else if(hi2c->Instance==I2C3)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a1f      	ldr	r2, [pc, #124]	@ (8007bb4 <HAL_I2C_MspInit+0x164>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d12c      	bne.n	8007b96 <HAL_I2C_MspInit+0x146>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	613b      	str	r3, [r7, #16]
 8007b40:	4b18      	ldr	r3, [pc, #96]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b44:	4a17      	ldr	r2, [pc, #92]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007b46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8007b4c:	4b15      	ldr	r3, [pc, #84]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b54:	613b      	str	r3, [r7, #16]
 8007b56:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8007b58:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8007b5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007b5e:	2312      	movs	r3, #18
 8007b60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b62:	2300      	movs	r3, #0
 8007b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b66:	2303      	movs	r3, #3
 8007b68:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8007b6a:	2304      	movs	r3, #4
 8007b6c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8007b6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007b72:	4619      	mov	r1, r3
 8007b74:	480e      	ldr	r0, [pc, #56]	@ (8007bb0 <HAL_I2C_MspInit+0x160>)
 8007b76:	f001 f885 	bl	8008c84 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	60fb      	str	r3, [r7, #12]
 8007b7e:	4b09      	ldr	r3, [pc, #36]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b82:	4a08      	ldr	r2, [pc, #32]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007b84:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007b88:	6413      	str	r3, [r2, #64]	@ 0x40
 8007b8a:	4b06      	ldr	r3, [pc, #24]	@ (8007ba4 <HAL_I2C_MspInit+0x154>)
 8007b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b92:	60fb      	str	r3, [r7, #12]
 8007b94:	68fb      	ldr	r3, [r7, #12]
}
 8007b96:	bf00      	nop
 8007b98:	3738      	adds	r7, #56	@ 0x38
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	bf00      	nop
 8007ba0:	40005400 	.word	0x40005400
 8007ba4:	40023800 	.word	0x40023800
 8007ba8:	40020400 	.word	0x40020400
 8007bac:	40005800 	.word	0x40005800
 8007bb0:	40021c00 	.word	0x40021c00
 8007bb4:	40005c00 	.word	0x40005c00

08007bb8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b090      	sub	sp, #64	@ 0x40
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007bc0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	601a      	str	r2, [r3, #0]
 8007bc8:	605a      	str	r2, [r3, #4]
 8007bca:	609a      	str	r2, [r3, #8]
 8007bcc:	60da      	str	r2, [r3, #12]
 8007bce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a6d      	ldr	r2, [pc, #436]	@ (8007d8c <HAL_SPI_MspInit+0x1d4>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d12c      	bne.n	8007c34 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007bda:	2300      	movs	r3, #0
 8007bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007bde:	4b6c      	ldr	r3, [pc, #432]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007be2:	4a6b      	ldr	r2, [pc, #428]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007be4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007be8:	6453      	str	r3, [r2, #68]	@ 0x44
 8007bea:	4b69      	ldr	r3, [pc, #420]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	627b      	str	r3, [r7, #36]	@ 0x24
 8007bfa:	4b65      	ldr	r3, [pc, #404]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bfe:	4a64      	ldr	r2, [pc, #400]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007c00:	f043 0301 	orr.w	r3, r3, #1
 8007c04:	6313      	str	r3, [r2, #48]	@ 0x30
 8007c06:	4b62      	ldr	r3, [pc, #392]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c0a:	f003 0301 	and.w	r3, r3, #1
 8007c0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8007c12:	23e0      	movs	r3, #224	@ 0xe0
 8007c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c16:	2302      	movs	r3, #2
 8007c18:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c1e:	2303      	movs	r3, #3
 8007c20:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8007c22:	2305      	movs	r3, #5
 8007c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007c26:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007c2a:	4619      	mov	r1, r3
 8007c2c:	4859      	ldr	r0, [pc, #356]	@ (8007d94 <HAL_SPI_MspInit+0x1dc>)
 8007c2e:	f001 f829 	bl	8008c84 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }

}
 8007c32:	e0a7      	b.n	8007d84 <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI2)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	4a57      	ldr	r2, [pc, #348]	@ (8007d98 <HAL_SPI_MspInit+0x1e0>)
 8007c3a:	4293      	cmp	r3, r2
 8007c3c:	d12c      	bne.n	8007c98 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007c3e:	2300      	movs	r3, #0
 8007c40:	623b      	str	r3, [r7, #32]
 8007c42:	4b53      	ldr	r3, [pc, #332]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c46:	4a52      	ldr	r2, [pc, #328]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007c48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007c4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8007c4e:	4b50      	ldr	r3, [pc, #320]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c56:	623b      	str	r3, [r7, #32]
 8007c58:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	61fb      	str	r3, [r7, #28]
 8007c5e:	4b4c      	ldr	r3, [pc, #304]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c62:	4a4b      	ldr	r2, [pc, #300]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007c64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8007c6a:	4b49      	ldr	r3, [pc, #292]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c72:	61fb      	str	r3, [r7, #28]
 8007c74:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8007c76:	230e      	movs	r3, #14
 8007c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c7a:	2302      	movs	r3, #2
 8007c7c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c82:	2303      	movs	r3, #3
 8007c84:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007c86:	2305      	movs	r3, #5
 8007c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8007c8a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007c8e:	4619      	mov	r1, r3
 8007c90:	4842      	ldr	r0, [pc, #264]	@ (8007d9c <HAL_SPI_MspInit+0x1e4>)
 8007c92:	f000 fff7 	bl	8008c84 <HAL_GPIO_Init>
}
 8007c96:	e075      	b.n	8007d84 <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI3)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a40      	ldr	r2, [pc, #256]	@ (8007da0 <HAL_SPI_MspInit+0x1e8>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d12d      	bne.n	8007cfe <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	61bb      	str	r3, [r7, #24]
 8007ca6:	4b3a      	ldr	r3, [pc, #232]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007caa:	4a39      	ldr	r2, [pc, #228]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007cac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007cb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8007cb2:	4b37      	ldr	r3, [pc, #220]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cb6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007cba:	61bb      	str	r3, [r7, #24]
 8007cbc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	617b      	str	r3, [r7, #20]
 8007cc2:	4b33      	ldr	r3, [pc, #204]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cc6:	4a32      	ldr	r2, [pc, #200]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007cc8:	f043 0304 	orr.w	r3, r3, #4
 8007ccc:	6313      	str	r3, [r2, #48]	@ 0x30
 8007cce:	4b30      	ldr	r3, [pc, #192]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cd2:	f003 0304 	and.w	r3, r3, #4
 8007cd6:	617b      	str	r3, [r7, #20]
 8007cd8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8007cda:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8007cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ce0:	2302      	movs	r3, #2
 8007ce2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007ce8:	2303      	movs	r3, #3
 8007cea:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8007cec:	2306      	movs	r3, #6
 8007cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007cf0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007cf4:	4619      	mov	r1, r3
 8007cf6:	482b      	ldr	r0, [pc, #172]	@ (8007da4 <HAL_SPI_MspInit+0x1ec>)
 8007cf8:	f000 ffc4 	bl	8008c84 <HAL_GPIO_Init>
}
 8007cfc:	e042      	b.n	8007d84 <HAL_SPI_MspInit+0x1cc>
  else if(hspi->Instance==SPI4)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a29      	ldr	r2, [pc, #164]	@ (8007da8 <HAL_SPI_MspInit+0x1f0>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d13d      	bne.n	8007d84 <HAL_SPI_MspInit+0x1cc>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8007d08:	2300      	movs	r3, #0
 8007d0a:	613b      	str	r3, [r7, #16]
 8007d0c:	4b20      	ldr	r3, [pc, #128]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007d0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d10:	4a1f      	ldr	r2, [pc, #124]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007d12:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007d16:	6453      	str	r3, [r2, #68]	@ 0x44
 8007d18:	4b1d      	ldr	r3, [pc, #116]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007d1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007d20:	613b      	str	r3, [r7, #16]
 8007d22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007d24:	2300      	movs	r3, #0
 8007d26:	60fb      	str	r3, [r7, #12]
 8007d28:	4b19      	ldr	r3, [pc, #100]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d2c:	4a18      	ldr	r2, [pc, #96]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007d2e:	f043 0310 	orr.w	r3, r3, #16
 8007d32:	6313      	str	r3, [r2, #48]	@ 0x30
 8007d34:	4b16      	ldr	r3, [pc, #88]	@ (8007d90 <HAL_SPI_MspInit+0x1d8>)
 8007d36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d38:	f003 0310 	and.w	r3, r3, #16
 8007d3c:	60fb      	str	r3, [r7, #12]
 8007d3e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 8007d40:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8007d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d46:	2302      	movs	r3, #2
 8007d48:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007d4e:	2303      	movs	r3, #3
 8007d50:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8007d52:	2305      	movs	r3, #5
 8007d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007d56:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007d5a:	4619      	mov	r1, r3
 8007d5c:	4813      	ldr	r0, [pc, #76]	@ (8007dac <HAL_SPI_MspInit+0x1f4>)
 8007d5e:	f000 ff91 	bl	8008c84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8007d62:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007d66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d68:	2302      	movs	r3, #2
 8007d6a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007d70:	2303      	movs	r3, #3
 8007d72:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8007d74:	2305      	movs	r3, #5
 8007d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007d78:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007d7c:	4619      	mov	r1, r3
 8007d7e:	480b      	ldr	r0, [pc, #44]	@ (8007dac <HAL_SPI_MspInit+0x1f4>)
 8007d80:	f000 ff80 	bl	8008c84 <HAL_GPIO_Init>
}
 8007d84:	bf00      	nop
 8007d86:	3740      	adds	r7, #64	@ 0x40
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bd80      	pop	{r7, pc}
 8007d8c:	40013000 	.word	0x40013000
 8007d90:	40023800 	.word	0x40023800
 8007d94:	40020000 	.word	0x40020000
 8007d98:	40003800 	.word	0x40003800
 8007d9c:	40022000 	.word	0x40022000
 8007da0:	40003c00 	.word	0x40003c00
 8007da4:	40020800 	.word	0x40020800
 8007da8:	40013400 	.word	0x40013400
 8007dac:	40021000 	.word	0x40021000

08007db0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b090      	sub	sp, #64	@ 0x40
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007db8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	601a      	str	r2, [r3, #0]
 8007dc0:	605a      	str	r2, [r3, #4]
 8007dc2:	609a      	str	r2, [r3, #8]
 8007dc4:	60da      	str	r2, [r3, #12]
 8007dc6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	4a74      	ldr	r2, [pc, #464]	@ (8007fa0 <HAL_UART_MspInit+0x1f0>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d134      	bne.n	8007e3c <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007dd6:	4b73      	ldr	r3, [pc, #460]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dda:	4a72      	ldr	r2, [pc, #456]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007ddc:	f043 0310 	orr.w	r3, r3, #16
 8007de0:	6453      	str	r3, [r2, #68]	@ 0x44
 8007de2:	4b70      	ldr	r3, [pc, #448]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007de6:	f003 0310 	and.w	r3, r3, #16
 8007dea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007dee:	2300      	movs	r3, #0
 8007df0:	627b      	str	r3, [r7, #36]	@ 0x24
 8007df2:	4b6c      	ldr	r3, [pc, #432]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007df6:	4a6b      	ldr	r2, [pc, #428]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007df8:	f043 0302 	orr.w	r3, r3, #2
 8007dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8007dfe:	4b69      	ldr	r3, [pc, #420]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e02:	f003 0302 	and.w	r3, r3, #2
 8007e06:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007e0a:	23c0      	movs	r3, #192	@ 0xc0
 8007e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e0e:	2302      	movs	r3, #2
 8007e10:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e12:	2300      	movs	r3, #0
 8007e14:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007e16:	2303      	movs	r3, #3
 8007e18:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007e1a:	2307      	movs	r3, #7
 8007e1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007e1e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007e22:	4619      	mov	r1, r3
 8007e24:	4860      	ldr	r0, [pc, #384]	@ (8007fa8 <HAL_UART_MspInit+0x1f8>)
 8007e26:	f000 ff2d 	bl	8008c84 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	2100      	movs	r1, #0
 8007e2e:	2025      	movs	r0, #37	@ 0x25
 8007e30:	f000 fe5f 	bl	8008af2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007e34:	2025      	movs	r0, #37	@ 0x25
 8007e36:	f000 fe78 	bl	8008b2a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8007e3a:	e0ad      	b.n	8007f98 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART2)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a5a      	ldr	r2, [pc, #360]	@ (8007fac <HAL_UART_MspInit+0x1fc>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d134      	bne.n	8007eb0 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8007e46:	2300      	movs	r3, #0
 8007e48:	623b      	str	r3, [r7, #32]
 8007e4a:	4b56      	ldr	r3, [pc, #344]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e4e:	4a55      	ldr	r2, [pc, #340]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007e50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e54:	6413      	str	r3, [r2, #64]	@ 0x40
 8007e56:	4b53      	ldr	r3, [pc, #332]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e5e:	623b      	str	r3, [r7, #32]
 8007e60:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007e62:	2300      	movs	r3, #0
 8007e64:	61fb      	str	r3, [r7, #28]
 8007e66:	4b4f      	ldr	r3, [pc, #316]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e6a:	4a4e      	ldr	r2, [pc, #312]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007e6c:	f043 0301 	orr.w	r3, r3, #1
 8007e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8007e72:	4b4c      	ldr	r3, [pc, #304]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e76:	f003 0301 	and.w	r3, r3, #1
 8007e7a:	61fb      	str	r3, [r7, #28]
 8007e7c:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007e7e:	230c      	movs	r3, #12
 8007e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e82:	2302      	movs	r3, #2
 8007e84:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e86:	2300      	movs	r3, #0
 8007e88:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007e8a:	2303      	movs	r3, #3
 8007e8c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007e8e:	2307      	movs	r3, #7
 8007e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e92:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007e96:	4619      	mov	r1, r3
 8007e98:	4845      	ldr	r0, [pc, #276]	@ (8007fb0 <HAL_UART_MspInit+0x200>)
 8007e9a:	f000 fef3 	bl	8008c84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	2100      	movs	r1, #0
 8007ea2:	2026      	movs	r0, #38	@ 0x26
 8007ea4:	f000 fe25 	bl	8008af2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8007ea8:	2026      	movs	r0, #38	@ 0x26
 8007eaa:	f000 fe3e 	bl	8008b2a <HAL_NVIC_EnableIRQ>
}
 8007eae:	e073      	b.n	8007f98 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART3)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4a3f      	ldr	r2, [pc, #252]	@ (8007fb4 <HAL_UART_MspInit+0x204>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d135      	bne.n	8007f26 <HAL_UART_MspInit+0x176>
    __HAL_RCC_USART3_CLK_ENABLE();
 8007eba:	2300      	movs	r3, #0
 8007ebc:	61bb      	str	r3, [r7, #24]
 8007ebe:	4b39      	ldr	r3, [pc, #228]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ec2:	4a38      	ldr	r2, [pc, #224]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007ec4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007ec8:	6413      	str	r3, [r2, #64]	@ 0x40
 8007eca:	4b36      	ldr	r3, [pc, #216]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ece:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007ed2:	61bb      	str	r3, [r7, #24]
 8007ed4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	617b      	str	r3, [r7, #20]
 8007eda:	4b32      	ldr	r3, [pc, #200]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ede:	4a31      	ldr	r2, [pc, #196]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007ee0:	f043 0308 	orr.w	r3, r3, #8
 8007ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8007ee6:	4b2f      	ldr	r3, [pc, #188]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eea:	f003 0308 	and.w	r3, r3, #8
 8007eee:	617b      	str	r3, [r7, #20]
 8007ef0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8007ef2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ef8:	2302      	movs	r3, #2
 8007efa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007efc:	2300      	movs	r3, #0
 8007efe:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f00:	2303      	movs	r3, #3
 8007f02:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8007f04:	2307      	movs	r3, #7
 8007f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007f08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007f0c:	4619      	mov	r1, r3
 8007f0e:	482a      	ldr	r0, [pc, #168]	@ (8007fb8 <HAL_UART_MspInit+0x208>)
 8007f10:	f000 feb8 	bl	8008c84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8007f14:	2200      	movs	r2, #0
 8007f16:	2100      	movs	r1, #0
 8007f18:	2027      	movs	r0, #39	@ 0x27
 8007f1a:	f000 fdea 	bl	8008af2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8007f1e:	2027      	movs	r0, #39	@ 0x27
 8007f20:	f000 fe03 	bl	8008b2a <HAL_NVIC_EnableIRQ>
}
 8007f24:	e038      	b.n	8007f98 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART6)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4a24      	ldr	r2, [pc, #144]	@ (8007fbc <HAL_UART_MspInit+0x20c>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d133      	bne.n	8007f98 <HAL_UART_MspInit+0x1e8>
    __HAL_RCC_USART6_CLK_ENABLE();
 8007f30:	2300      	movs	r3, #0
 8007f32:	613b      	str	r3, [r7, #16]
 8007f34:	4b1b      	ldr	r3, [pc, #108]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007f36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f38:	4a1a      	ldr	r2, [pc, #104]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007f3a:	f043 0320 	orr.w	r3, r3, #32
 8007f3e:	6453      	str	r3, [r2, #68]	@ 0x44
 8007f40:	4b18      	ldr	r3, [pc, #96]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007f42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f44:	f003 0320 	and.w	r3, r3, #32
 8007f48:	613b      	str	r3, [r7, #16]
 8007f4a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	60fb      	str	r3, [r7, #12]
 8007f50:	4b14      	ldr	r3, [pc, #80]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f54:	4a13      	ldr	r2, [pc, #76]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007f56:	f043 0304 	orr.w	r3, r3, #4
 8007f5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8007f5c:	4b11      	ldr	r3, [pc, #68]	@ (8007fa4 <HAL_UART_MspInit+0x1f4>)
 8007f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f60:	f003 0304 	and.w	r3, r3, #4
 8007f64:	60fb      	str	r3, [r7, #12]
 8007f66:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007f68:	23c0      	movs	r3, #192	@ 0xc0
 8007f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f6c:	2302      	movs	r3, #2
 8007f6e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f70:	2300      	movs	r3, #0
 8007f72:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f74:	2303      	movs	r3, #3
 8007f76:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8007f78:	2308      	movs	r3, #8
 8007f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007f7c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007f80:	4619      	mov	r1, r3
 8007f82:	480f      	ldr	r0, [pc, #60]	@ (8007fc0 <HAL_UART_MspInit+0x210>)
 8007f84:	f000 fe7e 	bl	8008c84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8007f88:	2200      	movs	r2, #0
 8007f8a:	2100      	movs	r1, #0
 8007f8c:	2047      	movs	r0, #71	@ 0x47
 8007f8e:	f000 fdb0 	bl	8008af2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8007f92:	2047      	movs	r0, #71	@ 0x47
 8007f94:	f000 fdc9 	bl	8008b2a <HAL_NVIC_EnableIRQ>
}
 8007f98:	bf00      	nop
 8007f9a:	3740      	adds	r7, #64	@ 0x40
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}
 8007fa0:	40011000 	.word	0x40011000
 8007fa4:	40023800 	.word	0x40023800
 8007fa8:	40020400 	.word	0x40020400
 8007fac:	40004400 	.word	0x40004400
 8007fb0:	40020000 	.word	0x40020000
 8007fb4:	40004800 	.word	0x40004800
 8007fb8:	40020c00 	.word	0x40020c00
 8007fbc:	40011400 	.word	0x40011400
 8007fc0:	40020800 	.word	0x40020800

08007fc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007fc8:	bf00      	nop
 8007fca:	e7fd      	b.n	8007fc8 <NMI_Handler+0x4>

08007fcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007fd0:	bf00      	nop
 8007fd2:	e7fd      	b.n	8007fd0 <HardFault_Handler+0x4>

08007fd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007fd8:	bf00      	nop
 8007fda:	e7fd      	b.n	8007fd8 <MemManage_Handler+0x4>

08007fdc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007fe0:	bf00      	nop
 8007fe2:	e7fd      	b.n	8007fe0 <BusFault_Handler+0x4>

08007fe4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007fe8:	bf00      	nop
 8007fea:	e7fd      	b.n	8007fe8 <UsageFault_Handler+0x4>

08007fec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007fec:	b480      	push	{r7}
 8007fee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007ff0:	bf00      	nop
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff8:	4770      	bx	lr

08007ffa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007ffa:	b480      	push	{r7}
 8007ffc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007ffe:	bf00      	nop
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr

08008008 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008008:	b480      	push	{r7}
 800800a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800800c:	bf00      	nop
 800800e:	46bd      	mov	sp, r7
 8008010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008014:	4770      	bx	lr

08008016 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008016:	b580      	push	{r7, lr}
 8008018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800801a:	f000 f917 	bl	800824c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800801e:	bf00      	nop
 8008020:	bd80      	pop	{r7, pc}
	...

08008024 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8008028:	4802      	ldr	r0, [pc, #8]	@ (8008034 <CAN1_RX0_IRQHandler+0x10>)
 800802a:	f000 fa4e 	bl	80084ca <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800802e:	bf00      	nop
 8008030:	bd80      	pop	{r7, pc}
 8008032:	bf00      	nop
 8008034:	20001784 	.word	0x20001784

08008038 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800803c:	4802      	ldr	r0, [pc, #8]	@ (8008048 <CAN1_RX1_IRQHandler+0x10>)
 800803e:	f000 fa44 	bl	80084ca <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8008042:	bf00      	nop
 8008044:	bd80      	pop	{r7, pc}
 8008046:	bf00      	nop
 8008048:	20001784 	.word	0x20001784

0800804c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8008050:	4802      	ldr	r0, [pc, #8]	@ (800805c <USART1_IRQHandler+0x10>)
 8008052:	f003 fc11 	bl	800b878 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8008056:	bf00      	nop
 8008058:	bd80      	pop	{r7, pc}
 800805a:	bf00      	nop
 800805c:	20001a30 	.word	0x20001a30

08008060 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8008064:	4802      	ldr	r0, [pc, #8]	@ (8008070 <USART2_IRQHandler+0x10>)
 8008066:	f003 fc07 	bl	800b878 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800806a:	bf00      	nop
 800806c:	bd80      	pop	{r7, pc}
 800806e:	bf00      	nop
 8008070:	20001a78 	.word	0x20001a78

08008074 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8008078:	4802      	ldr	r0, [pc, #8]	@ (8008084 <USART3_IRQHandler+0x10>)
 800807a:	f003 fbfd 	bl	800b878 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800807e:	bf00      	nop
 8008080:	bd80      	pop	{r7, pc}
 8008082:	bf00      	nop
 8008084:	20001ac0 	.word	0x20001ac0

08008088 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_01_Pin);
 800808c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8008090:	f000 ffd8 	bl	8009044 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_02_Pin);
 8008094:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8008098:	f000 ffd4 	bl	8009044 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_03_Pin);
 800809c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80080a0:	f000 ffd0 	bl	8009044 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_04_Pin);
 80080a4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80080a8:	f000 ffcc 	bl	8009044 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80080ac:	bf00      	nop
 80080ae:	bd80      	pop	{r7, pc}

080080b0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80080b4:	4802      	ldr	r0, [pc, #8]	@ (80080c0 <USART6_IRQHandler+0x10>)
 80080b6:	f003 fbdf 	bl	800b878 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80080ba:	bf00      	nop
 80080bc:	bd80      	pop	{r7, pc}
 80080be:	bf00      	nop
 80080c0:	20001b08 	.word	0x20001b08

080080c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b086      	sub	sp, #24
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80080cc:	4a14      	ldr	r2, [pc, #80]	@ (8008120 <_sbrk+0x5c>)
 80080ce:	4b15      	ldr	r3, [pc, #84]	@ (8008124 <_sbrk+0x60>)
 80080d0:	1ad3      	subs	r3, r2, r3
 80080d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80080d4:	697b      	ldr	r3, [r7, #20]
 80080d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80080d8:	4b13      	ldr	r3, [pc, #76]	@ (8008128 <_sbrk+0x64>)
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d102      	bne.n	80080e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80080e0:	4b11      	ldr	r3, [pc, #68]	@ (8008128 <_sbrk+0x64>)
 80080e2:	4a12      	ldr	r2, [pc, #72]	@ (800812c <_sbrk+0x68>)
 80080e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80080e6:	4b10      	ldr	r3, [pc, #64]	@ (8008128 <_sbrk+0x64>)
 80080e8:	681a      	ldr	r2, [r3, #0]
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	4413      	add	r3, r2
 80080ee:	693a      	ldr	r2, [r7, #16]
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d207      	bcs.n	8008104 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80080f4:	f004 fcc6 	bl	800ca84 <__errno>
 80080f8:	4603      	mov	r3, r0
 80080fa:	220c      	movs	r2, #12
 80080fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80080fe:	f04f 33ff 	mov.w	r3, #4294967295
 8008102:	e009      	b.n	8008118 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008104:	4b08      	ldr	r3, [pc, #32]	@ (8008128 <_sbrk+0x64>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800810a:	4b07      	ldr	r3, [pc, #28]	@ (8008128 <_sbrk+0x64>)
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	4413      	add	r3, r2
 8008112:	4a05      	ldr	r2, [pc, #20]	@ (8008128 <_sbrk+0x64>)
 8008114:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008116:	68fb      	ldr	r3, [r7, #12]
}
 8008118:	4618      	mov	r0, r3
 800811a:	3718      	adds	r7, #24
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}
 8008120:	20030000 	.word	0x20030000
 8008124:	00000400 	.word	0x00000400
 8008128:	20001b54 	.word	0x20001b54
 800812c:	20001cb8 	.word	0x20001cb8

08008130 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008130:	b480      	push	{r7}
 8008132:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008134:	4b06      	ldr	r3, [pc, #24]	@ (8008150 <SystemInit+0x20>)
 8008136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800813a:	4a05      	ldr	r2, [pc, #20]	@ (8008150 <SystemInit+0x20>)
 800813c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008140:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008144:	bf00      	nop
 8008146:	46bd      	mov	sp, r7
 8008148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814c:	4770      	bx	lr
 800814e:	bf00      	nop
 8008150:	e000ed00 	.word	0xe000ed00

08008154 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8008154:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800818c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8008158:	f7ff ffea 	bl	8008130 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800815c:	480c      	ldr	r0, [pc, #48]	@ (8008190 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800815e:	490d      	ldr	r1, [pc, #52]	@ (8008194 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8008160:	4a0d      	ldr	r2, [pc, #52]	@ (8008198 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8008162:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008164:	e002      	b.n	800816c <LoopCopyDataInit>

08008166 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008166:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008168:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800816a:	3304      	adds	r3, #4

0800816c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800816c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800816e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008170:	d3f9      	bcc.n	8008166 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008172:	4a0a      	ldr	r2, [pc, #40]	@ (800819c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8008174:	4c0a      	ldr	r4, [pc, #40]	@ (80081a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8008176:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008178:	e001      	b.n	800817e <LoopFillZerobss>

0800817a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800817a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800817c:	3204      	adds	r2, #4

0800817e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800817e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008180:	d3fb      	bcc.n	800817a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8008182:	f004 fc85 	bl	800ca90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008186:	f7fe fc49 	bl	8006a1c <main>
  bx  lr    
 800818a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800818c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8008190:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008194:	20000984 	.word	0x20000984
  ldr r2, =_sidata
 8008198:	0800e0cc 	.word	0x0800e0cc
  ldr r2, =_sbss
 800819c:	20000984 	.word	0x20000984
  ldr r4, =_ebss
 80081a0:	20001cb8 	.word	0x20001cb8

080081a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80081a4:	e7fe      	b.n	80081a4 <ADC_IRQHandler>
	...

080081a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80081ac:	4b0e      	ldr	r3, [pc, #56]	@ (80081e8 <HAL_Init+0x40>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a0d      	ldr	r2, [pc, #52]	@ (80081e8 <HAL_Init+0x40>)
 80081b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80081b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80081b8:	4b0b      	ldr	r3, [pc, #44]	@ (80081e8 <HAL_Init+0x40>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a0a      	ldr	r2, [pc, #40]	@ (80081e8 <HAL_Init+0x40>)
 80081be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80081c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80081c4:	4b08      	ldr	r3, [pc, #32]	@ (80081e8 <HAL_Init+0x40>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a07      	ldr	r2, [pc, #28]	@ (80081e8 <HAL_Init+0x40>)
 80081ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80081d0:	2003      	movs	r0, #3
 80081d2:	f000 fc83 	bl	8008adc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80081d6:	200f      	movs	r0, #15
 80081d8:	f000 f808 	bl	80081ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80081dc:	f7ff fb60 	bl	80078a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80081e0:	2300      	movs	r3, #0
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	bd80      	pop	{r7, pc}
 80081e6:	bf00      	nop
 80081e8:	40023c00 	.word	0x40023c00

080081ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b082      	sub	sp, #8
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80081f4:	4b12      	ldr	r3, [pc, #72]	@ (8008240 <HAL_InitTick+0x54>)
 80081f6:	681a      	ldr	r2, [r3, #0]
 80081f8:	4b12      	ldr	r3, [pc, #72]	@ (8008244 <HAL_InitTick+0x58>)
 80081fa:	781b      	ldrb	r3, [r3, #0]
 80081fc:	4619      	mov	r1, r3
 80081fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008202:	fbb3 f3f1 	udiv	r3, r3, r1
 8008206:	fbb2 f3f3 	udiv	r3, r2, r3
 800820a:	4618      	mov	r0, r3
 800820c:	f000 fc9b 	bl	8008b46 <HAL_SYSTICK_Config>
 8008210:	4603      	mov	r3, r0
 8008212:	2b00      	cmp	r3, #0
 8008214:	d001      	beq.n	800821a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8008216:	2301      	movs	r3, #1
 8008218:	e00e      	b.n	8008238 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2b0f      	cmp	r3, #15
 800821e:	d80a      	bhi.n	8008236 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008220:	2200      	movs	r2, #0
 8008222:	6879      	ldr	r1, [r7, #4]
 8008224:	f04f 30ff 	mov.w	r0, #4294967295
 8008228:	f000 fc63 	bl	8008af2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800822c:	4a06      	ldr	r2, [pc, #24]	@ (8008248 <HAL_InitTick+0x5c>)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8008232:	2300      	movs	r3, #0
 8008234:	e000      	b.n	8008238 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008236:	2301      	movs	r3, #1
}
 8008238:	4618      	mov	r0, r3
 800823a:	3708      	adds	r7, #8
 800823c:	46bd      	mov	sp, r7
 800823e:	bd80      	pop	{r7, pc}
 8008240:	20000914 	.word	0x20000914
 8008244:	2000091c 	.word	0x2000091c
 8008248:	20000918 	.word	0x20000918

0800824c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800824c:	b480      	push	{r7}
 800824e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008250:	4b06      	ldr	r3, [pc, #24]	@ (800826c <HAL_IncTick+0x20>)
 8008252:	781b      	ldrb	r3, [r3, #0]
 8008254:	461a      	mov	r2, r3
 8008256:	4b06      	ldr	r3, [pc, #24]	@ (8008270 <HAL_IncTick+0x24>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4413      	add	r3, r2
 800825c:	4a04      	ldr	r2, [pc, #16]	@ (8008270 <HAL_IncTick+0x24>)
 800825e:	6013      	str	r3, [r2, #0]
}
 8008260:	bf00      	nop
 8008262:	46bd      	mov	sp, r7
 8008264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008268:	4770      	bx	lr
 800826a:	bf00      	nop
 800826c:	2000091c 	.word	0x2000091c
 8008270:	20001b58 	.word	0x20001b58

08008274 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008274:	b480      	push	{r7}
 8008276:	af00      	add	r7, sp, #0
  return uwTick;
 8008278:	4b03      	ldr	r3, [pc, #12]	@ (8008288 <HAL_GetTick+0x14>)
 800827a:	681b      	ldr	r3, [r3, #0]
}
 800827c:	4618      	mov	r0, r3
 800827e:	46bd      	mov	sp, r7
 8008280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008284:	4770      	bx	lr
 8008286:	bf00      	nop
 8008288:	20001b58 	.word	0x20001b58

0800828c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b084      	sub	sp, #16
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008294:	f7ff ffee 	bl	8008274 <HAL_GetTick>
 8008298:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082a4:	d005      	beq.n	80082b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80082a6:	4b0a      	ldr	r3, [pc, #40]	@ (80082d0 <HAL_Delay+0x44>)
 80082a8:	781b      	ldrb	r3, [r3, #0]
 80082aa:	461a      	mov	r2, r3
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	4413      	add	r3, r2
 80082b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80082b2:	bf00      	nop
 80082b4:	f7ff ffde 	bl	8008274 <HAL_GetTick>
 80082b8:	4602      	mov	r2, r0
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	1ad3      	subs	r3, r2, r3
 80082be:	68fa      	ldr	r2, [r7, #12]
 80082c0:	429a      	cmp	r2, r3
 80082c2:	d8f7      	bhi.n	80082b4 <HAL_Delay+0x28>
  {
  }
}
 80082c4:	bf00      	nop
 80082c6:	bf00      	nop
 80082c8:	3710      	adds	r7, #16
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}
 80082ce:	bf00      	nop
 80082d0:	2000091c 	.word	0x2000091c

080082d4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b084      	sub	sp, #16
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d101      	bne.n	80082e6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	e0ed      	b.n	80084c2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80082ec:	b2db      	uxtb	r3, r3
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d102      	bne.n	80082f8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	f7ff fafc 	bl	80078f0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	681a      	ldr	r2, [r3, #0]
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f042 0201 	orr.w	r2, r2, #1
 8008306:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008308:	f7ff ffb4 	bl	8008274 <HAL_GetTick>
 800830c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800830e:	e012      	b.n	8008336 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008310:	f7ff ffb0 	bl	8008274 <HAL_GetTick>
 8008314:	4602      	mov	r2, r0
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	1ad3      	subs	r3, r2, r3
 800831a:	2b0a      	cmp	r3, #10
 800831c:	d90b      	bls.n	8008336 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008322:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2205      	movs	r2, #5
 800832e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8008332:	2301      	movs	r3, #1
 8008334:	e0c5      	b.n	80084c2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	685b      	ldr	r3, [r3, #4]
 800833c:	f003 0301 	and.w	r3, r3, #1
 8008340:	2b00      	cmp	r3, #0
 8008342:	d0e5      	beq.n	8008310 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	681a      	ldr	r2, [r3, #0]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f022 0202 	bic.w	r2, r2, #2
 8008352:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008354:	f7ff ff8e 	bl	8008274 <HAL_GetTick>
 8008358:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800835a:	e012      	b.n	8008382 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800835c:	f7ff ff8a 	bl	8008274 <HAL_GetTick>
 8008360:	4602      	mov	r2, r0
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	1ad3      	subs	r3, r2, r3
 8008366:	2b0a      	cmp	r3, #10
 8008368:	d90b      	bls.n	8008382 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800836e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2205      	movs	r2, #5
 800837a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800837e:	2301      	movs	r3, #1
 8008380:	e09f      	b.n	80084c2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	f003 0302 	and.w	r3, r3, #2
 800838c:	2b00      	cmp	r3, #0
 800838e:	d1e5      	bne.n	800835c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	7e1b      	ldrb	r3, [r3, #24]
 8008394:	2b01      	cmp	r3, #1
 8008396:	d108      	bne.n	80083aa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	681a      	ldr	r2, [r3, #0]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80083a6:	601a      	str	r2, [r3, #0]
 80083a8:	e007      	b.n	80083ba <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	681a      	ldr	r2, [r3, #0]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80083b8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	7e5b      	ldrb	r3, [r3, #25]
 80083be:	2b01      	cmp	r3, #1
 80083c0:	d108      	bne.n	80083d4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	681a      	ldr	r2, [r3, #0]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80083d0:	601a      	str	r2, [r3, #0]
 80083d2:	e007      	b.n	80083e4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80083e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	7e9b      	ldrb	r3, [r3, #26]
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d108      	bne.n	80083fe <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	681a      	ldr	r2, [r3, #0]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f042 0220 	orr.w	r2, r2, #32
 80083fa:	601a      	str	r2, [r3, #0]
 80083fc:	e007      	b.n	800840e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f022 0220 	bic.w	r2, r2, #32
 800840c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	7edb      	ldrb	r3, [r3, #27]
 8008412:	2b01      	cmp	r3, #1
 8008414:	d108      	bne.n	8008428 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	681a      	ldr	r2, [r3, #0]
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f022 0210 	bic.w	r2, r2, #16
 8008424:	601a      	str	r2, [r3, #0]
 8008426:	e007      	b.n	8008438 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	681a      	ldr	r2, [r3, #0]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f042 0210 	orr.w	r2, r2, #16
 8008436:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	7f1b      	ldrb	r3, [r3, #28]
 800843c:	2b01      	cmp	r3, #1
 800843e:	d108      	bne.n	8008452 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	681a      	ldr	r2, [r3, #0]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f042 0208 	orr.w	r2, r2, #8
 800844e:	601a      	str	r2, [r3, #0]
 8008450:	e007      	b.n	8008462 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	681a      	ldr	r2, [r3, #0]
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f022 0208 	bic.w	r2, r2, #8
 8008460:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	7f5b      	ldrb	r3, [r3, #29]
 8008466:	2b01      	cmp	r3, #1
 8008468:	d108      	bne.n	800847c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	681a      	ldr	r2, [r3, #0]
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f042 0204 	orr.w	r2, r2, #4
 8008478:	601a      	str	r2, [r3, #0]
 800847a:	e007      	b.n	800848c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	681a      	ldr	r2, [r3, #0]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f022 0204 	bic.w	r2, r2, #4
 800848a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	689a      	ldr	r2, [r3, #8]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	68db      	ldr	r3, [r3, #12]
 8008494:	431a      	orrs	r2, r3
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	691b      	ldr	r3, [r3, #16]
 800849a:	431a      	orrs	r2, r3
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	695b      	ldr	r3, [r3, #20]
 80084a0:	ea42 0103 	orr.w	r1, r2, r3
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	1e5a      	subs	r2, r3, #1
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	430a      	orrs	r2, r1
 80084b0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2200      	movs	r2, #0
 80084b6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2201      	movs	r2, #1
 80084bc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80084c0:	2300      	movs	r3, #0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3710      	adds	r7, #16
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}

080084ca <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80084ca:	b580      	push	{r7, lr}
 80084cc:	b08a      	sub	sp, #40	@ 0x28
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80084d2:	2300      	movs	r3, #0
 80084d4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	695b      	ldr	r3, [r3, #20]
 80084dc:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	685b      	ldr	r3, [r3, #4]
 80084e4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	689b      	ldr	r3, [r3, #8]
 80084ec:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	68db      	ldr	r3, [r3, #12]
 80084f4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	691b      	ldr	r3, [r3, #16]
 80084fc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	699b      	ldr	r3, [r3, #24]
 8008504:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8008506:	6a3b      	ldr	r3, [r7, #32]
 8008508:	f003 0301 	and.w	r3, r3, #1
 800850c:	2b00      	cmp	r3, #0
 800850e:	d07c      	beq.n	800860a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8008510:	69bb      	ldr	r3, [r7, #24]
 8008512:	f003 0301 	and.w	r3, r3, #1
 8008516:	2b00      	cmp	r3, #0
 8008518:	d023      	beq.n	8008562 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	2201      	movs	r2, #1
 8008520:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8008522:	69bb      	ldr	r3, [r7, #24]
 8008524:	f003 0302 	and.w	r3, r3, #2
 8008528:	2b00      	cmp	r3, #0
 800852a:	d003      	beq.n	8008534 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f000 f983 	bl	8008838 <HAL_CAN_TxMailbox0CompleteCallback>
 8008532:	e016      	b.n	8008562 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8008534:	69bb      	ldr	r3, [r7, #24]
 8008536:	f003 0304 	and.w	r3, r3, #4
 800853a:	2b00      	cmp	r3, #0
 800853c:	d004      	beq.n	8008548 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800853e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008540:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008544:	627b      	str	r3, [r7, #36]	@ 0x24
 8008546:	e00c      	b.n	8008562 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8008548:	69bb      	ldr	r3, [r7, #24]
 800854a:	f003 0308 	and.w	r3, r3, #8
 800854e:	2b00      	cmp	r3, #0
 8008550:	d004      	beq.n	800855c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8008552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008554:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008558:	627b      	str	r3, [r7, #36]	@ 0x24
 800855a:	e002      	b.n	8008562 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800855c:	6878      	ldr	r0, [r7, #4]
 800855e:	f000 f989 	bl	8008874 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8008562:	69bb      	ldr	r3, [r7, #24]
 8008564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008568:	2b00      	cmp	r3, #0
 800856a:	d024      	beq.n	80085b6 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008574:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8008576:	69bb      	ldr	r3, [r7, #24]
 8008578:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800857c:	2b00      	cmp	r3, #0
 800857e:	d003      	beq.n	8008588 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f000 f963 	bl	800884c <HAL_CAN_TxMailbox1CompleteCallback>
 8008586:	e016      	b.n	80085b6 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8008588:	69bb      	ldr	r3, [r7, #24]
 800858a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800858e:	2b00      	cmp	r3, #0
 8008590:	d004      	beq.n	800859c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8008592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008594:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8008598:	627b      	str	r3, [r7, #36]	@ 0x24
 800859a:	e00c      	b.n	80085b6 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800859c:	69bb      	ldr	r3, [r7, #24]
 800859e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d004      	beq.n	80085b0 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80085a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80085ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80085ae:	e002      	b.n	80085b6 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f000 f969 	bl	8008888 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80085b6:	69bb      	ldr	r3, [r7, #24]
 80085b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d024      	beq.n	800860a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80085c8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80085ca:	69bb      	ldr	r3, [r7, #24]
 80085cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d003      	beq.n	80085dc <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80085d4:	6878      	ldr	r0, [r7, #4]
 80085d6:	f000 f943 	bl	8008860 <HAL_CAN_TxMailbox2CompleteCallback>
 80085da:	e016      	b.n	800860a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80085dc:	69bb      	ldr	r3, [r7, #24]
 80085de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d004      	beq.n	80085f0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80085e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80085ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80085ee:	e00c      	b.n	800860a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80085f0:	69bb      	ldr	r3, [r7, #24]
 80085f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d004      	beq.n	8008604 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80085fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008600:	627b      	str	r3, [r7, #36]	@ 0x24
 8008602:	e002      	b.n	800860a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f000 f949 	bl	800889c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800860a:	6a3b      	ldr	r3, [r7, #32]
 800860c:	f003 0308 	and.w	r3, r3, #8
 8008610:	2b00      	cmp	r3, #0
 8008612:	d00c      	beq.n	800862e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	f003 0310 	and.w	r3, r3, #16
 800861a:	2b00      	cmp	r3, #0
 800861c:	d007      	beq.n	800862e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800861e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008620:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008624:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	2210      	movs	r2, #16
 800862c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800862e:	6a3b      	ldr	r3, [r7, #32]
 8008630:	f003 0304 	and.w	r3, r3, #4
 8008634:	2b00      	cmp	r3, #0
 8008636:	d00b      	beq.n	8008650 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	f003 0308 	and.w	r3, r3, #8
 800863e:	2b00      	cmp	r3, #0
 8008640:	d006      	beq.n	8008650 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	2208      	movs	r2, #8
 8008648:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f000 f93a 	bl	80088c4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8008650:	6a3b      	ldr	r3, [r7, #32]
 8008652:	f003 0302 	and.w	r3, r3, #2
 8008656:	2b00      	cmp	r3, #0
 8008658:	d009      	beq.n	800866e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	68db      	ldr	r3, [r3, #12]
 8008660:	f003 0303 	and.w	r3, r3, #3
 8008664:	2b00      	cmp	r3, #0
 8008666:	d002      	beq.n	800866e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f000 f921 	bl	80088b0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800866e:	6a3b      	ldr	r3, [r7, #32]
 8008670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008674:	2b00      	cmp	r3, #0
 8008676:	d00c      	beq.n	8008692 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8008678:	693b      	ldr	r3, [r7, #16]
 800867a:	f003 0310 	and.w	r3, r3, #16
 800867e:	2b00      	cmp	r3, #0
 8008680:	d007      	beq.n	8008692 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8008682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008684:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008688:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	2210      	movs	r2, #16
 8008690:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8008692:	6a3b      	ldr	r3, [r7, #32]
 8008694:	f003 0320 	and.w	r3, r3, #32
 8008698:	2b00      	cmp	r3, #0
 800869a:	d00b      	beq.n	80086b4 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	f003 0308 	and.w	r3, r3, #8
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d006      	beq.n	80086b4 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	2208      	movs	r2, #8
 80086ac:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f000 f91c 	bl	80088ec <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80086b4:	6a3b      	ldr	r3, [r7, #32]
 80086b6:	f003 0310 	and.w	r3, r3, #16
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d009      	beq.n	80086d2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	691b      	ldr	r3, [r3, #16]
 80086c4:	f003 0303 	and.w	r3, r3, #3
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d002      	beq.n	80086d2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f000 f903 	bl	80088d8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80086d2:	6a3b      	ldr	r3, [r7, #32]
 80086d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d00b      	beq.n	80086f4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80086dc:	69fb      	ldr	r3, [r7, #28]
 80086de:	f003 0310 	and.w	r3, r3, #16
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d006      	beq.n	80086f4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	2210      	movs	r2, #16
 80086ec:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 f906 	bl	8008900 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80086f4:	6a3b      	ldr	r3, [r7, #32]
 80086f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d00b      	beq.n	8008716 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80086fe:	69fb      	ldr	r3, [r7, #28]
 8008700:	f003 0308 	and.w	r3, r3, #8
 8008704:	2b00      	cmp	r3, #0
 8008706:	d006      	beq.n	8008716 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	2208      	movs	r2, #8
 800870e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f000 f8ff 	bl	8008914 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8008716:	6a3b      	ldr	r3, [r7, #32]
 8008718:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800871c:	2b00      	cmp	r3, #0
 800871e:	d07b      	beq.n	8008818 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8008720:	69fb      	ldr	r3, [r7, #28]
 8008722:	f003 0304 	and.w	r3, r3, #4
 8008726:	2b00      	cmp	r3, #0
 8008728:	d072      	beq.n	8008810 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800872a:	6a3b      	ldr	r3, [r7, #32]
 800872c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008730:	2b00      	cmp	r3, #0
 8008732:	d008      	beq.n	8008746 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800873a:	2b00      	cmp	r3, #0
 800873c:	d003      	beq.n	8008746 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800873e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008740:	f043 0301 	orr.w	r3, r3, #1
 8008744:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8008746:	6a3b      	ldr	r3, [r7, #32]
 8008748:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800874c:	2b00      	cmp	r3, #0
 800874e:	d008      	beq.n	8008762 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8008756:	2b00      	cmp	r3, #0
 8008758:	d003      	beq.n	8008762 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800875a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800875c:	f043 0302 	orr.w	r3, r3, #2
 8008760:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8008762:	6a3b      	ldr	r3, [r7, #32]
 8008764:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008768:	2b00      	cmp	r3, #0
 800876a:	d008      	beq.n	800877e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8008772:	2b00      	cmp	r3, #0
 8008774:	d003      	beq.n	800877e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8008776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008778:	f043 0304 	orr.w	r3, r3, #4
 800877c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800877e:	6a3b      	ldr	r3, [r7, #32]
 8008780:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008784:	2b00      	cmp	r3, #0
 8008786:	d043      	beq.n	8008810 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800878e:	2b00      	cmp	r3, #0
 8008790:	d03e      	beq.n	8008810 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008798:	2b60      	cmp	r3, #96	@ 0x60
 800879a:	d02b      	beq.n	80087f4 <HAL_CAN_IRQHandler+0x32a>
 800879c:	2b60      	cmp	r3, #96	@ 0x60
 800879e:	d82e      	bhi.n	80087fe <HAL_CAN_IRQHandler+0x334>
 80087a0:	2b50      	cmp	r3, #80	@ 0x50
 80087a2:	d022      	beq.n	80087ea <HAL_CAN_IRQHandler+0x320>
 80087a4:	2b50      	cmp	r3, #80	@ 0x50
 80087a6:	d82a      	bhi.n	80087fe <HAL_CAN_IRQHandler+0x334>
 80087a8:	2b40      	cmp	r3, #64	@ 0x40
 80087aa:	d019      	beq.n	80087e0 <HAL_CAN_IRQHandler+0x316>
 80087ac:	2b40      	cmp	r3, #64	@ 0x40
 80087ae:	d826      	bhi.n	80087fe <HAL_CAN_IRQHandler+0x334>
 80087b0:	2b30      	cmp	r3, #48	@ 0x30
 80087b2:	d010      	beq.n	80087d6 <HAL_CAN_IRQHandler+0x30c>
 80087b4:	2b30      	cmp	r3, #48	@ 0x30
 80087b6:	d822      	bhi.n	80087fe <HAL_CAN_IRQHandler+0x334>
 80087b8:	2b10      	cmp	r3, #16
 80087ba:	d002      	beq.n	80087c2 <HAL_CAN_IRQHandler+0x2f8>
 80087bc:	2b20      	cmp	r3, #32
 80087be:	d005      	beq.n	80087cc <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80087c0:	e01d      	b.n	80087fe <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80087c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c4:	f043 0308 	orr.w	r3, r3, #8
 80087c8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80087ca:	e019      	b.n	8008800 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80087cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ce:	f043 0310 	orr.w	r3, r3, #16
 80087d2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80087d4:	e014      	b.n	8008800 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80087d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087d8:	f043 0320 	orr.w	r3, r3, #32
 80087dc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80087de:	e00f      	b.n	8008800 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80087e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087e6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80087e8:	e00a      	b.n	8008800 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80087ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087f0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80087f2:	e005      	b.n	8008800 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80087f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80087fa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80087fc:	e000      	b.n	8008800 <HAL_CAN_IRQHandler+0x336>
            break;
 80087fe:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	699a      	ldr	r2, [r3, #24]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800880e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	2204      	movs	r2, #4
 8008816:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8008818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800881a:	2b00      	cmp	r3, #0
 800881c:	d008      	beq.n	8008830 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008824:	431a      	orrs	r2, r3
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f000 f87c 	bl	8008928 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8008830:	bf00      	nop
 8008832:	3728      	adds	r7, #40	@ 0x28
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}

08008838 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8008838:	b480      	push	{r7}
 800883a:	b083      	sub	sp, #12
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8008840:	bf00      	nop
 8008842:	370c      	adds	r7, #12
 8008844:	46bd      	mov	sp, r7
 8008846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884a:	4770      	bx	lr

0800884c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800884c:	b480      	push	{r7}
 800884e:	b083      	sub	sp, #12
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8008854:	bf00      	nop
 8008856:	370c      	adds	r7, #12
 8008858:	46bd      	mov	sp, r7
 800885a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885e:	4770      	bx	lr

08008860 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8008860:	b480      	push	{r7}
 8008862:	b083      	sub	sp, #12
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8008868:	bf00      	nop
 800886a:	370c      	adds	r7, #12
 800886c:	46bd      	mov	sp, r7
 800886e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008872:	4770      	bx	lr

08008874 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8008874:	b480      	push	{r7}
 8008876:	b083      	sub	sp, #12
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800887c:	bf00      	nop
 800887e:	370c      	adds	r7, #12
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr

08008888 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8008888:	b480      	push	{r7}
 800888a:	b083      	sub	sp, #12
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8008890:	bf00      	nop
 8008892:	370c      	adds	r7, #12
 8008894:	46bd      	mov	sp, r7
 8008896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889a:	4770      	bx	lr

0800889c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800889c:	b480      	push	{r7}
 800889e:	b083      	sub	sp, #12
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80088a4:	bf00      	nop
 80088a6:	370c      	adds	r7, #12
 80088a8:	46bd      	mov	sp, r7
 80088aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ae:	4770      	bx	lr

080088b0 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b083      	sub	sp, #12
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80088b8:	bf00      	nop
 80088ba:	370c      	adds	r7, #12
 80088bc:	46bd      	mov	sp, r7
 80088be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c2:	4770      	bx	lr

080088c4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80088c4:	b480      	push	{r7}
 80088c6:	b083      	sub	sp, #12
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80088cc:	bf00      	nop
 80088ce:	370c      	adds	r7, #12
 80088d0:	46bd      	mov	sp, r7
 80088d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d6:	4770      	bx	lr

080088d8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80088d8:	b480      	push	{r7}
 80088da:	b083      	sub	sp, #12
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80088e0:	bf00      	nop
 80088e2:	370c      	adds	r7, #12
 80088e4:	46bd      	mov	sp, r7
 80088e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ea:	4770      	bx	lr

080088ec <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80088f4:	bf00      	nop
 80088f6:	370c      	adds	r7, #12
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8008900:	b480      	push	{r7}
 8008902:	b083      	sub	sp, #12
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8008908:	bf00      	nop
 800890a:	370c      	adds	r7, #12
 800890c:	46bd      	mov	sp, r7
 800890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008912:	4770      	bx	lr

08008914 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8008914:	b480      	push	{r7}
 8008916:	b083      	sub	sp, #12
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800891c:	bf00      	nop
 800891e:	370c      	adds	r7, #12
 8008920:	46bd      	mov	sp, r7
 8008922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008926:	4770      	bx	lr

08008928 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8008928:	b480      	push	{r7}
 800892a:	b083      	sub	sp, #12
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8008930:	bf00      	nop
 8008932:	370c      	adds	r7, #12
 8008934:	46bd      	mov	sp, r7
 8008936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893a:	4770      	bx	lr

0800893c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800893c:	b480      	push	{r7}
 800893e:	b085      	sub	sp, #20
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f003 0307 	and.w	r3, r3, #7
 800894a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800894c:	4b0c      	ldr	r3, [pc, #48]	@ (8008980 <__NVIC_SetPriorityGrouping+0x44>)
 800894e:	68db      	ldr	r3, [r3, #12]
 8008950:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008952:	68ba      	ldr	r2, [r7, #8]
 8008954:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008958:	4013      	ands	r3, r2
 800895a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008964:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008968:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800896c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800896e:	4a04      	ldr	r2, [pc, #16]	@ (8008980 <__NVIC_SetPriorityGrouping+0x44>)
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	60d3      	str	r3, [r2, #12]
}
 8008974:	bf00      	nop
 8008976:	3714      	adds	r7, #20
 8008978:	46bd      	mov	sp, r7
 800897a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897e:	4770      	bx	lr
 8008980:	e000ed00 	.word	0xe000ed00

08008984 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008984:	b480      	push	{r7}
 8008986:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008988:	4b04      	ldr	r3, [pc, #16]	@ (800899c <__NVIC_GetPriorityGrouping+0x18>)
 800898a:	68db      	ldr	r3, [r3, #12]
 800898c:	0a1b      	lsrs	r3, r3, #8
 800898e:	f003 0307 	and.w	r3, r3, #7
}
 8008992:	4618      	mov	r0, r3
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr
 800899c:	e000ed00 	.word	0xe000ed00

080089a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b083      	sub	sp, #12
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	4603      	mov	r3, r0
 80089a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80089aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	db0b      	blt.n	80089ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80089b2:	79fb      	ldrb	r3, [r7, #7]
 80089b4:	f003 021f 	and.w	r2, r3, #31
 80089b8:	4907      	ldr	r1, [pc, #28]	@ (80089d8 <__NVIC_EnableIRQ+0x38>)
 80089ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089be:	095b      	lsrs	r3, r3, #5
 80089c0:	2001      	movs	r0, #1
 80089c2:	fa00 f202 	lsl.w	r2, r0, r2
 80089c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80089ca:	bf00      	nop
 80089cc:	370c      	adds	r7, #12
 80089ce:	46bd      	mov	sp, r7
 80089d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d4:	4770      	bx	lr
 80089d6:	bf00      	nop
 80089d8:	e000e100 	.word	0xe000e100

080089dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80089dc:	b480      	push	{r7}
 80089de:	b083      	sub	sp, #12
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	4603      	mov	r3, r0
 80089e4:	6039      	str	r1, [r7, #0]
 80089e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80089e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	db0a      	blt.n	8008a06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	b2da      	uxtb	r2, r3
 80089f4:	490c      	ldr	r1, [pc, #48]	@ (8008a28 <__NVIC_SetPriority+0x4c>)
 80089f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089fa:	0112      	lsls	r2, r2, #4
 80089fc:	b2d2      	uxtb	r2, r2
 80089fe:	440b      	add	r3, r1
 8008a00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008a04:	e00a      	b.n	8008a1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	b2da      	uxtb	r2, r3
 8008a0a:	4908      	ldr	r1, [pc, #32]	@ (8008a2c <__NVIC_SetPriority+0x50>)
 8008a0c:	79fb      	ldrb	r3, [r7, #7]
 8008a0e:	f003 030f 	and.w	r3, r3, #15
 8008a12:	3b04      	subs	r3, #4
 8008a14:	0112      	lsls	r2, r2, #4
 8008a16:	b2d2      	uxtb	r2, r2
 8008a18:	440b      	add	r3, r1
 8008a1a:	761a      	strb	r2, [r3, #24]
}
 8008a1c:	bf00      	nop
 8008a1e:	370c      	adds	r7, #12
 8008a20:	46bd      	mov	sp, r7
 8008a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a26:	4770      	bx	lr
 8008a28:	e000e100 	.word	0xe000e100
 8008a2c:	e000ed00 	.word	0xe000ed00

08008a30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008a30:	b480      	push	{r7}
 8008a32:	b089      	sub	sp, #36	@ 0x24
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	60f8      	str	r0, [r7, #12]
 8008a38:	60b9      	str	r1, [r7, #8]
 8008a3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	f003 0307 	and.w	r3, r3, #7
 8008a42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008a44:	69fb      	ldr	r3, [r7, #28]
 8008a46:	f1c3 0307 	rsb	r3, r3, #7
 8008a4a:	2b04      	cmp	r3, #4
 8008a4c:	bf28      	it	cs
 8008a4e:	2304      	movcs	r3, #4
 8008a50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008a52:	69fb      	ldr	r3, [r7, #28]
 8008a54:	3304      	adds	r3, #4
 8008a56:	2b06      	cmp	r3, #6
 8008a58:	d902      	bls.n	8008a60 <NVIC_EncodePriority+0x30>
 8008a5a:	69fb      	ldr	r3, [r7, #28]
 8008a5c:	3b03      	subs	r3, #3
 8008a5e:	e000      	b.n	8008a62 <NVIC_EncodePriority+0x32>
 8008a60:	2300      	movs	r3, #0
 8008a62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008a64:	f04f 32ff 	mov.w	r2, #4294967295
 8008a68:	69bb      	ldr	r3, [r7, #24]
 8008a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a6e:	43da      	mvns	r2, r3
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	401a      	ands	r2, r3
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008a78:	f04f 31ff 	mov.w	r1, #4294967295
 8008a7c:	697b      	ldr	r3, [r7, #20]
 8008a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8008a82:	43d9      	mvns	r1, r3
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008a88:	4313      	orrs	r3, r2
         );
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3724      	adds	r7, #36	@ 0x24
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a94:	4770      	bx	lr
	...

08008a98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b082      	sub	sp, #8
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	3b01      	subs	r3, #1
 8008aa4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008aa8:	d301      	bcc.n	8008aae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008aaa:	2301      	movs	r3, #1
 8008aac:	e00f      	b.n	8008ace <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008aae:	4a0a      	ldr	r2, [pc, #40]	@ (8008ad8 <SysTick_Config+0x40>)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	3b01      	subs	r3, #1
 8008ab4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008ab6:	210f      	movs	r1, #15
 8008ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8008abc:	f7ff ff8e 	bl	80089dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008ac0:	4b05      	ldr	r3, [pc, #20]	@ (8008ad8 <SysTick_Config+0x40>)
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008ac6:	4b04      	ldr	r3, [pc, #16]	@ (8008ad8 <SysTick_Config+0x40>)
 8008ac8:	2207      	movs	r2, #7
 8008aca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008acc:	2300      	movs	r3, #0
}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	3708      	adds	r7, #8
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}
 8008ad6:	bf00      	nop
 8008ad8:	e000e010 	.word	0xe000e010

08008adc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b082      	sub	sp, #8
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f7ff ff29 	bl	800893c <__NVIC_SetPriorityGrouping>
}
 8008aea:	bf00      	nop
 8008aec:	3708      	adds	r7, #8
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}

08008af2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008af2:	b580      	push	{r7, lr}
 8008af4:	b086      	sub	sp, #24
 8008af6:	af00      	add	r7, sp, #0
 8008af8:	4603      	mov	r3, r0
 8008afa:	60b9      	str	r1, [r7, #8]
 8008afc:	607a      	str	r2, [r7, #4]
 8008afe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008b00:	2300      	movs	r3, #0
 8008b02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008b04:	f7ff ff3e 	bl	8008984 <__NVIC_GetPriorityGrouping>
 8008b08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008b0a:	687a      	ldr	r2, [r7, #4]
 8008b0c:	68b9      	ldr	r1, [r7, #8]
 8008b0e:	6978      	ldr	r0, [r7, #20]
 8008b10:	f7ff ff8e 	bl	8008a30 <NVIC_EncodePriority>
 8008b14:	4602      	mov	r2, r0
 8008b16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b1a:	4611      	mov	r1, r2
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	f7ff ff5d 	bl	80089dc <__NVIC_SetPriority>
}
 8008b22:	bf00      	nop
 8008b24:	3718      	adds	r7, #24
 8008b26:	46bd      	mov	sp, r7
 8008b28:	bd80      	pop	{r7, pc}

08008b2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008b2a:	b580      	push	{r7, lr}
 8008b2c:	b082      	sub	sp, #8
 8008b2e:	af00      	add	r7, sp, #0
 8008b30:	4603      	mov	r3, r0
 8008b32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008b34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f7ff ff31 	bl	80089a0 <__NVIC_EnableIRQ>
}
 8008b3e:	bf00      	nop
 8008b40:	3708      	adds	r7, #8
 8008b42:	46bd      	mov	sp, r7
 8008b44:	bd80      	pop	{r7, pc}

08008b46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008b46:	b580      	push	{r7, lr}
 8008b48:	b082      	sub	sp, #8
 8008b4a:	af00      	add	r7, sp, #0
 8008b4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f7ff ffa2 	bl	8008a98 <SysTick_Config>
 8008b54:	4603      	mov	r3, r0
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	3708      	adds	r7, #8
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}

08008b5e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008b5e:	b580      	push	{r7, lr}
 8008b60:	b084      	sub	sp, #16
 8008b62:	af00      	add	r7, sp, #0
 8008b64:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b6a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8008b6c:	f7ff fb82 	bl	8008274 <HAL_GetTick>
 8008b70:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008b78:	b2db      	uxtb	r3, r3
 8008b7a:	2b02      	cmp	r3, #2
 8008b7c:	d008      	beq.n	8008b90 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2280      	movs	r2, #128	@ 0x80
 8008b82:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2200      	movs	r2, #0
 8008b88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	e052      	b.n	8008c36 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	681a      	ldr	r2, [r3, #0]
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f022 0216 	bic.w	r2, r2, #22
 8008b9e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	695a      	ldr	r2, [r3, #20]
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008bae:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d103      	bne.n	8008bc0 <HAL_DMA_Abort+0x62>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d007      	beq.n	8008bd0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	681a      	ldr	r2, [r3, #0]
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f022 0208 	bic.w	r2, r2, #8
 8008bce:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f022 0201 	bic.w	r2, r2, #1
 8008bde:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008be0:	e013      	b.n	8008c0a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008be2:	f7ff fb47 	bl	8008274 <HAL_GetTick>
 8008be6:	4602      	mov	r2, r0
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	1ad3      	subs	r3, r2, r3
 8008bec:	2b05      	cmp	r3, #5
 8008bee:	d90c      	bls.n	8008c0a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2220      	movs	r2, #32
 8008bf4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2203      	movs	r2, #3
 8008bfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2200      	movs	r2, #0
 8008c02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8008c06:	2303      	movs	r3, #3
 8008c08:	e015      	b.n	8008c36 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f003 0301 	and.w	r3, r3, #1
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d1e4      	bne.n	8008be2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c1c:	223f      	movs	r2, #63	@ 0x3f
 8008c1e:	409a      	lsls	r2, r3
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2201      	movs	r2, #1
 8008c28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8008c34:	2300      	movs	r3, #0
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	3710      	adds	r7, #16
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}

08008c3e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008c3e:	b480      	push	{r7}
 8008c40:	b083      	sub	sp, #12
 8008c42:	af00      	add	r7, sp, #0
 8008c44:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008c4c:	b2db      	uxtb	r3, r3
 8008c4e:	2b02      	cmp	r3, #2
 8008c50:	d004      	beq.n	8008c5c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2280      	movs	r2, #128	@ 0x80
 8008c56:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008c58:	2301      	movs	r3, #1
 8008c5a:	e00c      	b.n	8008c76 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2205      	movs	r2, #5
 8008c60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	681a      	ldr	r2, [r3, #0]
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	f022 0201 	bic.w	r2, r2, #1
 8008c72:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008c74:	2300      	movs	r3, #0
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	370c      	adds	r7, #12
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c80:	4770      	bx	lr
	...

08008c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008c84:	b480      	push	{r7}
 8008c86:	b089      	sub	sp, #36	@ 0x24
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
 8008c8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008c92:	2300      	movs	r3, #0
 8008c94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008c96:	2300      	movs	r3, #0
 8008c98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	61fb      	str	r3, [r7, #28]
 8008c9e:	e177      	b.n	8008f90 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008ca0:	2201      	movs	r2, #1
 8008ca2:	69fb      	ldr	r3, [r7, #28]
 8008ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ca8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	697a      	ldr	r2, [r7, #20]
 8008cb0:	4013      	ands	r3, r2
 8008cb2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008cb4:	693a      	ldr	r2, [r7, #16]
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	429a      	cmp	r2, r3
 8008cba:	f040 8166 	bne.w	8008f8a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	f003 0303 	and.w	r3, r3, #3
 8008cc6:	2b01      	cmp	r3, #1
 8008cc8:	d005      	beq.n	8008cd6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	685b      	ldr	r3, [r3, #4]
 8008cce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008cd2:	2b02      	cmp	r3, #2
 8008cd4:	d130      	bne.n	8008d38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008cdc:	69fb      	ldr	r3, [r7, #28]
 8008cde:	005b      	lsls	r3, r3, #1
 8008ce0:	2203      	movs	r2, #3
 8008ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ce6:	43db      	mvns	r3, r3
 8008ce8:	69ba      	ldr	r2, [r7, #24]
 8008cea:	4013      	ands	r3, r2
 8008cec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	68da      	ldr	r2, [r3, #12]
 8008cf2:	69fb      	ldr	r3, [r7, #28]
 8008cf4:	005b      	lsls	r3, r3, #1
 8008cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8008cfa:	69ba      	ldr	r2, [r7, #24]
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	69ba      	ldr	r2, [r7, #24]
 8008d04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	685b      	ldr	r3, [r3, #4]
 8008d0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008d0c:	2201      	movs	r2, #1
 8008d0e:	69fb      	ldr	r3, [r7, #28]
 8008d10:	fa02 f303 	lsl.w	r3, r2, r3
 8008d14:	43db      	mvns	r3, r3
 8008d16:	69ba      	ldr	r2, [r7, #24]
 8008d18:	4013      	ands	r3, r2
 8008d1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	685b      	ldr	r3, [r3, #4]
 8008d20:	091b      	lsrs	r3, r3, #4
 8008d22:	f003 0201 	and.w	r2, r3, #1
 8008d26:	69fb      	ldr	r3, [r7, #28]
 8008d28:	fa02 f303 	lsl.w	r3, r2, r3
 8008d2c:	69ba      	ldr	r2, [r7, #24]
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	69ba      	ldr	r2, [r7, #24]
 8008d36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	f003 0303 	and.w	r3, r3, #3
 8008d40:	2b03      	cmp	r3, #3
 8008d42:	d017      	beq.n	8008d74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	68db      	ldr	r3, [r3, #12]
 8008d48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008d4a:	69fb      	ldr	r3, [r7, #28]
 8008d4c:	005b      	lsls	r3, r3, #1
 8008d4e:	2203      	movs	r2, #3
 8008d50:	fa02 f303 	lsl.w	r3, r2, r3
 8008d54:	43db      	mvns	r3, r3
 8008d56:	69ba      	ldr	r2, [r7, #24]
 8008d58:	4013      	ands	r3, r2
 8008d5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	689a      	ldr	r2, [r3, #8]
 8008d60:	69fb      	ldr	r3, [r7, #28]
 8008d62:	005b      	lsls	r3, r3, #1
 8008d64:	fa02 f303 	lsl.w	r3, r2, r3
 8008d68:	69ba      	ldr	r2, [r7, #24]
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	69ba      	ldr	r2, [r7, #24]
 8008d72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	685b      	ldr	r3, [r3, #4]
 8008d78:	f003 0303 	and.w	r3, r3, #3
 8008d7c:	2b02      	cmp	r3, #2
 8008d7e:	d123      	bne.n	8008dc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008d80:	69fb      	ldr	r3, [r7, #28]
 8008d82:	08da      	lsrs	r2, r3, #3
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	3208      	adds	r2, #8
 8008d88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008d8e:	69fb      	ldr	r3, [r7, #28]
 8008d90:	f003 0307 	and.w	r3, r3, #7
 8008d94:	009b      	lsls	r3, r3, #2
 8008d96:	220f      	movs	r2, #15
 8008d98:	fa02 f303 	lsl.w	r3, r2, r3
 8008d9c:	43db      	mvns	r3, r3
 8008d9e:	69ba      	ldr	r2, [r7, #24]
 8008da0:	4013      	ands	r3, r2
 8008da2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	691a      	ldr	r2, [r3, #16]
 8008da8:	69fb      	ldr	r3, [r7, #28]
 8008daa:	f003 0307 	and.w	r3, r3, #7
 8008dae:	009b      	lsls	r3, r3, #2
 8008db0:	fa02 f303 	lsl.w	r3, r2, r3
 8008db4:	69ba      	ldr	r2, [r7, #24]
 8008db6:	4313      	orrs	r3, r2
 8008db8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008dba:	69fb      	ldr	r3, [r7, #28]
 8008dbc:	08da      	lsrs	r2, r3, #3
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	3208      	adds	r2, #8
 8008dc2:	69b9      	ldr	r1, [r7, #24]
 8008dc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008dce:	69fb      	ldr	r3, [r7, #28]
 8008dd0:	005b      	lsls	r3, r3, #1
 8008dd2:	2203      	movs	r2, #3
 8008dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8008dd8:	43db      	mvns	r3, r3
 8008dda:	69ba      	ldr	r2, [r7, #24]
 8008ddc:	4013      	ands	r3, r2
 8008dde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	f003 0203 	and.w	r2, r3, #3
 8008de8:	69fb      	ldr	r3, [r7, #28]
 8008dea:	005b      	lsls	r3, r3, #1
 8008dec:	fa02 f303 	lsl.w	r3, r2, r3
 8008df0:	69ba      	ldr	r2, [r7, #24]
 8008df2:	4313      	orrs	r3, r2
 8008df4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	69ba      	ldr	r2, [r7, #24]
 8008dfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	f000 80c0 	beq.w	8008f8a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	60fb      	str	r3, [r7, #12]
 8008e0e:	4b66      	ldr	r3, [pc, #408]	@ (8008fa8 <HAL_GPIO_Init+0x324>)
 8008e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e12:	4a65      	ldr	r2, [pc, #404]	@ (8008fa8 <HAL_GPIO_Init+0x324>)
 8008e14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008e18:	6453      	str	r3, [r2, #68]	@ 0x44
 8008e1a:	4b63      	ldr	r3, [pc, #396]	@ (8008fa8 <HAL_GPIO_Init+0x324>)
 8008e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e22:	60fb      	str	r3, [r7, #12]
 8008e24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008e26:	4a61      	ldr	r2, [pc, #388]	@ (8008fac <HAL_GPIO_Init+0x328>)
 8008e28:	69fb      	ldr	r3, [r7, #28]
 8008e2a:	089b      	lsrs	r3, r3, #2
 8008e2c:	3302      	adds	r3, #2
 8008e2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008e34:	69fb      	ldr	r3, [r7, #28]
 8008e36:	f003 0303 	and.w	r3, r3, #3
 8008e3a:	009b      	lsls	r3, r3, #2
 8008e3c:	220f      	movs	r2, #15
 8008e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e42:	43db      	mvns	r3, r3
 8008e44:	69ba      	ldr	r2, [r7, #24]
 8008e46:	4013      	ands	r3, r2
 8008e48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	4a58      	ldr	r2, [pc, #352]	@ (8008fb0 <HAL_GPIO_Init+0x32c>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d037      	beq.n	8008ec2 <HAL_GPIO_Init+0x23e>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	4a57      	ldr	r2, [pc, #348]	@ (8008fb4 <HAL_GPIO_Init+0x330>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d031      	beq.n	8008ebe <HAL_GPIO_Init+0x23a>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	4a56      	ldr	r2, [pc, #344]	@ (8008fb8 <HAL_GPIO_Init+0x334>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d02b      	beq.n	8008eba <HAL_GPIO_Init+0x236>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	4a55      	ldr	r2, [pc, #340]	@ (8008fbc <HAL_GPIO_Init+0x338>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d025      	beq.n	8008eb6 <HAL_GPIO_Init+0x232>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	4a54      	ldr	r2, [pc, #336]	@ (8008fc0 <HAL_GPIO_Init+0x33c>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d01f      	beq.n	8008eb2 <HAL_GPIO_Init+0x22e>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	4a53      	ldr	r2, [pc, #332]	@ (8008fc4 <HAL_GPIO_Init+0x340>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d019      	beq.n	8008eae <HAL_GPIO_Init+0x22a>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	4a52      	ldr	r2, [pc, #328]	@ (8008fc8 <HAL_GPIO_Init+0x344>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d013      	beq.n	8008eaa <HAL_GPIO_Init+0x226>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	4a51      	ldr	r2, [pc, #324]	@ (8008fcc <HAL_GPIO_Init+0x348>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d00d      	beq.n	8008ea6 <HAL_GPIO_Init+0x222>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	4a50      	ldr	r2, [pc, #320]	@ (8008fd0 <HAL_GPIO_Init+0x34c>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d007      	beq.n	8008ea2 <HAL_GPIO_Init+0x21e>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	4a4f      	ldr	r2, [pc, #316]	@ (8008fd4 <HAL_GPIO_Init+0x350>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d101      	bne.n	8008e9e <HAL_GPIO_Init+0x21a>
 8008e9a:	2309      	movs	r3, #9
 8008e9c:	e012      	b.n	8008ec4 <HAL_GPIO_Init+0x240>
 8008e9e:	230a      	movs	r3, #10
 8008ea0:	e010      	b.n	8008ec4 <HAL_GPIO_Init+0x240>
 8008ea2:	2308      	movs	r3, #8
 8008ea4:	e00e      	b.n	8008ec4 <HAL_GPIO_Init+0x240>
 8008ea6:	2307      	movs	r3, #7
 8008ea8:	e00c      	b.n	8008ec4 <HAL_GPIO_Init+0x240>
 8008eaa:	2306      	movs	r3, #6
 8008eac:	e00a      	b.n	8008ec4 <HAL_GPIO_Init+0x240>
 8008eae:	2305      	movs	r3, #5
 8008eb0:	e008      	b.n	8008ec4 <HAL_GPIO_Init+0x240>
 8008eb2:	2304      	movs	r3, #4
 8008eb4:	e006      	b.n	8008ec4 <HAL_GPIO_Init+0x240>
 8008eb6:	2303      	movs	r3, #3
 8008eb8:	e004      	b.n	8008ec4 <HAL_GPIO_Init+0x240>
 8008eba:	2302      	movs	r3, #2
 8008ebc:	e002      	b.n	8008ec4 <HAL_GPIO_Init+0x240>
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	e000      	b.n	8008ec4 <HAL_GPIO_Init+0x240>
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	69fa      	ldr	r2, [r7, #28]
 8008ec6:	f002 0203 	and.w	r2, r2, #3
 8008eca:	0092      	lsls	r2, r2, #2
 8008ecc:	4093      	lsls	r3, r2
 8008ece:	69ba      	ldr	r2, [r7, #24]
 8008ed0:	4313      	orrs	r3, r2
 8008ed2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008ed4:	4935      	ldr	r1, [pc, #212]	@ (8008fac <HAL_GPIO_Init+0x328>)
 8008ed6:	69fb      	ldr	r3, [r7, #28]
 8008ed8:	089b      	lsrs	r3, r3, #2
 8008eda:	3302      	adds	r3, #2
 8008edc:	69ba      	ldr	r2, [r7, #24]
 8008ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008ee2:	4b3d      	ldr	r3, [pc, #244]	@ (8008fd8 <HAL_GPIO_Init+0x354>)
 8008ee4:	689b      	ldr	r3, [r3, #8]
 8008ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008ee8:	693b      	ldr	r3, [r7, #16]
 8008eea:	43db      	mvns	r3, r3
 8008eec:	69ba      	ldr	r2, [r7, #24]
 8008eee:	4013      	ands	r3, r2
 8008ef0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	685b      	ldr	r3, [r3, #4]
 8008ef6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d003      	beq.n	8008f06 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8008efe:	69ba      	ldr	r2, [r7, #24]
 8008f00:	693b      	ldr	r3, [r7, #16]
 8008f02:	4313      	orrs	r3, r2
 8008f04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008f06:	4a34      	ldr	r2, [pc, #208]	@ (8008fd8 <HAL_GPIO_Init+0x354>)
 8008f08:	69bb      	ldr	r3, [r7, #24]
 8008f0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008f0c:	4b32      	ldr	r3, [pc, #200]	@ (8008fd8 <HAL_GPIO_Init+0x354>)
 8008f0e:	68db      	ldr	r3, [r3, #12]
 8008f10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	43db      	mvns	r3, r3
 8008f16:	69ba      	ldr	r2, [r7, #24]
 8008f18:	4013      	ands	r3, r2
 8008f1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	685b      	ldr	r3, [r3, #4]
 8008f20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d003      	beq.n	8008f30 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008f28:	69ba      	ldr	r2, [r7, #24]
 8008f2a:	693b      	ldr	r3, [r7, #16]
 8008f2c:	4313      	orrs	r3, r2
 8008f2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008f30:	4a29      	ldr	r2, [pc, #164]	@ (8008fd8 <HAL_GPIO_Init+0x354>)
 8008f32:	69bb      	ldr	r3, [r7, #24]
 8008f34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008f36:	4b28      	ldr	r3, [pc, #160]	@ (8008fd8 <HAL_GPIO_Init+0x354>)
 8008f38:	685b      	ldr	r3, [r3, #4]
 8008f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	43db      	mvns	r3, r3
 8008f40:	69ba      	ldr	r2, [r7, #24]
 8008f42:	4013      	ands	r3, r2
 8008f44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d003      	beq.n	8008f5a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008f52:	69ba      	ldr	r2, [r7, #24]
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	4313      	orrs	r3, r2
 8008f58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008f5a:	4a1f      	ldr	r2, [pc, #124]	@ (8008fd8 <HAL_GPIO_Init+0x354>)
 8008f5c:	69bb      	ldr	r3, [r7, #24]
 8008f5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008f60:	4b1d      	ldr	r3, [pc, #116]	@ (8008fd8 <HAL_GPIO_Init+0x354>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008f66:	693b      	ldr	r3, [r7, #16]
 8008f68:	43db      	mvns	r3, r3
 8008f6a:	69ba      	ldr	r2, [r7, #24]
 8008f6c:	4013      	ands	r3, r2
 8008f6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d003      	beq.n	8008f84 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008f7c:	69ba      	ldr	r2, [r7, #24]
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	4313      	orrs	r3, r2
 8008f82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008f84:	4a14      	ldr	r2, [pc, #80]	@ (8008fd8 <HAL_GPIO_Init+0x354>)
 8008f86:	69bb      	ldr	r3, [r7, #24]
 8008f88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008f8a:	69fb      	ldr	r3, [r7, #28]
 8008f8c:	3301      	adds	r3, #1
 8008f8e:	61fb      	str	r3, [r7, #28]
 8008f90:	69fb      	ldr	r3, [r7, #28]
 8008f92:	2b0f      	cmp	r3, #15
 8008f94:	f67f ae84 	bls.w	8008ca0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008f98:	bf00      	nop
 8008f9a:	bf00      	nop
 8008f9c:	3724      	adds	r7, #36	@ 0x24
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa4:	4770      	bx	lr
 8008fa6:	bf00      	nop
 8008fa8:	40023800 	.word	0x40023800
 8008fac:	40013800 	.word	0x40013800
 8008fb0:	40020000 	.word	0x40020000
 8008fb4:	40020400 	.word	0x40020400
 8008fb8:	40020800 	.word	0x40020800
 8008fbc:	40020c00 	.word	0x40020c00
 8008fc0:	40021000 	.word	0x40021000
 8008fc4:	40021400 	.word	0x40021400
 8008fc8:	40021800 	.word	0x40021800
 8008fcc:	40021c00 	.word	0x40021c00
 8008fd0:	40022000 	.word	0x40022000
 8008fd4:	40022400 	.word	0x40022400
 8008fd8:	40013c00 	.word	0x40013c00

08008fdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008fdc:	b480      	push	{r7}
 8008fde:	b083      	sub	sp, #12
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
 8008fe4:	460b      	mov	r3, r1
 8008fe6:	807b      	strh	r3, [r7, #2]
 8008fe8:	4613      	mov	r3, r2
 8008fea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008fec:	787b      	ldrb	r3, [r7, #1]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d003      	beq.n	8008ffa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008ff2:	887a      	ldrh	r2, [r7, #2]
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008ff8:	e003      	b.n	8009002 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008ffa:	887b      	ldrh	r3, [r7, #2]
 8008ffc:	041a      	lsls	r2, r3, #16
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	619a      	str	r2, [r3, #24]
}
 8009002:	bf00      	nop
 8009004:	370c      	adds	r7, #12
 8009006:	46bd      	mov	sp, r7
 8009008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900c:	4770      	bx	lr

0800900e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800900e:	b480      	push	{r7}
 8009010:	b085      	sub	sp, #20
 8009012:	af00      	add	r7, sp, #0
 8009014:	6078      	str	r0, [r7, #4]
 8009016:	460b      	mov	r3, r1
 8009018:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	695b      	ldr	r3, [r3, #20]
 800901e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8009020:	887a      	ldrh	r2, [r7, #2]
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	4013      	ands	r3, r2
 8009026:	041a      	lsls	r2, r3, #16
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	43d9      	mvns	r1, r3
 800902c:	887b      	ldrh	r3, [r7, #2]
 800902e:	400b      	ands	r3, r1
 8009030:	431a      	orrs	r2, r3
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	619a      	str	r2, [r3, #24]
}
 8009036:	bf00      	nop
 8009038:	3714      	adds	r7, #20
 800903a:	46bd      	mov	sp, r7
 800903c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009040:	4770      	bx	lr
	...

08009044 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b082      	sub	sp, #8
 8009048:	af00      	add	r7, sp, #0
 800904a:	4603      	mov	r3, r0
 800904c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800904e:	4b08      	ldr	r3, [pc, #32]	@ (8009070 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009050:	695a      	ldr	r2, [r3, #20]
 8009052:	88fb      	ldrh	r3, [r7, #6]
 8009054:	4013      	ands	r3, r2
 8009056:	2b00      	cmp	r3, #0
 8009058:	d006      	beq.n	8009068 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800905a:	4a05      	ldr	r2, [pc, #20]	@ (8009070 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800905c:	88fb      	ldrh	r3, [r7, #6]
 800905e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009060:	88fb      	ldrh	r3, [r7, #6]
 8009062:	4618      	mov	r0, r3
 8009064:	f7fe fc08 	bl	8007878 <HAL_GPIO_EXTI_Callback>
  }
}
 8009068:	bf00      	nop
 800906a:	3708      	adds	r7, #8
 800906c:	46bd      	mov	sp, r7
 800906e:	bd80      	pop	{r7, pc}
 8009070:	40013c00 	.word	0x40013c00

08009074 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b084      	sub	sp, #16
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d101      	bne.n	8009086 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009082:	2301      	movs	r3, #1
 8009084:	e12b      	b.n	80092de <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800908c:	b2db      	uxtb	r3, r3
 800908e:	2b00      	cmp	r3, #0
 8009090:	d106      	bne.n	80090a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2200      	movs	r2, #0
 8009096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f7fe fcd8 	bl	8007a50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2224      	movs	r2, #36	@ 0x24
 80090a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	681a      	ldr	r2, [r3, #0]
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f022 0201 	bic.w	r2, r2, #1
 80090b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	681a      	ldr	r2, [r3, #0]
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80090c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	681a      	ldr	r2, [r3, #0]
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80090d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80090d8:	f001 fc9c 	bl	800aa14 <HAL_RCC_GetPCLK1Freq>
 80090dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	685b      	ldr	r3, [r3, #4]
 80090e2:	4a81      	ldr	r2, [pc, #516]	@ (80092e8 <HAL_I2C_Init+0x274>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d807      	bhi.n	80090f8 <HAL_I2C_Init+0x84>
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	4a80      	ldr	r2, [pc, #512]	@ (80092ec <HAL_I2C_Init+0x278>)
 80090ec:	4293      	cmp	r3, r2
 80090ee:	bf94      	ite	ls
 80090f0:	2301      	movls	r3, #1
 80090f2:	2300      	movhi	r3, #0
 80090f4:	b2db      	uxtb	r3, r3
 80090f6:	e006      	b.n	8009106 <HAL_I2C_Init+0x92>
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	4a7d      	ldr	r2, [pc, #500]	@ (80092f0 <HAL_I2C_Init+0x27c>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	bf94      	ite	ls
 8009100:	2301      	movls	r3, #1
 8009102:	2300      	movhi	r3, #0
 8009104:	b2db      	uxtb	r3, r3
 8009106:	2b00      	cmp	r3, #0
 8009108:	d001      	beq.n	800910e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800910a:	2301      	movs	r3, #1
 800910c:	e0e7      	b.n	80092de <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	4a78      	ldr	r2, [pc, #480]	@ (80092f4 <HAL_I2C_Init+0x280>)
 8009112:	fba2 2303 	umull	r2, r3, r2, r3
 8009116:	0c9b      	lsrs	r3, r3, #18
 8009118:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	685b      	ldr	r3, [r3, #4]
 8009120:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	68ba      	ldr	r2, [r7, #8]
 800912a:	430a      	orrs	r2, r1
 800912c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	6a1b      	ldr	r3, [r3, #32]
 8009134:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	685b      	ldr	r3, [r3, #4]
 800913c:	4a6a      	ldr	r2, [pc, #424]	@ (80092e8 <HAL_I2C_Init+0x274>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d802      	bhi.n	8009148 <HAL_I2C_Init+0xd4>
 8009142:	68bb      	ldr	r3, [r7, #8]
 8009144:	3301      	adds	r3, #1
 8009146:	e009      	b.n	800915c <HAL_I2C_Init+0xe8>
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800914e:	fb02 f303 	mul.w	r3, r2, r3
 8009152:	4a69      	ldr	r2, [pc, #420]	@ (80092f8 <HAL_I2C_Init+0x284>)
 8009154:	fba2 2303 	umull	r2, r3, r2, r3
 8009158:	099b      	lsrs	r3, r3, #6
 800915a:	3301      	adds	r3, #1
 800915c:	687a      	ldr	r2, [r7, #4]
 800915e:	6812      	ldr	r2, [r2, #0]
 8009160:	430b      	orrs	r3, r1
 8009162:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	69db      	ldr	r3, [r3, #28]
 800916a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800916e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	685b      	ldr	r3, [r3, #4]
 8009176:	495c      	ldr	r1, [pc, #368]	@ (80092e8 <HAL_I2C_Init+0x274>)
 8009178:	428b      	cmp	r3, r1
 800917a:	d819      	bhi.n	80091b0 <HAL_I2C_Init+0x13c>
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	1e59      	subs	r1, r3, #1
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	685b      	ldr	r3, [r3, #4]
 8009184:	005b      	lsls	r3, r3, #1
 8009186:	fbb1 f3f3 	udiv	r3, r1, r3
 800918a:	1c59      	adds	r1, r3, #1
 800918c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8009190:	400b      	ands	r3, r1
 8009192:	2b00      	cmp	r3, #0
 8009194:	d00a      	beq.n	80091ac <HAL_I2C_Init+0x138>
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	1e59      	subs	r1, r3, #1
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	685b      	ldr	r3, [r3, #4]
 800919e:	005b      	lsls	r3, r3, #1
 80091a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80091a4:	3301      	adds	r3, #1
 80091a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80091aa:	e051      	b.n	8009250 <HAL_I2C_Init+0x1dc>
 80091ac:	2304      	movs	r3, #4
 80091ae:	e04f      	b.n	8009250 <HAL_I2C_Init+0x1dc>
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	689b      	ldr	r3, [r3, #8]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d111      	bne.n	80091dc <HAL_I2C_Init+0x168>
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	1e58      	subs	r0, r3, #1
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6859      	ldr	r1, [r3, #4]
 80091c0:	460b      	mov	r3, r1
 80091c2:	005b      	lsls	r3, r3, #1
 80091c4:	440b      	add	r3, r1
 80091c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80091ca:	3301      	adds	r3, #1
 80091cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	bf0c      	ite	eq
 80091d4:	2301      	moveq	r3, #1
 80091d6:	2300      	movne	r3, #0
 80091d8:	b2db      	uxtb	r3, r3
 80091da:	e012      	b.n	8009202 <HAL_I2C_Init+0x18e>
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	1e58      	subs	r0, r3, #1
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6859      	ldr	r1, [r3, #4]
 80091e4:	460b      	mov	r3, r1
 80091e6:	009b      	lsls	r3, r3, #2
 80091e8:	440b      	add	r3, r1
 80091ea:	0099      	lsls	r1, r3, #2
 80091ec:	440b      	add	r3, r1
 80091ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80091f2:	3301      	adds	r3, #1
 80091f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	bf0c      	ite	eq
 80091fc:	2301      	moveq	r3, #1
 80091fe:	2300      	movne	r3, #0
 8009200:	b2db      	uxtb	r3, r3
 8009202:	2b00      	cmp	r3, #0
 8009204:	d001      	beq.n	800920a <HAL_I2C_Init+0x196>
 8009206:	2301      	movs	r3, #1
 8009208:	e022      	b.n	8009250 <HAL_I2C_Init+0x1dc>
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	689b      	ldr	r3, [r3, #8]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d10e      	bne.n	8009230 <HAL_I2C_Init+0x1bc>
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	1e58      	subs	r0, r3, #1
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6859      	ldr	r1, [r3, #4]
 800921a:	460b      	mov	r3, r1
 800921c:	005b      	lsls	r3, r3, #1
 800921e:	440b      	add	r3, r1
 8009220:	fbb0 f3f3 	udiv	r3, r0, r3
 8009224:	3301      	adds	r3, #1
 8009226:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800922a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800922e:	e00f      	b.n	8009250 <HAL_I2C_Init+0x1dc>
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	1e58      	subs	r0, r3, #1
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	6859      	ldr	r1, [r3, #4]
 8009238:	460b      	mov	r3, r1
 800923a:	009b      	lsls	r3, r3, #2
 800923c:	440b      	add	r3, r1
 800923e:	0099      	lsls	r1, r3, #2
 8009240:	440b      	add	r3, r1
 8009242:	fbb0 f3f3 	udiv	r3, r0, r3
 8009246:	3301      	adds	r3, #1
 8009248:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800924c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009250:	6879      	ldr	r1, [r7, #4]
 8009252:	6809      	ldr	r1, [r1, #0]
 8009254:	4313      	orrs	r3, r2
 8009256:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	69da      	ldr	r2, [r3, #28]
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6a1b      	ldr	r3, [r3, #32]
 800926a:	431a      	orrs	r2, r3
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	430a      	orrs	r2, r1
 8009272:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	689b      	ldr	r3, [r3, #8]
 800927a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800927e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8009282:	687a      	ldr	r2, [r7, #4]
 8009284:	6911      	ldr	r1, [r2, #16]
 8009286:	687a      	ldr	r2, [r7, #4]
 8009288:	68d2      	ldr	r2, [r2, #12]
 800928a:	4311      	orrs	r1, r2
 800928c:	687a      	ldr	r2, [r7, #4]
 800928e:	6812      	ldr	r2, [r2, #0]
 8009290:	430b      	orrs	r3, r1
 8009292:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	68db      	ldr	r3, [r3, #12]
 800929a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	695a      	ldr	r2, [r3, #20]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	699b      	ldr	r3, [r3, #24]
 80092a6:	431a      	orrs	r2, r3
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	430a      	orrs	r2, r1
 80092ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	681a      	ldr	r2, [r3, #0]
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f042 0201 	orr.w	r2, r2, #1
 80092be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2200      	movs	r2, #0
 80092c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2220      	movs	r2, #32
 80092ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2200      	movs	r2, #0
 80092d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2200      	movs	r2, #0
 80092d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80092dc:	2300      	movs	r3, #0
}
 80092de:	4618      	mov	r0, r3
 80092e0:	3710      	adds	r7, #16
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}
 80092e6:	bf00      	nop
 80092e8:	000186a0 	.word	0x000186a0
 80092ec:	001e847f 	.word	0x001e847f
 80092f0:	003d08ff 	.word	0x003d08ff
 80092f4:	431bde83 	.word	0x431bde83
 80092f8:	10624dd3 	.word	0x10624dd3

080092fc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b088      	sub	sp, #32
 8009300:	af02      	add	r7, sp, #8
 8009302:	60f8      	str	r0, [r7, #12]
 8009304:	4608      	mov	r0, r1
 8009306:	4611      	mov	r1, r2
 8009308:	461a      	mov	r2, r3
 800930a:	4603      	mov	r3, r0
 800930c:	817b      	strh	r3, [r7, #10]
 800930e:	460b      	mov	r3, r1
 8009310:	813b      	strh	r3, [r7, #8]
 8009312:	4613      	mov	r3, r2
 8009314:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009316:	f7fe ffad 	bl	8008274 <HAL_GetTick>
 800931a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009322:	b2db      	uxtb	r3, r3
 8009324:	2b20      	cmp	r3, #32
 8009326:	f040 80d9 	bne.w	80094dc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	9300      	str	r3, [sp, #0]
 800932e:	2319      	movs	r3, #25
 8009330:	2201      	movs	r2, #1
 8009332:	496d      	ldr	r1, [pc, #436]	@ (80094e8 <HAL_I2C_Mem_Write+0x1ec>)
 8009334:	68f8      	ldr	r0, [r7, #12]
 8009336:	f000 fc8b 	bl	8009c50 <I2C_WaitOnFlagUntilTimeout>
 800933a:	4603      	mov	r3, r0
 800933c:	2b00      	cmp	r3, #0
 800933e:	d001      	beq.n	8009344 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8009340:	2302      	movs	r3, #2
 8009342:	e0cc      	b.n	80094de <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800934a:	2b01      	cmp	r3, #1
 800934c:	d101      	bne.n	8009352 <HAL_I2C_Mem_Write+0x56>
 800934e:	2302      	movs	r3, #2
 8009350:	e0c5      	b.n	80094de <HAL_I2C_Mem_Write+0x1e2>
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	2201      	movs	r2, #1
 8009356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f003 0301 	and.w	r3, r3, #1
 8009364:	2b01      	cmp	r3, #1
 8009366:	d007      	beq.n	8009378 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	681a      	ldr	r2, [r3, #0]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f042 0201 	orr.w	r2, r2, #1
 8009376:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	681a      	ldr	r2, [r3, #0]
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009386:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	2221      	movs	r2, #33	@ 0x21
 800938c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	2240      	movs	r2, #64	@ 0x40
 8009394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	2200      	movs	r2, #0
 800939c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	6a3a      	ldr	r2, [r7, #32]
 80093a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80093a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093ae:	b29a      	uxth	r2, r3
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	4a4d      	ldr	r2, [pc, #308]	@ (80094ec <HAL_I2C_Mem_Write+0x1f0>)
 80093b8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80093ba:	88f8      	ldrh	r0, [r7, #6]
 80093bc:	893a      	ldrh	r2, [r7, #8]
 80093be:	8979      	ldrh	r1, [r7, #10]
 80093c0:	697b      	ldr	r3, [r7, #20]
 80093c2:	9301      	str	r3, [sp, #4]
 80093c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093c6:	9300      	str	r3, [sp, #0]
 80093c8:	4603      	mov	r3, r0
 80093ca:	68f8      	ldr	r0, [r7, #12]
 80093cc:	f000 fac2 	bl	8009954 <I2C_RequestMemoryWrite>
 80093d0:	4603      	mov	r3, r0
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d052      	beq.n	800947c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80093d6:	2301      	movs	r3, #1
 80093d8:	e081      	b.n	80094de <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80093da:	697a      	ldr	r2, [r7, #20]
 80093dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80093de:	68f8      	ldr	r0, [r7, #12]
 80093e0:	f000 fd50 	bl	8009e84 <I2C_WaitOnTXEFlagUntilTimeout>
 80093e4:	4603      	mov	r3, r0
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d00d      	beq.n	8009406 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093ee:	2b04      	cmp	r3, #4
 80093f0:	d107      	bne.n	8009402 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	681a      	ldr	r2, [r3, #0]
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009400:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009402:	2301      	movs	r3, #1
 8009404:	e06b      	b.n	80094de <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800940a:	781a      	ldrb	r2, [r3, #0]
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009416:	1c5a      	adds	r2, r3, #1
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009420:	3b01      	subs	r3, #1
 8009422:	b29a      	uxth	r2, r3
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800942c:	b29b      	uxth	r3, r3
 800942e:	3b01      	subs	r3, #1
 8009430:	b29a      	uxth	r2, r3
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	695b      	ldr	r3, [r3, #20]
 800943c:	f003 0304 	and.w	r3, r3, #4
 8009440:	2b04      	cmp	r3, #4
 8009442:	d11b      	bne.n	800947c <HAL_I2C_Mem_Write+0x180>
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009448:	2b00      	cmp	r3, #0
 800944a:	d017      	beq.n	800947c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009450:	781a      	ldrb	r2, [r3, #0]
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800945c:	1c5a      	adds	r2, r3, #1
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009466:	3b01      	subs	r3, #1
 8009468:	b29a      	uxth	r2, r3
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009472:	b29b      	uxth	r3, r3
 8009474:	3b01      	subs	r3, #1
 8009476:	b29a      	uxth	r2, r3
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009480:	2b00      	cmp	r3, #0
 8009482:	d1aa      	bne.n	80093da <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009484:	697a      	ldr	r2, [r7, #20]
 8009486:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009488:	68f8      	ldr	r0, [r7, #12]
 800948a:	f000 fd43 	bl	8009f14 <I2C_WaitOnBTFFlagUntilTimeout>
 800948e:	4603      	mov	r3, r0
 8009490:	2b00      	cmp	r3, #0
 8009492:	d00d      	beq.n	80094b0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009498:	2b04      	cmp	r3, #4
 800949a:	d107      	bne.n	80094ac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	681a      	ldr	r2, [r3, #0]
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80094aa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80094ac:	2301      	movs	r3, #1
 80094ae:	e016      	b.n	80094de <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	681a      	ldr	r2, [r3, #0]
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80094be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	2220      	movs	r2, #32
 80094c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	2200      	movs	r2, #0
 80094cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	2200      	movs	r2, #0
 80094d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80094d8:	2300      	movs	r3, #0
 80094da:	e000      	b.n	80094de <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80094dc:	2302      	movs	r3, #2
  }
}
 80094de:	4618      	mov	r0, r3
 80094e0:	3718      	adds	r7, #24
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
 80094e6:	bf00      	nop
 80094e8:	00100002 	.word	0x00100002
 80094ec:	ffff0000 	.word	0xffff0000

080094f0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b08c      	sub	sp, #48	@ 0x30
 80094f4:	af02      	add	r7, sp, #8
 80094f6:	60f8      	str	r0, [r7, #12]
 80094f8:	4608      	mov	r0, r1
 80094fa:	4611      	mov	r1, r2
 80094fc:	461a      	mov	r2, r3
 80094fe:	4603      	mov	r3, r0
 8009500:	817b      	strh	r3, [r7, #10]
 8009502:	460b      	mov	r3, r1
 8009504:	813b      	strh	r3, [r7, #8]
 8009506:	4613      	mov	r3, r2
 8009508:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800950a:	f7fe feb3 	bl	8008274 <HAL_GetTick>
 800950e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009516:	b2db      	uxtb	r3, r3
 8009518:	2b20      	cmp	r3, #32
 800951a:	f040 8214 	bne.w	8009946 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800951e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009520:	9300      	str	r3, [sp, #0]
 8009522:	2319      	movs	r3, #25
 8009524:	2201      	movs	r2, #1
 8009526:	497b      	ldr	r1, [pc, #492]	@ (8009714 <HAL_I2C_Mem_Read+0x224>)
 8009528:	68f8      	ldr	r0, [r7, #12]
 800952a:	f000 fb91 	bl	8009c50 <I2C_WaitOnFlagUntilTimeout>
 800952e:	4603      	mov	r3, r0
 8009530:	2b00      	cmp	r3, #0
 8009532:	d001      	beq.n	8009538 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8009534:	2302      	movs	r3, #2
 8009536:	e207      	b.n	8009948 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800953e:	2b01      	cmp	r3, #1
 8009540:	d101      	bne.n	8009546 <HAL_I2C_Mem_Read+0x56>
 8009542:	2302      	movs	r3, #2
 8009544:	e200      	b.n	8009948 <HAL_I2C_Mem_Read+0x458>
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	2201      	movs	r2, #1
 800954a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f003 0301 	and.w	r3, r3, #1
 8009558:	2b01      	cmp	r3, #1
 800955a:	d007      	beq.n	800956c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	681a      	ldr	r2, [r3, #0]
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f042 0201 	orr.w	r2, r2, #1
 800956a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	681a      	ldr	r2, [r3, #0]
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800957a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	2222      	movs	r2, #34	@ 0x22
 8009580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	2240      	movs	r2, #64	@ 0x40
 8009588:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	2200      	movs	r2, #0
 8009590:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009596:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800959c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095a2:	b29a      	uxth	r2, r3
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	4a5b      	ldr	r2, [pc, #364]	@ (8009718 <HAL_I2C_Mem_Read+0x228>)
 80095ac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80095ae:	88f8      	ldrh	r0, [r7, #6]
 80095b0:	893a      	ldrh	r2, [r7, #8]
 80095b2:	8979      	ldrh	r1, [r7, #10]
 80095b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095b6:	9301      	str	r3, [sp, #4]
 80095b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ba:	9300      	str	r3, [sp, #0]
 80095bc:	4603      	mov	r3, r0
 80095be:	68f8      	ldr	r0, [r7, #12]
 80095c0:	f000 fa5e 	bl	8009a80 <I2C_RequestMemoryRead>
 80095c4:	4603      	mov	r3, r0
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d001      	beq.n	80095ce <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80095ca:	2301      	movs	r3, #1
 80095cc:	e1bc      	b.n	8009948 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d113      	bne.n	80095fe <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80095d6:	2300      	movs	r3, #0
 80095d8:	623b      	str	r3, [r7, #32]
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	695b      	ldr	r3, [r3, #20]
 80095e0:	623b      	str	r3, [r7, #32]
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	699b      	ldr	r3, [r3, #24]
 80095e8:	623b      	str	r3, [r7, #32]
 80095ea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	681a      	ldr	r2, [r3, #0]
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80095fa:	601a      	str	r2, [r3, #0]
 80095fc:	e190      	b.n	8009920 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009602:	2b01      	cmp	r3, #1
 8009604:	d11b      	bne.n	800963e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	681a      	ldr	r2, [r3, #0]
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009614:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009616:	2300      	movs	r3, #0
 8009618:	61fb      	str	r3, [r7, #28]
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	695b      	ldr	r3, [r3, #20]
 8009620:	61fb      	str	r3, [r7, #28]
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	699b      	ldr	r3, [r3, #24]
 8009628:	61fb      	str	r3, [r7, #28]
 800962a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	681a      	ldr	r2, [r3, #0]
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800963a:	601a      	str	r2, [r3, #0]
 800963c:	e170      	b.n	8009920 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009642:	2b02      	cmp	r3, #2
 8009644:	d11b      	bne.n	800967e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009654:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	681a      	ldr	r2, [r3, #0]
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009664:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009666:	2300      	movs	r3, #0
 8009668:	61bb      	str	r3, [r7, #24]
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	695b      	ldr	r3, [r3, #20]
 8009670:	61bb      	str	r3, [r7, #24]
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	699b      	ldr	r3, [r3, #24]
 8009678:	61bb      	str	r3, [r7, #24]
 800967a:	69bb      	ldr	r3, [r7, #24]
 800967c:	e150      	b.n	8009920 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800967e:	2300      	movs	r3, #0
 8009680:	617b      	str	r3, [r7, #20]
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	695b      	ldr	r3, [r3, #20]
 8009688:	617b      	str	r3, [r7, #20]
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	699b      	ldr	r3, [r3, #24]
 8009690:	617b      	str	r3, [r7, #20]
 8009692:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009694:	e144      	b.n	8009920 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800969a:	2b03      	cmp	r3, #3
 800969c:	f200 80f1 	bhi.w	8009882 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096a4:	2b01      	cmp	r3, #1
 80096a6:	d123      	bne.n	80096f0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80096a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096aa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80096ac:	68f8      	ldr	r0, [r7, #12]
 80096ae:	f000 fc79 	bl	8009fa4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80096b2:	4603      	mov	r3, r0
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d001      	beq.n	80096bc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80096b8:	2301      	movs	r3, #1
 80096ba:	e145      	b.n	8009948 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	691a      	ldr	r2, [r3, #16]
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096c6:	b2d2      	uxtb	r2, r2
 80096c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096ce:	1c5a      	adds	r2, r3, #1
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096d8:	3b01      	subs	r3, #1
 80096da:	b29a      	uxth	r2, r3
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096e4:	b29b      	uxth	r3, r3
 80096e6:	3b01      	subs	r3, #1
 80096e8:	b29a      	uxth	r2, r3
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80096ee:	e117      	b.n	8009920 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096f4:	2b02      	cmp	r3, #2
 80096f6:	d14e      	bne.n	8009796 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80096f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096fa:	9300      	str	r3, [sp, #0]
 80096fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096fe:	2200      	movs	r2, #0
 8009700:	4906      	ldr	r1, [pc, #24]	@ (800971c <HAL_I2C_Mem_Read+0x22c>)
 8009702:	68f8      	ldr	r0, [r7, #12]
 8009704:	f000 faa4 	bl	8009c50 <I2C_WaitOnFlagUntilTimeout>
 8009708:	4603      	mov	r3, r0
 800970a:	2b00      	cmp	r3, #0
 800970c:	d008      	beq.n	8009720 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800970e:	2301      	movs	r3, #1
 8009710:	e11a      	b.n	8009948 <HAL_I2C_Mem_Read+0x458>
 8009712:	bf00      	nop
 8009714:	00100002 	.word	0x00100002
 8009718:	ffff0000 	.word	0xffff0000
 800971c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	681a      	ldr	r2, [r3, #0]
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800972e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	691a      	ldr	r2, [r3, #16]
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800973a:	b2d2      	uxtb	r2, r2
 800973c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009742:	1c5a      	adds	r2, r3, #1
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800974c:	3b01      	subs	r3, #1
 800974e:	b29a      	uxth	r2, r3
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009758:	b29b      	uxth	r3, r3
 800975a:	3b01      	subs	r3, #1
 800975c:	b29a      	uxth	r2, r3
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	691a      	ldr	r2, [r3, #16]
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800976c:	b2d2      	uxtb	r2, r2
 800976e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009774:	1c5a      	adds	r2, r3, #1
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800977e:	3b01      	subs	r3, #1
 8009780:	b29a      	uxth	r2, r3
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800978a:	b29b      	uxth	r3, r3
 800978c:	3b01      	subs	r3, #1
 800978e:	b29a      	uxth	r2, r3
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009794:	e0c4      	b.n	8009920 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009798:	9300      	str	r3, [sp, #0]
 800979a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800979c:	2200      	movs	r2, #0
 800979e:	496c      	ldr	r1, [pc, #432]	@ (8009950 <HAL_I2C_Mem_Read+0x460>)
 80097a0:	68f8      	ldr	r0, [r7, #12]
 80097a2:	f000 fa55 	bl	8009c50 <I2C_WaitOnFlagUntilTimeout>
 80097a6:	4603      	mov	r3, r0
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d001      	beq.n	80097b0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80097ac:	2301      	movs	r3, #1
 80097ae:	e0cb      	b.n	8009948 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	681a      	ldr	r2, [r3, #0]
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80097be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	691a      	ldr	r2, [r3, #16]
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097ca:	b2d2      	uxtb	r2, r2
 80097cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097d2:	1c5a      	adds	r2, r3, #1
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097dc:	3b01      	subs	r3, #1
 80097de:	b29a      	uxth	r2, r3
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097e8:	b29b      	uxth	r3, r3
 80097ea:	3b01      	subs	r3, #1
 80097ec:	b29a      	uxth	r2, r3
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80097f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f4:	9300      	str	r3, [sp, #0]
 80097f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097f8:	2200      	movs	r2, #0
 80097fa:	4955      	ldr	r1, [pc, #340]	@ (8009950 <HAL_I2C_Mem_Read+0x460>)
 80097fc:	68f8      	ldr	r0, [r7, #12]
 80097fe:	f000 fa27 	bl	8009c50 <I2C_WaitOnFlagUntilTimeout>
 8009802:	4603      	mov	r3, r0
 8009804:	2b00      	cmp	r3, #0
 8009806:	d001      	beq.n	800980c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8009808:	2301      	movs	r3, #1
 800980a:	e09d      	b.n	8009948 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	681a      	ldr	r2, [r3, #0]
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800981a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	691a      	ldr	r2, [r3, #16]
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009826:	b2d2      	uxtb	r2, r2
 8009828:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800982e:	1c5a      	adds	r2, r3, #1
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009838:	3b01      	subs	r3, #1
 800983a:	b29a      	uxth	r2, r3
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009844:	b29b      	uxth	r3, r3
 8009846:	3b01      	subs	r3, #1
 8009848:	b29a      	uxth	r2, r3
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	691a      	ldr	r2, [r3, #16]
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009858:	b2d2      	uxtb	r2, r2
 800985a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009860:	1c5a      	adds	r2, r3, #1
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800986a:	3b01      	subs	r3, #1
 800986c:	b29a      	uxth	r2, r3
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009876:	b29b      	uxth	r3, r3
 8009878:	3b01      	subs	r3, #1
 800987a:	b29a      	uxth	r2, r3
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009880:	e04e      	b.n	8009920 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009882:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009884:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009886:	68f8      	ldr	r0, [r7, #12]
 8009888:	f000 fb8c 	bl	8009fa4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800988c:	4603      	mov	r3, r0
 800988e:	2b00      	cmp	r3, #0
 8009890:	d001      	beq.n	8009896 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8009892:	2301      	movs	r3, #1
 8009894:	e058      	b.n	8009948 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	691a      	ldr	r2, [r3, #16]
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098a0:	b2d2      	uxtb	r2, r2
 80098a2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098a8:	1c5a      	adds	r2, r3, #1
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80098b2:	3b01      	subs	r3, #1
 80098b4:	b29a      	uxth	r2, r3
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098be:	b29b      	uxth	r3, r3
 80098c0:	3b01      	subs	r3, #1
 80098c2:	b29a      	uxth	r2, r3
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	695b      	ldr	r3, [r3, #20]
 80098ce:	f003 0304 	and.w	r3, r3, #4
 80098d2:	2b04      	cmp	r3, #4
 80098d4:	d124      	bne.n	8009920 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80098da:	2b03      	cmp	r3, #3
 80098dc:	d107      	bne.n	80098ee <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	681a      	ldr	r2, [r3, #0]
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80098ec:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	691a      	ldr	r2, [r3, #16]
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098f8:	b2d2      	uxtb	r2, r2
 80098fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009900:	1c5a      	adds	r2, r3, #1
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800990a:	3b01      	subs	r3, #1
 800990c:	b29a      	uxth	r2, r3
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009916:	b29b      	uxth	r3, r3
 8009918:	3b01      	subs	r3, #1
 800991a:	b29a      	uxth	r2, r3
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009924:	2b00      	cmp	r3, #0
 8009926:	f47f aeb6 	bne.w	8009696 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	2220      	movs	r2, #32
 800992e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	2200      	movs	r2, #0
 8009936:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	2200      	movs	r2, #0
 800993e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8009942:	2300      	movs	r3, #0
 8009944:	e000      	b.n	8009948 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8009946:	2302      	movs	r3, #2
  }
}
 8009948:	4618      	mov	r0, r3
 800994a:	3728      	adds	r7, #40	@ 0x28
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}
 8009950:	00010004 	.word	0x00010004

08009954 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b088      	sub	sp, #32
 8009958:	af02      	add	r7, sp, #8
 800995a:	60f8      	str	r0, [r7, #12]
 800995c:	4608      	mov	r0, r1
 800995e:	4611      	mov	r1, r2
 8009960:	461a      	mov	r2, r3
 8009962:	4603      	mov	r3, r0
 8009964:	817b      	strh	r3, [r7, #10]
 8009966:	460b      	mov	r3, r1
 8009968:	813b      	strh	r3, [r7, #8]
 800996a:	4613      	mov	r3, r2
 800996c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	681a      	ldr	r2, [r3, #0]
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800997c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800997e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009980:	9300      	str	r3, [sp, #0]
 8009982:	6a3b      	ldr	r3, [r7, #32]
 8009984:	2200      	movs	r2, #0
 8009986:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800998a:	68f8      	ldr	r0, [r7, #12]
 800998c:	f000 f960 	bl	8009c50 <I2C_WaitOnFlagUntilTimeout>
 8009990:	4603      	mov	r3, r0
 8009992:	2b00      	cmp	r3, #0
 8009994:	d00d      	beq.n	80099b2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099a4:	d103      	bne.n	80099ae <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80099ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80099ae:	2303      	movs	r3, #3
 80099b0:	e05f      	b.n	8009a72 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80099b2:	897b      	ldrh	r3, [r7, #10]
 80099b4:	b2db      	uxtb	r3, r3
 80099b6:	461a      	mov	r2, r3
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80099c0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80099c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c4:	6a3a      	ldr	r2, [r7, #32]
 80099c6:	492d      	ldr	r1, [pc, #180]	@ (8009a7c <I2C_RequestMemoryWrite+0x128>)
 80099c8:	68f8      	ldr	r0, [r7, #12]
 80099ca:	f000 f9bb 	bl	8009d44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80099ce:	4603      	mov	r3, r0
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d001      	beq.n	80099d8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80099d4:	2301      	movs	r3, #1
 80099d6:	e04c      	b.n	8009a72 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80099d8:	2300      	movs	r3, #0
 80099da:	617b      	str	r3, [r7, #20]
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	695b      	ldr	r3, [r3, #20]
 80099e2:	617b      	str	r3, [r7, #20]
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	699b      	ldr	r3, [r3, #24]
 80099ea:	617b      	str	r3, [r7, #20]
 80099ec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80099ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099f0:	6a39      	ldr	r1, [r7, #32]
 80099f2:	68f8      	ldr	r0, [r7, #12]
 80099f4:	f000 fa46 	bl	8009e84 <I2C_WaitOnTXEFlagUntilTimeout>
 80099f8:	4603      	mov	r3, r0
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d00d      	beq.n	8009a1a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a02:	2b04      	cmp	r3, #4
 8009a04:	d107      	bne.n	8009a16 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	681a      	ldr	r2, [r3, #0]
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009a14:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009a16:	2301      	movs	r3, #1
 8009a18:	e02b      	b.n	8009a72 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009a1a:	88fb      	ldrh	r3, [r7, #6]
 8009a1c:	2b01      	cmp	r3, #1
 8009a1e:	d105      	bne.n	8009a2c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009a20:	893b      	ldrh	r3, [r7, #8]
 8009a22:	b2da      	uxtb	r2, r3
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	611a      	str	r2, [r3, #16]
 8009a2a:	e021      	b.n	8009a70 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009a2c:	893b      	ldrh	r3, [r7, #8]
 8009a2e:	0a1b      	lsrs	r3, r3, #8
 8009a30:	b29b      	uxth	r3, r3
 8009a32:	b2da      	uxtb	r2, r3
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009a3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a3c:	6a39      	ldr	r1, [r7, #32]
 8009a3e:	68f8      	ldr	r0, [r7, #12]
 8009a40:	f000 fa20 	bl	8009e84 <I2C_WaitOnTXEFlagUntilTimeout>
 8009a44:	4603      	mov	r3, r0
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d00d      	beq.n	8009a66 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a4e:	2b04      	cmp	r3, #4
 8009a50:	d107      	bne.n	8009a62 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	681a      	ldr	r2, [r3, #0]
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009a60:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009a62:	2301      	movs	r3, #1
 8009a64:	e005      	b.n	8009a72 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009a66:	893b      	ldrh	r3, [r7, #8]
 8009a68:	b2da      	uxtb	r2, r3
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009a70:	2300      	movs	r3, #0
}
 8009a72:	4618      	mov	r0, r3
 8009a74:	3718      	adds	r7, #24
 8009a76:	46bd      	mov	sp, r7
 8009a78:	bd80      	pop	{r7, pc}
 8009a7a:	bf00      	nop
 8009a7c:	00010002 	.word	0x00010002

08009a80 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b088      	sub	sp, #32
 8009a84:	af02      	add	r7, sp, #8
 8009a86:	60f8      	str	r0, [r7, #12]
 8009a88:	4608      	mov	r0, r1
 8009a8a:	4611      	mov	r1, r2
 8009a8c:	461a      	mov	r2, r3
 8009a8e:	4603      	mov	r3, r0
 8009a90:	817b      	strh	r3, [r7, #10]
 8009a92:	460b      	mov	r3, r1
 8009a94:	813b      	strh	r3, [r7, #8]
 8009a96:	4613      	mov	r3, r2
 8009a98:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	681a      	ldr	r2, [r3, #0]
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009aa8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	681a      	ldr	r2, [r3, #0]
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009ab8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009abc:	9300      	str	r3, [sp, #0]
 8009abe:	6a3b      	ldr	r3, [r7, #32]
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009ac6:	68f8      	ldr	r0, [r7, #12]
 8009ac8:	f000 f8c2 	bl	8009c50 <I2C_WaitOnFlagUntilTimeout>
 8009acc:	4603      	mov	r3, r0
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d00d      	beq.n	8009aee <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009adc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ae0:	d103      	bne.n	8009aea <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009ae8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009aea:	2303      	movs	r3, #3
 8009aec:	e0aa      	b.n	8009c44 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009aee:	897b      	ldrh	r3, [r7, #10]
 8009af0:	b2db      	uxtb	r3, r3
 8009af2:	461a      	mov	r2, r3
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009afc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b00:	6a3a      	ldr	r2, [r7, #32]
 8009b02:	4952      	ldr	r1, [pc, #328]	@ (8009c4c <I2C_RequestMemoryRead+0x1cc>)
 8009b04:	68f8      	ldr	r0, [r7, #12]
 8009b06:	f000 f91d 	bl	8009d44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d001      	beq.n	8009b14 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8009b10:	2301      	movs	r3, #1
 8009b12:	e097      	b.n	8009c44 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009b14:	2300      	movs	r3, #0
 8009b16:	617b      	str	r3, [r7, #20]
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	695b      	ldr	r3, [r3, #20]
 8009b1e:	617b      	str	r3, [r7, #20]
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	699b      	ldr	r3, [r3, #24]
 8009b26:	617b      	str	r3, [r7, #20]
 8009b28:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b2c:	6a39      	ldr	r1, [r7, #32]
 8009b2e:	68f8      	ldr	r0, [r7, #12]
 8009b30:	f000 f9a8 	bl	8009e84 <I2C_WaitOnTXEFlagUntilTimeout>
 8009b34:	4603      	mov	r3, r0
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d00d      	beq.n	8009b56 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b3e:	2b04      	cmp	r3, #4
 8009b40:	d107      	bne.n	8009b52 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	681a      	ldr	r2, [r3, #0]
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009b50:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009b52:	2301      	movs	r3, #1
 8009b54:	e076      	b.n	8009c44 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009b56:	88fb      	ldrh	r3, [r7, #6]
 8009b58:	2b01      	cmp	r3, #1
 8009b5a:	d105      	bne.n	8009b68 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009b5c:	893b      	ldrh	r3, [r7, #8]
 8009b5e:	b2da      	uxtb	r2, r3
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	611a      	str	r2, [r3, #16]
 8009b66:	e021      	b.n	8009bac <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009b68:	893b      	ldrh	r3, [r7, #8]
 8009b6a:	0a1b      	lsrs	r3, r3, #8
 8009b6c:	b29b      	uxth	r3, r3
 8009b6e:	b2da      	uxtb	r2, r3
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b78:	6a39      	ldr	r1, [r7, #32]
 8009b7a:	68f8      	ldr	r0, [r7, #12]
 8009b7c:	f000 f982 	bl	8009e84 <I2C_WaitOnTXEFlagUntilTimeout>
 8009b80:	4603      	mov	r3, r0
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d00d      	beq.n	8009ba2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b8a:	2b04      	cmp	r3, #4
 8009b8c:	d107      	bne.n	8009b9e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	681a      	ldr	r2, [r3, #0]
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009b9c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009b9e:	2301      	movs	r3, #1
 8009ba0:	e050      	b.n	8009c44 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009ba2:	893b      	ldrh	r3, [r7, #8]
 8009ba4:	b2da      	uxtb	r2, r3
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009bac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009bae:	6a39      	ldr	r1, [r7, #32]
 8009bb0:	68f8      	ldr	r0, [r7, #12]
 8009bb2:	f000 f967 	bl	8009e84 <I2C_WaitOnTXEFlagUntilTimeout>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d00d      	beq.n	8009bd8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bc0:	2b04      	cmp	r3, #4
 8009bc2:	d107      	bne.n	8009bd4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	681a      	ldr	r2, [r3, #0]
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009bd2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	e035      	b.n	8009c44 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	681a      	ldr	r2, [r3, #0]
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009be6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bea:	9300      	str	r3, [sp, #0]
 8009bec:	6a3b      	ldr	r3, [r7, #32]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009bf4:	68f8      	ldr	r0, [r7, #12]
 8009bf6:	f000 f82b 	bl	8009c50 <I2C_WaitOnFlagUntilTimeout>
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d00d      	beq.n	8009c1c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c0e:	d103      	bne.n	8009c18 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009c16:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009c18:	2303      	movs	r3, #3
 8009c1a:	e013      	b.n	8009c44 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009c1c:	897b      	ldrh	r3, [r7, #10]
 8009c1e:	b2db      	uxtb	r3, r3
 8009c20:	f043 0301 	orr.w	r3, r3, #1
 8009c24:	b2da      	uxtb	r2, r3
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c2e:	6a3a      	ldr	r2, [r7, #32]
 8009c30:	4906      	ldr	r1, [pc, #24]	@ (8009c4c <I2C_RequestMemoryRead+0x1cc>)
 8009c32:	68f8      	ldr	r0, [r7, #12]
 8009c34:	f000 f886 	bl	8009d44 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009c38:	4603      	mov	r3, r0
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d001      	beq.n	8009c42 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8009c3e:	2301      	movs	r3, #1
 8009c40:	e000      	b.n	8009c44 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8009c42:	2300      	movs	r3, #0
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	3718      	adds	r7, #24
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bd80      	pop	{r7, pc}
 8009c4c:	00010002 	.word	0x00010002

08009c50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b084      	sub	sp, #16
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	60f8      	str	r0, [r7, #12]
 8009c58:	60b9      	str	r1, [r7, #8]
 8009c5a:	603b      	str	r3, [r7, #0]
 8009c5c:	4613      	mov	r3, r2
 8009c5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c60:	e048      	b.n	8009cf4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c68:	d044      	beq.n	8009cf4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c6a:	f7fe fb03 	bl	8008274 <HAL_GetTick>
 8009c6e:	4602      	mov	r2, r0
 8009c70:	69bb      	ldr	r3, [r7, #24]
 8009c72:	1ad3      	subs	r3, r2, r3
 8009c74:	683a      	ldr	r2, [r7, #0]
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d302      	bcc.n	8009c80 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d139      	bne.n	8009cf4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	0c1b      	lsrs	r3, r3, #16
 8009c84:	b2db      	uxtb	r3, r3
 8009c86:	2b01      	cmp	r3, #1
 8009c88:	d10d      	bne.n	8009ca6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	695b      	ldr	r3, [r3, #20]
 8009c90:	43da      	mvns	r2, r3
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	4013      	ands	r3, r2
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	bf0c      	ite	eq
 8009c9c:	2301      	moveq	r3, #1
 8009c9e:	2300      	movne	r3, #0
 8009ca0:	b2db      	uxtb	r3, r3
 8009ca2:	461a      	mov	r2, r3
 8009ca4:	e00c      	b.n	8009cc0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	699b      	ldr	r3, [r3, #24]
 8009cac:	43da      	mvns	r2, r3
 8009cae:	68bb      	ldr	r3, [r7, #8]
 8009cb0:	4013      	ands	r3, r2
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	bf0c      	ite	eq
 8009cb8:	2301      	moveq	r3, #1
 8009cba:	2300      	movne	r3, #0
 8009cbc:	b2db      	uxtb	r3, r3
 8009cbe:	461a      	mov	r2, r3
 8009cc0:	79fb      	ldrb	r3, [r7, #7]
 8009cc2:	429a      	cmp	r2, r3
 8009cc4:	d116      	bne.n	8009cf4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	2220      	movs	r2, #32
 8009cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ce0:	f043 0220 	orr.w	r2, r3, #32
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2200      	movs	r2, #0
 8009cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	e023      	b.n	8009d3c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	0c1b      	lsrs	r3, r3, #16
 8009cf8:	b2db      	uxtb	r3, r3
 8009cfa:	2b01      	cmp	r3, #1
 8009cfc:	d10d      	bne.n	8009d1a <I2C_WaitOnFlagUntilTimeout+0xca>
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	695b      	ldr	r3, [r3, #20]
 8009d04:	43da      	mvns	r2, r3
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	4013      	ands	r3, r2
 8009d0a:	b29b      	uxth	r3, r3
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	bf0c      	ite	eq
 8009d10:	2301      	moveq	r3, #1
 8009d12:	2300      	movne	r3, #0
 8009d14:	b2db      	uxtb	r3, r3
 8009d16:	461a      	mov	r2, r3
 8009d18:	e00c      	b.n	8009d34 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	699b      	ldr	r3, [r3, #24]
 8009d20:	43da      	mvns	r2, r3
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	4013      	ands	r3, r2
 8009d26:	b29b      	uxth	r3, r3
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	bf0c      	ite	eq
 8009d2c:	2301      	moveq	r3, #1
 8009d2e:	2300      	movne	r3, #0
 8009d30:	b2db      	uxtb	r3, r3
 8009d32:	461a      	mov	r2, r3
 8009d34:	79fb      	ldrb	r3, [r7, #7]
 8009d36:	429a      	cmp	r2, r3
 8009d38:	d093      	beq.n	8009c62 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009d3a:	2300      	movs	r3, #0
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	3710      	adds	r7, #16
 8009d40:	46bd      	mov	sp, r7
 8009d42:	bd80      	pop	{r7, pc}

08009d44 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b084      	sub	sp, #16
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	60f8      	str	r0, [r7, #12]
 8009d4c:	60b9      	str	r1, [r7, #8]
 8009d4e:	607a      	str	r2, [r7, #4]
 8009d50:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009d52:	e071      	b.n	8009e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	695b      	ldr	r3, [r3, #20]
 8009d5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d62:	d123      	bne.n	8009dac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	681a      	ldr	r2, [r3, #0]
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009d72:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009d7c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2200      	movs	r2, #0
 8009d82:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	2220      	movs	r2, #32
 8009d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	2200      	movs	r2, #0
 8009d90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d98:	f043 0204 	orr.w	r2, r3, #4
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	2200      	movs	r2, #0
 8009da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009da8:	2301      	movs	r3, #1
 8009daa:	e067      	b.n	8009e7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009db2:	d041      	beq.n	8009e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009db4:	f7fe fa5e 	bl	8008274 <HAL_GetTick>
 8009db8:	4602      	mov	r2, r0
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	1ad3      	subs	r3, r2, r3
 8009dbe:	687a      	ldr	r2, [r7, #4]
 8009dc0:	429a      	cmp	r2, r3
 8009dc2:	d302      	bcc.n	8009dca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d136      	bne.n	8009e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8009dca:	68bb      	ldr	r3, [r7, #8]
 8009dcc:	0c1b      	lsrs	r3, r3, #16
 8009dce:	b2db      	uxtb	r3, r3
 8009dd0:	2b01      	cmp	r3, #1
 8009dd2:	d10c      	bne.n	8009dee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	695b      	ldr	r3, [r3, #20]
 8009dda:	43da      	mvns	r2, r3
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	4013      	ands	r3, r2
 8009de0:	b29b      	uxth	r3, r3
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	bf14      	ite	ne
 8009de6:	2301      	movne	r3, #1
 8009de8:	2300      	moveq	r3, #0
 8009dea:	b2db      	uxtb	r3, r3
 8009dec:	e00b      	b.n	8009e06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	699b      	ldr	r3, [r3, #24]
 8009df4:	43da      	mvns	r2, r3
 8009df6:	68bb      	ldr	r3, [r7, #8]
 8009df8:	4013      	ands	r3, r2
 8009dfa:	b29b      	uxth	r3, r3
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	bf14      	ite	ne
 8009e00:	2301      	movne	r3, #1
 8009e02:	2300      	moveq	r3, #0
 8009e04:	b2db      	uxtb	r3, r3
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d016      	beq.n	8009e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	2220      	movs	r2, #32
 8009e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e24:	f043 0220 	orr.w	r2, r3, #32
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009e34:	2301      	movs	r3, #1
 8009e36:	e021      	b.n	8009e7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009e38:	68bb      	ldr	r3, [r7, #8]
 8009e3a:	0c1b      	lsrs	r3, r3, #16
 8009e3c:	b2db      	uxtb	r3, r3
 8009e3e:	2b01      	cmp	r3, #1
 8009e40:	d10c      	bne.n	8009e5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	695b      	ldr	r3, [r3, #20]
 8009e48:	43da      	mvns	r2, r3
 8009e4a:	68bb      	ldr	r3, [r7, #8]
 8009e4c:	4013      	ands	r3, r2
 8009e4e:	b29b      	uxth	r3, r3
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	bf14      	ite	ne
 8009e54:	2301      	movne	r3, #1
 8009e56:	2300      	moveq	r3, #0
 8009e58:	b2db      	uxtb	r3, r3
 8009e5a:	e00b      	b.n	8009e74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	699b      	ldr	r3, [r3, #24]
 8009e62:	43da      	mvns	r2, r3
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	4013      	ands	r3, r2
 8009e68:	b29b      	uxth	r3, r3
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	bf14      	ite	ne
 8009e6e:	2301      	movne	r3, #1
 8009e70:	2300      	moveq	r3, #0
 8009e72:	b2db      	uxtb	r3, r3
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	f47f af6d 	bne.w	8009d54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8009e7a:	2300      	movs	r3, #0
}
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	3710      	adds	r7, #16
 8009e80:	46bd      	mov	sp, r7
 8009e82:	bd80      	pop	{r7, pc}

08009e84 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b084      	sub	sp, #16
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	60f8      	str	r0, [r7, #12]
 8009e8c:	60b9      	str	r1, [r7, #8]
 8009e8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009e90:	e034      	b.n	8009efc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009e92:	68f8      	ldr	r0, [r7, #12]
 8009e94:	f000 f8e3 	bl	800a05e <I2C_IsAcknowledgeFailed>
 8009e98:	4603      	mov	r3, r0
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d001      	beq.n	8009ea2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	e034      	b.n	8009f0c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ea8:	d028      	beq.n	8009efc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009eaa:	f7fe f9e3 	bl	8008274 <HAL_GetTick>
 8009eae:	4602      	mov	r2, r0
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	1ad3      	subs	r3, r2, r3
 8009eb4:	68ba      	ldr	r2, [r7, #8]
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	d302      	bcc.n	8009ec0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009eba:	68bb      	ldr	r3, [r7, #8]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d11d      	bne.n	8009efc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	695b      	ldr	r3, [r3, #20]
 8009ec6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009eca:	2b80      	cmp	r3, #128	@ 0x80
 8009ecc:	d016      	beq.n	8009efc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	2220      	movs	r2, #32
 8009ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	2200      	movs	r2, #0
 8009ee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ee8:	f043 0220 	orr.w	r2, r3, #32
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009ef8:	2301      	movs	r3, #1
 8009efa:	e007      	b.n	8009f0c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	695b      	ldr	r3, [r3, #20]
 8009f02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f06:	2b80      	cmp	r3, #128	@ 0x80
 8009f08:	d1c3      	bne.n	8009e92 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009f0a:	2300      	movs	r3, #0
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3710      	adds	r7, #16
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}

08009f14 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b084      	sub	sp, #16
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	60f8      	str	r0, [r7, #12]
 8009f1c:	60b9      	str	r1, [r7, #8]
 8009f1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009f20:	e034      	b.n	8009f8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009f22:	68f8      	ldr	r0, [r7, #12]
 8009f24:	f000 f89b 	bl	800a05e <I2C_IsAcknowledgeFailed>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d001      	beq.n	8009f32 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009f2e:	2301      	movs	r3, #1
 8009f30:	e034      	b.n	8009f9c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f38:	d028      	beq.n	8009f8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f3a:	f7fe f99b 	bl	8008274 <HAL_GetTick>
 8009f3e:	4602      	mov	r2, r0
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	1ad3      	subs	r3, r2, r3
 8009f44:	68ba      	ldr	r2, [r7, #8]
 8009f46:	429a      	cmp	r2, r3
 8009f48:	d302      	bcc.n	8009f50 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d11d      	bne.n	8009f8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	695b      	ldr	r3, [r3, #20]
 8009f56:	f003 0304 	and.w	r3, r3, #4
 8009f5a:	2b04      	cmp	r3, #4
 8009f5c:	d016      	beq.n	8009f8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	2200      	movs	r2, #0
 8009f62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	2220      	movs	r2, #32
 8009f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	2200      	movs	r2, #0
 8009f70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f78:	f043 0220 	orr.w	r2, r3, #32
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	2200      	movs	r2, #0
 8009f84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009f88:	2301      	movs	r3, #1
 8009f8a:	e007      	b.n	8009f9c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	695b      	ldr	r3, [r3, #20]
 8009f92:	f003 0304 	and.w	r3, r3, #4
 8009f96:	2b04      	cmp	r3, #4
 8009f98:	d1c3      	bne.n	8009f22 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009f9a:	2300      	movs	r3, #0
}
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	3710      	adds	r7, #16
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	bd80      	pop	{r7, pc}

08009fa4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b084      	sub	sp, #16
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	60f8      	str	r0, [r7, #12]
 8009fac:	60b9      	str	r1, [r7, #8]
 8009fae:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009fb0:	e049      	b.n	800a046 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	695b      	ldr	r3, [r3, #20]
 8009fb8:	f003 0310 	and.w	r3, r3, #16
 8009fbc:	2b10      	cmp	r3, #16
 8009fbe:	d119      	bne.n	8009ff4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	f06f 0210 	mvn.w	r2, #16
 8009fc8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	2200      	movs	r2, #0
 8009fce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	2220      	movs	r2, #32
 8009fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2200      	movs	r2, #0
 8009fdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	2200      	movs	r2, #0
 8009fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8009ff0:	2301      	movs	r3, #1
 8009ff2:	e030      	b.n	800a056 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ff4:	f7fe f93e 	bl	8008274 <HAL_GetTick>
 8009ff8:	4602      	mov	r2, r0
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	1ad3      	subs	r3, r2, r3
 8009ffe:	68ba      	ldr	r2, [r7, #8]
 800a000:	429a      	cmp	r2, r3
 800a002:	d302      	bcc.n	800a00a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d11d      	bne.n	800a046 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	695b      	ldr	r3, [r3, #20]
 800a010:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a014:	2b40      	cmp	r3, #64	@ 0x40
 800a016:	d016      	beq.n	800a046 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	2200      	movs	r2, #0
 800a01c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	2220      	movs	r2, #32
 800a022:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	2200      	movs	r2, #0
 800a02a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a032:	f043 0220 	orr.w	r2, r3, #32
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	2200      	movs	r2, #0
 800a03e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800a042:	2301      	movs	r3, #1
 800a044:	e007      	b.n	800a056 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	695b      	ldr	r3, [r3, #20]
 800a04c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a050:	2b40      	cmp	r3, #64	@ 0x40
 800a052:	d1ae      	bne.n	8009fb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a054:	2300      	movs	r3, #0
}
 800a056:	4618      	mov	r0, r3
 800a058:	3710      	adds	r7, #16
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bd80      	pop	{r7, pc}

0800a05e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a05e:	b480      	push	{r7}
 800a060:	b083      	sub	sp, #12
 800a062:	af00      	add	r7, sp, #0
 800a064:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	695b      	ldr	r3, [r3, #20]
 800a06c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a070:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a074:	d11b      	bne.n	800a0ae <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a07e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2200      	movs	r2, #0
 800a084:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2220      	movs	r2, #32
 800a08a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	2200      	movs	r2, #0
 800a092:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a09a:	f043 0204 	orr.w	r2, r3, #4
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	e000      	b.n	800a0b0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a0ae:	2300      	movs	r3, #0
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	370c      	adds	r7, #12
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ba:	4770      	bx	lr

0800a0bc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a0bc:	b480      	push	{r7}
 800a0be:	b083      	sub	sp, #12
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
 800a0c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a0cc:	b2db      	uxtb	r3, r3
 800a0ce:	2b20      	cmp	r3, #32
 800a0d0:	d129      	bne.n	800a126 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2224      	movs	r2, #36	@ 0x24
 800a0d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	681a      	ldr	r2, [r3, #0]
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	f022 0201 	bic.w	r2, r2, #1
 800a0e8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f022 0210 	bic.w	r2, r2, #16
 800a0f8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	683a      	ldr	r2, [r7, #0]
 800a106:	430a      	orrs	r2, r1
 800a108:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	681a      	ldr	r2, [r3, #0]
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f042 0201 	orr.w	r2, r2, #1
 800a118:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	2220      	movs	r2, #32
 800a11e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800a122:	2300      	movs	r3, #0
 800a124:	e000      	b.n	800a128 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800a126:	2302      	movs	r3, #2
  }
}
 800a128:	4618      	mov	r0, r3
 800a12a:	370c      	adds	r7, #12
 800a12c:	46bd      	mov	sp, r7
 800a12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a132:	4770      	bx	lr

0800a134 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a134:	b480      	push	{r7}
 800a136:	b085      	sub	sp, #20
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
 800a13c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800a13e:	2300      	movs	r3, #0
 800a140:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a148:	b2db      	uxtb	r3, r3
 800a14a:	2b20      	cmp	r3, #32
 800a14c:	d12a      	bne.n	800a1a4 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2224      	movs	r2, #36	@ 0x24
 800a152:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	681a      	ldr	r2, [r3, #0]
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f022 0201 	bic.w	r2, r2, #1
 800a164:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a16c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800a16e:	89fb      	ldrh	r3, [r7, #14]
 800a170:	f023 030f 	bic.w	r3, r3, #15
 800a174:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800a176:	683b      	ldr	r3, [r7, #0]
 800a178:	b29a      	uxth	r2, r3
 800a17a:	89fb      	ldrh	r3, [r7, #14]
 800a17c:	4313      	orrs	r3, r2
 800a17e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	89fa      	ldrh	r2, [r7, #14]
 800a186:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	681a      	ldr	r2, [r3, #0]
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f042 0201 	orr.w	r2, r2, #1
 800a196:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2220      	movs	r2, #32
 800a19c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	e000      	b.n	800a1a6 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800a1a4:	2302      	movs	r3, #2
  }
}
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	3714      	adds	r7, #20
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b0:	4770      	bx	lr
	...

0800a1b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b086      	sub	sp, #24
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d101      	bne.n	800a1c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a1c2:	2301      	movs	r3, #1
 800a1c4:	e267      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	f003 0301 	and.w	r3, r3, #1
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d075      	beq.n	800a2be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a1d2:	4b88      	ldr	r3, [pc, #544]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a1d4:	689b      	ldr	r3, [r3, #8]
 800a1d6:	f003 030c 	and.w	r3, r3, #12
 800a1da:	2b04      	cmp	r3, #4
 800a1dc:	d00c      	beq.n	800a1f8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a1de:	4b85      	ldr	r3, [pc, #532]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a1e0:	689b      	ldr	r3, [r3, #8]
 800a1e2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a1e6:	2b08      	cmp	r3, #8
 800a1e8:	d112      	bne.n	800a210 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a1ea:	4b82      	ldr	r3, [pc, #520]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a1ec:	685b      	ldr	r3, [r3, #4]
 800a1ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a1f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a1f6:	d10b      	bne.n	800a210 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a1f8:	4b7e      	ldr	r3, [pc, #504]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a200:	2b00      	cmp	r3, #0
 800a202:	d05b      	beq.n	800a2bc <HAL_RCC_OscConfig+0x108>
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	685b      	ldr	r3, [r3, #4]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d157      	bne.n	800a2bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a20c:	2301      	movs	r3, #1
 800a20e:	e242      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	685b      	ldr	r3, [r3, #4]
 800a214:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a218:	d106      	bne.n	800a228 <HAL_RCC_OscConfig+0x74>
 800a21a:	4b76      	ldr	r3, [pc, #472]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	4a75      	ldr	r2, [pc, #468]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a220:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a224:	6013      	str	r3, [r2, #0]
 800a226:	e01d      	b.n	800a264 <HAL_RCC_OscConfig+0xb0>
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	685b      	ldr	r3, [r3, #4]
 800a22c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a230:	d10c      	bne.n	800a24c <HAL_RCC_OscConfig+0x98>
 800a232:	4b70      	ldr	r3, [pc, #448]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	4a6f      	ldr	r2, [pc, #444]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a238:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a23c:	6013      	str	r3, [r2, #0]
 800a23e:	4b6d      	ldr	r3, [pc, #436]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	4a6c      	ldr	r2, [pc, #432]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a244:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a248:	6013      	str	r3, [r2, #0]
 800a24a:	e00b      	b.n	800a264 <HAL_RCC_OscConfig+0xb0>
 800a24c:	4b69      	ldr	r3, [pc, #420]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	4a68      	ldr	r2, [pc, #416]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a252:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a256:	6013      	str	r3, [r2, #0]
 800a258:	4b66      	ldr	r3, [pc, #408]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	4a65      	ldr	r2, [pc, #404]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a25e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a262:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	685b      	ldr	r3, [r3, #4]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d013      	beq.n	800a294 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a26c:	f7fe f802 	bl	8008274 <HAL_GetTick>
 800a270:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a272:	e008      	b.n	800a286 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a274:	f7fd fffe 	bl	8008274 <HAL_GetTick>
 800a278:	4602      	mov	r2, r0
 800a27a:	693b      	ldr	r3, [r7, #16]
 800a27c:	1ad3      	subs	r3, r2, r3
 800a27e:	2b64      	cmp	r3, #100	@ 0x64
 800a280:	d901      	bls.n	800a286 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a282:	2303      	movs	r3, #3
 800a284:	e207      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a286:	4b5b      	ldr	r3, [pc, #364]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d0f0      	beq.n	800a274 <HAL_RCC_OscConfig+0xc0>
 800a292:	e014      	b.n	800a2be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a294:	f7fd ffee 	bl	8008274 <HAL_GetTick>
 800a298:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a29a:	e008      	b.n	800a2ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a29c:	f7fd ffea 	bl	8008274 <HAL_GetTick>
 800a2a0:	4602      	mov	r2, r0
 800a2a2:	693b      	ldr	r3, [r7, #16]
 800a2a4:	1ad3      	subs	r3, r2, r3
 800a2a6:	2b64      	cmp	r3, #100	@ 0x64
 800a2a8:	d901      	bls.n	800a2ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a2aa:	2303      	movs	r3, #3
 800a2ac:	e1f3      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a2ae:	4b51      	ldr	r3, [pc, #324]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d1f0      	bne.n	800a29c <HAL_RCC_OscConfig+0xe8>
 800a2ba:	e000      	b.n	800a2be <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a2bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f003 0302 	and.w	r3, r3, #2
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d063      	beq.n	800a392 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a2ca:	4b4a      	ldr	r3, [pc, #296]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a2cc:	689b      	ldr	r3, [r3, #8]
 800a2ce:	f003 030c 	and.w	r3, r3, #12
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d00b      	beq.n	800a2ee <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a2d6:	4b47      	ldr	r3, [pc, #284]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a2d8:	689b      	ldr	r3, [r3, #8]
 800a2da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a2de:	2b08      	cmp	r3, #8
 800a2e0:	d11c      	bne.n	800a31c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a2e2:	4b44      	ldr	r3, [pc, #272]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a2e4:	685b      	ldr	r3, [r3, #4]
 800a2e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d116      	bne.n	800a31c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a2ee:	4b41      	ldr	r3, [pc, #260]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f003 0302 	and.w	r3, r3, #2
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d005      	beq.n	800a306 <HAL_RCC_OscConfig+0x152>
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	68db      	ldr	r3, [r3, #12]
 800a2fe:	2b01      	cmp	r3, #1
 800a300:	d001      	beq.n	800a306 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a302:	2301      	movs	r3, #1
 800a304:	e1c7      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a306:	4b3b      	ldr	r3, [pc, #236]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	691b      	ldr	r3, [r3, #16]
 800a312:	00db      	lsls	r3, r3, #3
 800a314:	4937      	ldr	r1, [pc, #220]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a316:	4313      	orrs	r3, r2
 800a318:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a31a:	e03a      	b.n	800a392 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	68db      	ldr	r3, [r3, #12]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d020      	beq.n	800a366 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a324:	4b34      	ldr	r3, [pc, #208]	@ (800a3f8 <HAL_RCC_OscConfig+0x244>)
 800a326:	2201      	movs	r2, #1
 800a328:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a32a:	f7fd ffa3 	bl	8008274 <HAL_GetTick>
 800a32e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a330:	e008      	b.n	800a344 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a332:	f7fd ff9f 	bl	8008274 <HAL_GetTick>
 800a336:	4602      	mov	r2, r0
 800a338:	693b      	ldr	r3, [r7, #16]
 800a33a:	1ad3      	subs	r3, r2, r3
 800a33c:	2b02      	cmp	r3, #2
 800a33e:	d901      	bls.n	800a344 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a340:	2303      	movs	r3, #3
 800a342:	e1a8      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a344:	4b2b      	ldr	r3, [pc, #172]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	f003 0302 	and.w	r3, r3, #2
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d0f0      	beq.n	800a332 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a350:	4b28      	ldr	r3, [pc, #160]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	691b      	ldr	r3, [r3, #16]
 800a35c:	00db      	lsls	r3, r3, #3
 800a35e:	4925      	ldr	r1, [pc, #148]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a360:	4313      	orrs	r3, r2
 800a362:	600b      	str	r3, [r1, #0]
 800a364:	e015      	b.n	800a392 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a366:	4b24      	ldr	r3, [pc, #144]	@ (800a3f8 <HAL_RCC_OscConfig+0x244>)
 800a368:	2200      	movs	r2, #0
 800a36a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a36c:	f7fd ff82 	bl	8008274 <HAL_GetTick>
 800a370:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a372:	e008      	b.n	800a386 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a374:	f7fd ff7e 	bl	8008274 <HAL_GetTick>
 800a378:	4602      	mov	r2, r0
 800a37a:	693b      	ldr	r3, [r7, #16]
 800a37c:	1ad3      	subs	r3, r2, r3
 800a37e:	2b02      	cmp	r3, #2
 800a380:	d901      	bls.n	800a386 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a382:	2303      	movs	r3, #3
 800a384:	e187      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a386:	4b1b      	ldr	r3, [pc, #108]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	f003 0302 	and.w	r3, r3, #2
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d1f0      	bne.n	800a374 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	f003 0308 	and.w	r3, r3, #8
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d036      	beq.n	800a40c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	695b      	ldr	r3, [r3, #20]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d016      	beq.n	800a3d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a3a6:	4b15      	ldr	r3, [pc, #84]	@ (800a3fc <HAL_RCC_OscConfig+0x248>)
 800a3a8:	2201      	movs	r2, #1
 800a3aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a3ac:	f7fd ff62 	bl	8008274 <HAL_GetTick>
 800a3b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a3b2:	e008      	b.n	800a3c6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a3b4:	f7fd ff5e 	bl	8008274 <HAL_GetTick>
 800a3b8:	4602      	mov	r2, r0
 800a3ba:	693b      	ldr	r3, [r7, #16]
 800a3bc:	1ad3      	subs	r3, r2, r3
 800a3be:	2b02      	cmp	r3, #2
 800a3c0:	d901      	bls.n	800a3c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a3c2:	2303      	movs	r3, #3
 800a3c4:	e167      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a3c6:	4b0b      	ldr	r3, [pc, #44]	@ (800a3f4 <HAL_RCC_OscConfig+0x240>)
 800a3c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a3ca:	f003 0302 	and.w	r3, r3, #2
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d0f0      	beq.n	800a3b4 <HAL_RCC_OscConfig+0x200>
 800a3d2:	e01b      	b.n	800a40c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a3d4:	4b09      	ldr	r3, [pc, #36]	@ (800a3fc <HAL_RCC_OscConfig+0x248>)
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a3da:	f7fd ff4b 	bl	8008274 <HAL_GetTick>
 800a3de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a3e0:	e00e      	b.n	800a400 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a3e2:	f7fd ff47 	bl	8008274 <HAL_GetTick>
 800a3e6:	4602      	mov	r2, r0
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	1ad3      	subs	r3, r2, r3
 800a3ec:	2b02      	cmp	r3, #2
 800a3ee:	d907      	bls.n	800a400 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800a3f0:	2303      	movs	r3, #3
 800a3f2:	e150      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
 800a3f4:	40023800 	.word	0x40023800
 800a3f8:	42470000 	.word	0x42470000
 800a3fc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a400:	4b88      	ldr	r3, [pc, #544]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a402:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a404:	f003 0302 	and.w	r3, r3, #2
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d1ea      	bne.n	800a3e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	f003 0304 	and.w	r3, r3, #4
 800a414:	2b00      	cmp	r3, #0
 800a416:	f000 8097 	beq.w	800a548 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a41a:	2300      	movs	r3, #0
 800a41c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a41e:	4b81      	ldr	r3, [pc, #516]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a422:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a426:	2b00      	cmp	r3, #0
 800a428:	d10f      	bne.n	800a44a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a42a:	2300      	movs	r3, #0
 800a42c:	60bb      	str	r3, [r7, #8]
 800a42e:	4b7d      	ldr	r3, [pc, #500]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a432:	4a7c      	ldr	r2, [pc, #496]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a434:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a438:	6413      	str	r3, [r2, #64]	@ 0x40
 800a43a:	4b7a      	ldr	r3, [pc, #488]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a43c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a43e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a442:	60bb      	str	r3, [r7, #8]
 800a444:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a446:	2301      	movs	r3, #1
 800a448:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a44a:	4b77      	ldr	r3, [pc, #476]	@ (800a628 <HAL_RCC_OscConfig+0x474>)
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a452:	2b00      	cmp	r3, #0
 800a454:	d118      	bne.n	800a488 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a456:	4b74      	ldr	r3, [pc, #464]	@ (800a628 <HAL_RCC_OscConfig+0x474>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	4a73      	ldr	r2, [pc, #460]	@ (800a628 <HAL_RCC_OscConfig+0x474>)
 800a45c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a460:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a462:	f7fd ff07 	bl	8008274 <HAL_GetTick>
 800a466:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a468:	e008      	b.n	800a47c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a46a:	f7fd ff03 	bl	8008274 <HAL_GetTick>
 800a46e:	4602      	mov	r2, r0
 800a470:	693b      	ldr	r3, [r7, #16]
 800a472:	1ad3      	subs	r3, r2, r3
 800a474:	2b02      	cmp	r3, #2
 800a476:	d901      	bls.n	800a47c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800a478:	2303      	movs	r3, #3
 800a47a:	e10c      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a47c:	4b6a      	ldr	r3, [pc, #424]	@ (800a628 <HAL_RCC_OscConfig+0x474>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a484:	2b00      	cmp	r3, #0
 800a486:	d0f0      	beq.n	800a46a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	689b      	ldr	r3, [r3, #8]
 800a48c:	2b01      	cmp	r3, #1
 800a48e:	d106      	bne.n	800a49e <HAL_RCC_OscConfig+0x2ea>
 800a490:	4b64      	ldr	r3, [pc, #400]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a492:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a494:	4a63      	ldr	r2, [pc, #396]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a496:	f043 0301 	orr.w	r3, r3, #1
 800a49a:	6713      	str	r3, [r2, #112]	@ 0x70
 800a49c:	e01c      	b.n	800a4d8 <HAL_RCC_OscConfig+0x324>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	689b      	ldr	r3, [r3, #8]
 800a4a2:	2b05      	cmp	r3, #5
 800a4a4:	d10c      	bne.n	800a4c0 <HAL_RCC_OscConfig+0x30c>
 800a4a6:	4b5f      	ldr	r3, [pc, #380]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a4a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a4aa:	4a5e      	ldr	r2, [pc, #376]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a4ac:	f043 0304 	orr.w	r3, r3, #4
 800a4b0:	6713      	str	r3, [r2, #112]	@ 0x70
 800a4b2:	4b5c      	ldr	r3, [pc, #368]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a4b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a4b6:	4a5b      	ldr	r2, [pc, #364]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a4b8:	f043 0301 	orr.w	r3, r3, #1
 800a4bc:	6713      	str	r3, [r2, #112]	@ 0x70
 800a4be:	e00b      	b.n	800a4d8 <HAL_RCC_OscConfig+0x324>
 800a4c0:	4b58      	ldr	r3, [pc, #352]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a4c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a4c4:	4a57      	ldr	r2, [pc, #348]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a4c6:	f023 0301 	bic.w	r3, r3, #1
 800a4ca:	6713      	str	r3, [r2, #112]	@ 0x70
 800a4cc:	4b55      	ldr	r3, [pc, #340]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a4ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a4d0:	4a54      	ldr	r2, [pc, #336]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a4d2:	f023 0304 	bic.w	r3, r3, #4
 800a4d6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	689b      	ldr	r3, [r3, #8]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d015      	beq.n	800a50c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a4e0:	f7fd fec8 	bl	8008274 <HAL_GetTick>
 800a4e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a4e6:	e00a      	b.n	800a4fe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a4e8:	f7fd fec4 	bl	8008274 <HAL_GetTick>
 800a4ec:	4602      	mov	r2, r0
 800a4ee:	693b      	ldr	r3, [r7, #16]
 800a4f0:	1ad3      	subs	r3, r2, r3
 800a4f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d901      	bls.n	800a4fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800a4fa:	2303      	movs	r3, #3
 800a4fc:	e0cb      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a4fe:	4b49      	ldr	r3, [pc, #292]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a500:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a502:	f003 0302 	and.w	r3, r3, #2
 800a506:	2b00      	cmp	r3, #0
 800a508:	d0ee      	beq.n	800a4e8 <HAL_RCC_OscConfig+0x334>
 800a50a:	e014      	b.n	800a536 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a50c:	f7fd feb2 	bl	8008274 <HAL_GetTick>
 800a510:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a512:	e00a      	b.n	800a52a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a514:	f7fd feae 	bl	8008274 <HAL_GetTick>
 800a518:	4602      	mov	r2, r0
 800a51a:	693b      	ldr	r3, [r7, #16]
 800a51c:	1ad3      	subs	r3, r2, r3
 800a51e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a522:	4293      	cmp	r3, r2
 800a524:	d901      	bls.n	800a52a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800a526:	2303      	movs	r3, #3
 800a528:	e0b5      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a52a:	4b3e      	ldr	r3, [pc, #248]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a52c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a52e:	f003 0302 	and.w	r3, r3, #2
 800a532:	2b00      	cmp	r3, #0
 800a534:	d1ee      	bne.n	800a514 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a536:	7dfb      	ldrb	r3, [r7, #23]
 800a538:	2b01      	cmp	r3, #1
 800a53a:	d105      	bne.n	800a548 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a53c:	4b39      	ldr	r3, [pc, #228]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a53e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a540:	4a38      	ldr	r2, [pc, #224]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a542:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a546:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	699b      	ldr	r3, [r3, #24]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	f000 80a1 	beq.w	800a694 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a552:	4b34      	ldr	r3, [pc, #208]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a554:	689b      	ldr	r3, [r3, #8]
 800a556:	f003 030c 	and.w	r3, r3, #12
 800a55a:	2b08      	cmp	r3, #8
 800a55c:	d05c      	beq.n	800a618 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	699b      	ldr	r3, [r3, #24]
 800a562:	2b02      	cmp	r3, #2
 800a564:	d141      	bne.n	800a5ea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a566:	4b31      	ldr	r3, [pc, #196]	@ (800a62c <HAL_RCC_OscConfig+0x478>)
 800a568:	2200      	movs	r2, #0
 800a56a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a56c:	f7fd fe82 	bl	8008274 <HAL_GetTick>
 800a570:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a572:	e008      	b.n	800a586 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a574:	f7fd fe7e 	bl	8008274 <HAL_GetTick>
 800a578:	4602      	mov	r2, r0
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	1ad3      	subs	r3, r2, r3
 800a57e:	2b02      	cmp	r3, #2
 800a580:	d901      	bls.n	800a586 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800a582:	2303      	movs	r3, #3
 800a584:	e087      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a586:	4b27      	ldr	r3, [pc, #156]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d1f0      	bne.n	800a574 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	69da      	ldr	r2, [r3, #28]
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6a1b      	ldr	r3, [r3, #32]
 800a59a:	431a      	orrs	r2, r3
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5a0:	019b      	lsls	r3, r3, #6
 800a5a2:	431a      	orrs	r2, r3
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5a8:	085b      	lsrs	r3, r3, #1
 800a5aa:	3b01      	subs	r3, #1
 800a5ac:	041b      	lsls	r3, r3, #16
 800a5ae:	431a      	orrs	r2, r3
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5b4:	061b      	lsls	r3, r3, #24
 800a5b6:	491b      	ldr	r1, [pc, #108]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a5b8:	4313      	orrs	r3, r2
 800a5ba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a5bc:	4b1b      	ldr	r3, [pc, #108]	@ (800a62c <HAL_RCC_OscConfig+0x478>)
 800a5be:	2201      	movs	r2, #1
 800a5c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a5c2:	f7fd fe57 	bl	8008274 <HAL_GetTick>
 800a5c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a5c8:	e008      	b.n	800a5dc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a5ca:	f7fd fe53 	bl	8008274 <HAL_GetTick>
 800a5ce:	4602      	mov	r2, r0
 800a5d0:	693b      	ldr	r3, [r7, #16]
 800a5d2:	1ad3      	subs	r3, r2, r3
 800a5d4:	2b02      	cmp	r3, #2
 800a5d6:	d901      	bls.n	800a5dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a5d8:	2303      	movs	r3, #3
 800a5da:	e05c      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a5dc:	4b11      	ldr	r3, [pc, #68]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d0f0      	beq.n	800a5ca <HAL_RCC_OscConfig+0x416>
 800a5e8:	e054      	b.n	800a694 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a5ea:	4b10      	ldr	r3, [pc, #64]	@ (800a62c <HAL_RCC_OscConfig+0x478>)
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a5f0:	f7fd fe40 	bl	8008274 <HAL_GetTick>
 800a5f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a5f6:	e008      	b.n	800a60a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a5f8:	f7fd fe3c 	bl	8008274 <HAL_GetTick>
 800a5fc:	4602      	mov	r2, r0
 800a5fe:	693b      	ldr	r3, [r7, #16]
 800a600:	1ad3      	subs	r3, r2, r3
 800a602:	2b02      	cmp	r3, #2
 800a604:	d901      	bls.n	800a60a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800a606:	2303      	movs	r3, #3
 800a608:	e045      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a60a:	4b06      	ldr	r3, [pc, #24]	@ (800a624 <HAL_RCC_OscConfig+0x470>)
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a612:	2b00      	cmp	r3, #0
 800a614:	d1f0      	bne.n	800a5f8 <HAL_RCC_OscConfig+0x444>
 800a616:	e03d      	b.n	800a694 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	699b      	ldr	r3, [r3, #24]
 800a61c:	2b01      	cmp	r3, #1
 800a61e:	d107      	bne.n	800a630 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800a620:	2301      	movs	r3, #1
 800a622:	e038      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
 800a624:	40023800 	.word	0x40023800
 800a628:	40007000 	.word	0x40007000
 800a62c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a630:	4b1b      	ldr	r3, [pc, #108]	@ (800a6a0 <HAL_RCC_OscConfig+0x4ec>)
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	699b      	ldr	r3, [r3, #24]
 800a63a:	2b01      	cmp	r3, #1
 800a63c:	d028      	beq.n	800a690 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a648:	429a      	cmp	r2, r3
 800a64a:	d121      	bne.n	800a690 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a656:	429a      	cmp	r2, r3
 800a658:	d11a      	bne.n	800a690 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a65a:	68fa      	ldr	r2, [r7, #12]
 800a65c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800a660:	4013      	ands	r3, r2
 800a662:	687a      	ldr	r2, [r7, #4]
 800a664:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a666:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a668:	4293      	cmp	r3, r2
 800a66a:	d111      	bne.n	800a690 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a676:	085b      	lsrs	r3, r3, #1
 800a678:	3b01      	subs	r3, #1
 800a67a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a67c:	429a      	cmp	r2, r3
 800a67e:	d107      	bne.n	800a690 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a68a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d001      	beq.n	800a694 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800a690:	2301      	movs	r3, #1
 800a692:	e000      	b.n	800a696 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800a694:	2300      	movs	r3, #0
}
 800a696:	4618      	mov	r0, r3
 800a698:	3718      	adds	r7, #24
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}
 800a69e:	bf00      	nop
 800a6a0:	40023800 	.word	0x40023800

0800a6a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b084      	sub	sp, #16
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	6078      	str	r0, [r7, #4]
 800a6ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d101      	bne.n	800a6b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a6b4:	2301      	movs	r3, #1
 800a6b6:	e0cc      	b.n	800a852 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a6b8:	4b68      	ldr	r3, [pc, #416]	@ (800a85c <HAL_RCC_ClockConfig+0x1b8>)
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f003 030f 	and.w	r3, r3, #15
 800a6c0:	683a      	ldr	r2, [r7, #0]
 800a6c2:	429a      	cmp	r2, r3
 800a6c4:	d90c      	bls.n	800a6e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a6c6:	4b65      	ldr	r3, [pc, #404]	@ (800a85c <HAL_RCC_ClockConfig+0x1b8>)
 800a6c8:	683a      	ldr	r2, [r7, #0]
 800a6ca:	b2d2      	uxtb	r2, r2
 800a6cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a6ce:	4b63      	ldr	r3, [pc, #396]	@ (800a85c <HAL_RCC_ClockConfig+0x1b8>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f003 030f 	and.w	r3, r3, #15
 800a6d6:	683a      	ldr	r2, [r7, #0]
 800a6d8:	429a      	cmp	r2, r3
 800a6da:	d001      	beq.n	800a6e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a6dc:	2301      	movs	r3, #1
 800a6de:	e0b8      	b.n	800a852 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f003 0302 	and.w	r3, r3, #2
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d020      	beq.n	800a72e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	f003 0304 	and.w	r3, r3, #4
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d005      	beq.n	800a704 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a6f8:	4b59      	ldr	r3, [pc, #356]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a6fa:	689b      	ldr	r3, [r3, #8]
 800a6fc:	4a58      	ldr	r2, [pc, #352]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a6fe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800a702:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	f003 0308 	and.w	r3, r3, #8
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d005      	beq.n	800a71c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a710:	4b53      	ldr	r3, [pc, #332]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a712:	689b      	ldr	r3, [r3, #8]
 800a714:	4a52      	ldr	r2, [pc, #328]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a716:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800a71a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a71c:	4b50      	ldr	r3, [pc, #320]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a71e:	689b      	ldr	r3, [r3, #8]
 800a720:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	689b      	ldr	r3, [r3, #8]
 800a728:	494d      	ldr	r1, [pc, #308]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a72a:	4313      	orrs	r3, r2
 800a72c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	f003 0301 	and.w	r3, r3, #1
 800a736:	2b00      	cmp	r3, #0
 800a738:	d044      	beq.n	800a7c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	685b      	ldr	r3, [r3, #4]
 800a73e:	2b01      	cmp	r3, #1
 800a740:	d107      	bne.n	800a752 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a742:	4b47      	ldr	r3, [pc, #284]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d119      	bne.n	800a782 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a74e:	2301      	movs	r3, #1
 800a750:	e07f      	b.n	800a852 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	685b      	ldr	r3, [r3, #4]
 800a756:	2b02      	cmp	r3, #2
 800a758:	d003      	beq.n	800a762 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a75e:	2b03      	cmp	r3, #3
 800a760:	d107      	bne.n	800a772 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a762:	4b3f      	ldr	r3, [pc, #252]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d109      	bne.n	800a782 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a76e:	2301      	movs	r3, #1
 800a770:	e06f      	b.n	800a852 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a772:	4b3b      	ldr	r3, [pc, #236]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	f003 0302 	and.w	r3, r3, #2
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d101      	bne.n	800a782 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a77e:	2301      	movs	r3, #1
 800a780:	e067      	b.n	800a852 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a782:	4b37      	ldr	r3, [pc, #220]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a784:	689b      	ldr	r3, [r3, #8]
 800a786:	f023 0203 	bic.w	r2, r3, #3
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	4934      	ldr	r1, [pc, #208]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a790:	4313      	orrs	r3, r2
 800a792:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a794:	f7fd fd6e 	bl	8008274 <HAL_GetTick>
 800a798:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a79a:	e00a      	b.n	800a7b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a79c:	f7fd fd6a 	bl	8008274 <HAL_GetTick>
 800a7a0:	4602      	mov	r2, r0
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	1ad3      	subs	r3, r2, r3
 800a7a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a7aa:	4293      	cmp	r3, r2
 800a7ac:	d901      	bls.n	800a7b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a7ae:	2303      	movs	r3, #3
 800a7b0:	e04f      	b.n	800a852 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a7b2:	4b2b      	ldr	r3, [pc, #172]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a7b4:	689b      	ldr	r3, [r3, #8]
 800a7b6:	f003 020c 	and.w	r2, r3, #12
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	685b      	ldr	r3, [r3, #4]
 800a7be:	009b      	lsls	r3, r3, #2
 800a7c0:	429a      	cmp	r2, r3
 800a7c2:	d1eb      	bne.n	800a79c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a7c4:	4b25      	ldr	r3, [pc, #148]	@ (800a85c <HAL_RCC_ClockConfig+0x1b8>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	f003 030f 	and.w	r3, r3, #15
 800a7cc:	683a      	ldr	r2, [r7, #0]
 800a7ce:	429a      	cmp	r2, r3
 800a7d0:	d20c      	bcs.n	800a7ec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a7d2:	4b22      	ldr	r3, [pc, #136]	@ (800a85c <HAL_RCC_ClockConfig+0x1b8>)
 800a7d4:	683a      	ldr	r2, [r7, #0]
 800a7d6:	b2d2      	uxtb	r2, r2
 800a7d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a7da:	4b20      	ldr	r3, [pc, #128]	@ (800a85c <HAL_RCC_ClockConfig+0x1b8>)
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	f003 030f 	and.w	r3, r3, #15
 800a7e2:	683a      	ldr	r2, [r7, #0]
 800a7e4:	429a      	cmp	r2, r3
 800a7e6:	d001      	beq.n	800a7ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a7e8:	2301      	movs	r3, #1
 800a7ea:	e032      	b.n	800a852 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	f003 0304 	and.w	r3, r3, #4
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d008      	beq.n	800a80a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a7f8:	4b19      	ldr	r3, [pc, #100]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a7fa:	689b      	ldr	r3, [r3, #8]
 800a7fc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	68db      	ldr	r3, [r3, #12]
 800a804:	4916      	ldr	r1, [pc, #88]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a806:	4313      	orrs	r3, r2
 800a808:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	f003 0308 	and.w	r3, r3, #8
 800a812:	2b00      	cmp	r3, #0
 800a814:	d009      	beq.n	800a82a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a816:	4b12      	ldr	r3, [pc, #72]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a818:	689b      	ldr	r3, [r3, #8]
 800a81a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	691b      	ldr	r3, [r3, #16]
 800a822:	00db      	lsls	r3, r3, #3
 800a824:	490e      	ldr	r1, [pc, #56]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a826:	4313      	orrs	r3, r2
 800a828:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a82a:	f000 f821 	bl	800a870 <HAL_RCC_GetSysClockFreq>
 800a82e:	4602      	mov	r2, r0
 800a830:	4b0b      	ldr	r3, [pc, #44]	@ (800a860 <HAL_RCC_ClockConfig+0x1bc>)
 800a832:	689b      	ldr	r3, [r3, #8]
 800a834:	091b      	lsrs	r3, r3, #4
 800a836:	f003 030f 	and.w	r3, r3, #15
 800a83a:	490a      	ldr	r1, [pc, #40]	@ (800a864 <HAL_RCC_ClockConfig+0x1c0>)
 800a83c:	5ccb      	ldrb	r3, [r1, r3]
 800a83e:	fa22 f303 	lsr.w	r3, r2, r3
 800a842:	4a09      	ldr	r2, [pc, #36]	@ (800a868 <HAL_RCC_ClockConfig+0x1c4>)
 800a844:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800a846:	4b09      	ldr	r3, [pc, #36]	@ (800a86c <HAL_RCC_ClockConfig+0x1c8>)
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	4618      	mov	r0, r3
 800a84c:	f7fd fcce 	bl	80081ec <HAL_InitTick>

  return HAL_OK;
 800a850:	2300      	movs	r3, #0
}
 800a852:	4618      	mov	r0, r3
 800a854:	3710      	adds	r7, #16
 800a856:	46bd      	mov	sp, r7
 800a858:	bd80      	pop	{r7, pc}
 800a85a:	bf00      	nop
 800a85c:	40023c00 	.word	0x40023c00
 800a860:	40023800 	.word	0x40023800
 800a864:	0800e0a4 	.word	0x0800e0a4
 800a868:	20000914 	.word	0x20000914
 800a86c:	20000918 	.word	0x20000918

0800a870 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a870:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a874:	b090      	sub	sp, #64	@ 0x40
 800a876:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800a878:	2300      	movs	r3, #0
 800a87a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800a87c:	2300      	movs	r3, #0
 800a87e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800a880:	2300      	movs	r3, #0
 800a882:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800a884:	2300      	movs	r3, #0
 800a886:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a888:	4b59      	ldr	r3, [pc, #356]	@ (800a9f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800a88a:	689b      	ldr	r3, [r3, #8]
 800a88c:	f003 030c 	and.w	r3, r3, #12
 800a890:	2b08      	cmp	r3, #8
 800a892:	d00d      	beq.n	800a8b0 <HAL_RCC_GetSysClockFreq+0x40>
 800a894:	2b08      	cmp	r3, #8
 800a896:	f200 80a1 	bhi.w	800a9dc <HAL_RCC_GetSysClockFreq+0x16c>
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d002      	beq.n	800a8a4 <HAL_RCC_GetSysClockFreq+0x34>
 800a89e:	2b04      	cmp	r3, #4
 800a8a0:	d003      	beq.n	800a8aa <HAL_RCC_GetSysClockFreq+0x3a>
 800a8a2:	e09b      	b.n	800a9dc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a8a4:	4b53      	ldr	r3, [pc, #332]	@ (800a9f4 <HAL_RCC_GetSysClockFreq+0x184>)
 800a8a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800a8a8:	e09b      	b.n	800a9e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a8aa:	4b53      	ldr	r3, [pc, #332]	@ (800a9f8 <HAL_RCC_GetSysClockFreq+0x188>)
 800a8ac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800a8ae:	e098      	b.n	800a9e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a8b0:	4b4f      	ldr	r3, [pc, #316]	@ (800a9f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a8b8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a8ba:	4b4d      	ldr	r3, [pc, #308]	@ (800a9f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800a8bc:	685b      	ldr	r3, [r3, #4]
 800a8be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d028      	beq.n	800a918 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a8c6:	4b4a      	ldr	r3, [pc, #296]	@ (800a9f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800a8c8:	685b      	ldr	r3, [r3, #4]
 800a8ca:	099b      	lsrs	r3, r3, #6
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	623b      	str	r3, [r7, #32]
 800a8d0:	627a      	str	r2, [r7, #36]	@ 0x24
 800a8d2:	6a3b      	ldr	r3, [r7, #32]
 800a8d4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800a8d8:	2100      	movs	r1, #0
 800a8da:	4b47      	ldr	r3, [pc, #284]	@ (800a9f8 <HAL_RCC_GetSysClockFreq+0x188>)
 800a8dc:	fb03 f201 	mul.w	r2, r3, r1
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	fb00 f303 	mul.w	r3, r0, r3
 800a8e6:	4413      	add	r3, r2
 800a8e8:	4a43      	ldr	r2, [pc, #268]	@ (800a9f8 <HAL_RCC_GetSysClockFreq+0x188>)
 800a8ea:	fba0 1202 	umull	r1, r2, r0, r2
 800a8ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a8f0:	460a      	mov	r2, r1
 800a8f2:	62ba      	str	r2, [r7, #40]	@ 0x28
 800a8f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a8f6:	4413      	add	r3, r2
 800a8f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a8fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	61bb      	str	r3, [r7, #24]
 800a900:	61fa      	str	r2, [r7, #28]
 800a902:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a906:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800a90a:	f7f6 f9c5 	bl	8000c98 <__aeabi_uldivmod>
 800a90e:	4602      	mov	r2, r0
 800a910:	460b      	mov	r3, r1
 800a912:	4613      	mov	r3, r2
 800a914:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a916:	e053      	b.n	800a9c0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a918:	4b35      	ldr	r3, [pc, #212]	@ (800a9f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800a91a:	685b      	ldr	r3, [r3, #4]
 800a91c:	099b      	lsrs	r3, r3, #6
 800a91e:	2200      	movs	r2, #0
 800a920:	613b      	str	r3, [r7, #16]
 800a922:	617a      	str	r2, [r7, #20]
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800a92a:	f04f 0b00 	mov.w	fp, #0
 800a92e:	4652      	mov	r2, sl
 800a930:	465b      	mov	r3, fp
 800a932:	f04f 0000 	mov.w	r0, #0
 800a936:	f04f 0100 	mov.w	r1, #0
 800a93a:	0159      	lsls	r1, r3, #5
 800a93c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a940:	0150      	lsls	r0, r2, #5
 800a942:	4602      	mov	r2, r0
 800a944:	460b      	mov	r3, r1
 800a946:	ebb2 080a 	subs.w	r8, r2, sl
 800a94a:	eb63 090b 	sbc.w	r9, r3, fp
 800a94e:	f04f 0200 	mov.w	r2, #0
 800a952:	f04f 0300 	mov.w	r3, #0
 800a956:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800a95a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800a95e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800a962:	ebb2 0408 	subs.w	r4, r2, r8
 800a966:	eb63 0509 	sbc.w	r5, r3, r9
 800a96a:	f04f 0200 	mov.w	r2, #0
 800a96e:	f04f 0300 	mov.w	r3, #0
 800a972:	00eb      	lsls	r3, r5, #3
 800a974:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a978:	00e2      	lsls	r2, r4, #3
 800a97a:	4614      	mov	r4, r2
 800a97c:	461d      	mov	r5, r3
 800a97e:	eb14 030a 	adds.w	r3, r4, sl
 800a982:	603b      	str	r3, [r7, #0]
 800a984:	eb45 030b 	adc.w	r3, r5, fp
 800a988:	607b      	str	r3, [r7, #4]
 800a98a:	f04f 0200 	mov.w	r2, #0
 800a98e:	f04f 0300 	mov.w	r3, #0
 800a992:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a996:	4629      	mov	r1, r5
 800a998:	028b      	lsls	r3, r1, #10
 800a99a:	4621      	mov	r1, r4
 800a99c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800a9a0:	4621      	mov	r1, r4
 800a9a2:	028a      	lsls	r2, r1, #10
 800a9a4:	4610      	mov	r0, r2
 800a9a6:	4619      	mov	r1, r3
 800a9a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	60bb      	str	r3, [r7, #8]
 800a9ae:	60fa      	str	r2, [r7, #12]
 800a9b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a9b4:	f7f6 f970 	bl	8000c98 <__aeabi_uldivmod>
 800a9b8:	4602      	mov	r2, r0
 800a9ba:	460b      	mov	r3, r1
 800a9bc:	4613      	mov	r3, r2
 800a9be:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800a9c0:	4b0b      	ldr	r3, [pc, #44]	@ (800a9f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800a9c2:	685b      	ldr	r3, [r3, #4]
 800a9c4:	0c1b      	lsrs	r3, r3, #16
 800a9c6:	f003 0303 	and.w	r3, r3, #3
 800a9ca:	3301      	adds	r3, #1
 800a9cc:	005b      	lsls	r3, r3, #1
 800a9ce:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800a9d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a9d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9d8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800a9da:	e002      	b.n	800a9e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a9dc:	4b05      	ldr	r3, [pc, #20]	@ (800a9f4 <HAL_RCC_GetSysClockFreq+0x184>)
 800a9de:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800a9e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a9e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	3740      	adds	r7, #64	@ 0x40
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a9ee:	bf00      	nop
 800a9f0:	40023800 	.word	0x40023800
 800a9f4:	00f42400 	.word	0x00f42400
 800a9f8:	017d7840 	.word	0x017d7840

0800a9fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a9fc:	b480      	push	{r7}
 800a9fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800aa00:	4b03      	ldr	r3, [pc, #12]	@ (800aa10 <HAL_RCC_GetHCLKFreq+0x14>)
 800aa02:	681b      	ldr	r3, [r3, #0]
}
 800aa04:	4618      	mov	r0, r3
 800aa06:	46bd      	mov	sp, r7
 800aa08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0c:	4770      	bx	lr
 800aa0e:	bf00      	nop
 800aa10:	20000914 	.word	0x20000914

0800aa14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800aa18:	f7ff fff0 	bl	800a9fc <HAL_RCC_GetHCLKFreq>
 800aa1c:	4602      	mov	r2, r0
 800aa1e:	4b05      	ldr	r3, [pc, #20]	@ (800aa34 <HAL_RCC_GetPCLK1Freq+0x20>)
 800aa20:	689b      	ldr	r3, [r3, #8]
 800aa22:	0a9b      	lsrs	r3, r3, #10
 800aa24:	f003 0307 	and.w	r3, r3, #7
 800aa28:	4903      	ldr	r1, [pc, #12]	@ (800aa38 <HAL_RCC_GetPCLK1Freq+0x24>)
 800aa2a:	5ccb      	ldrb	r3, [r1, r3]
 800aa2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800aa30:	4618      	mov	r0, r3
 800aa32:	bd80      	pop	{r7, pc}
 800aa34:	40023800 	.word	0x40023800
 800aa38:	0800e0b4 	.word	0x0800e0b4

0800aa3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800aa40:	f7ff ffdc 	bl	800a9fc <HAL_RCC_GetHCLKFreq>
 800aa44:	4602      	mov	r2, r0
 800aa46:	4b05      	ldr	r3, [pc, #20]	@ (800aa5c <HAL_RCC_GetPCLK2Freq+0x20>)
 800aa48:	689b      	ldr	r3, [r3, #8]
 800aa4a:	0b5b      	lsrs	r3, r3, #13
 800aa4c:	f003 0307 	and.w	r3, r3, #7
 800aa50:	4903      	ldr	r1, [pc, #12]	@ (800aa60 <HAL_RCC_GetPCLK2Freq+0x24>)
 800aa52:	5ccb      	ldrb	r3, [r1, r3]
 800aa54:	fa22 f303 	lsr.w	r3, r2, r3
}
 800aa58:	4618      	mov	r0, r3
 800aa5a:	bd80      	pop	{r7, pc}
 800aa5c:	40023800 	.word	0x40023800
 800aa60:	0800e0b4 	.word	0x0800e0b4

0800aa64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b082      	sub	sp, #8
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d101      	bne.n	800aa76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800aa72:	2301      	movs	r3, #1
 800aa74:	e07b      	b.n	800ab6e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d108      	bne.n	800aa90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	685b      	ldr	r3, [r3, #4]
 800aa82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aa86:	d009      	beq.n	800aa9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	61da      	str	r2, [r3, #28]
 800aa8e:	e005      	b.n	800aa9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2200      	movs	r2, #0
 800aa94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	2200      	movs	r2, #0
 800aa9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800aaa8:	b2db      	uxtb	r3, r3
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d106      	bne.n	800aabc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	2200      	movs	r2, #0
 800aab2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800aab6:	6878      	ldr	r0, [r7, #4]
 800aab8:	f7fd f87e 	bl	8007bb8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2202      	movs	r2, #2
 800aac0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	681a      	ldr	r2, [r3, #0]
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aad2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	685b      	ldr	r3, [r3, #4]
 800aad8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	689b      	ldr	r3, [r3, #8]
 800aae0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800aae4:	431a      	orrs	r2, r3
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	68db      	ldr	r3, [r3, #12]
 800aaea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aaee:	431a      	orrs	r2, r3
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	691b      	ldr	r3, [r3, #16]
 800aaf4:	f003 0302 	and.w	r3, r3, #2
 800aaf8:	431a      	orrs	r2, r3
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	695b      	ldr	r3, [r3, #20]
 800aafe:	f003 0301 	and.w	r3, r3, #1
 800ab02:	431a      	orrs	r2, r3
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	699b      	ldr	r3, [r3, #24]
 800ab08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ab0c:	431a      	orrs	r2, r3
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	69db      	ldr	r3, [r3, #28]
 800ab12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ab16:	431a      	orrs	r2, r3
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	6a1b      	ldr	r3, [r3, #32]
 800ab1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab20:	ea42 0103 	orr.w	r1, r2, r3
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab28:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	430a      	orrs	r2, r1
 800ab32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	699b      	ldr	r3, [r3, #24]
 800ab38:	0c1b      	lsrs	r3, r3, #16
 800ab3a:	f003 0104 	and.w	r1, r3, #4
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab42:	f003 0210 	and.w	r2, r3, #16
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	430a      	orrs	r2, r1
 800ab4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	69da      	ldr	r2, [r3, #28]
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ab5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	2200      	movs	r2, #0
 800ab62:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2201      	movs	r2, #1
 800ab68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800ab6c:	2300      	movs	r3, #0
}
 800ab6e:	4618      	mov	r0, r3
 800ab70:	3708      	adds	r7, #8
 800ab72:	46bd      	mov	sp, r7
 800ab74:	bd80      	pop	{r7, pc}

0800ab76 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab76:	b580      	push	{r7, lr}
 800ab78:	b088      	sub	sp, #32
 800ab7a:	af00      	add	r7, sp, #0
 800ab7c:	60f8      	str	r0, [r7, #12]
 800ab7e:	60b9      	str	r1, [r7, #8]
 800ab80:	603b      	str	r3, [r7, #0]
 800ab82:	4613      	mov	r3, r2
 800ab84:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ab86:	f7fd fb75 	bl	8008274 <HAL_GetTick>
 800ab8a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800ab8c:	88fb      	ldrh	r3, [r7, #6]
 800ab8e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ab96:	b2db      	uxtb	r3, r3
 800ab98:	2b01      	cmp	r3, #1
 800ab9a:	d001      	beq.n	800aba0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800ab9c:	2302      	movs	r3, #2
 800ab9e:	e12a      	b.n	800adf6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800aba0:	68bb      	ldr	r3, [r7, #8]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d002      	beq.n	800abac <HAL_SPI_Transmit+0x36>
 800aba6:	88fb      	ldrh	r3, [r7, #6]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d101      	bne.n	800abb0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800abac:	2301      	movs	r3, #1
 800abae:	e122      	b.n	800adf6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800abb6:	2b01      	cmp	r3, #1
 800abb8:	d101      	bne.n	800abbe <HAL_SPI_Transmit+0x48>
 800abba:	2302      	movs	r3, #2
 800abbc:	e11b      	b.n	800adf6 <HAL_SPI_Transmit+0x280>
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	2201      	movs	r2, #1
 800abc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	2203      	movs	r2, #3
 800abca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	2200      	movs	r2, #0
 800abd2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	68ba      	ldr	r2, [r7, #8]
 800abd8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	88fa      	ldrh	r2, [r7, #6]
 800abde:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	88fa      	ldrh	r2, [r7, #6]
 800abe4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	2200      	movs	r2, #0
 800abea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	2200      	movs	r2, #0
 800abf0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	2200      	movs	r2, #0
 800abf6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	2200      	movs	r2, #0
 800abfc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	2200      	movs	r2, #0
 800ac02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	689b      	ldr	r3, [r3, #8]
 800ac08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ac0c:	d10f      	bne.n	800ac2e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	681a      	ldr	r2, [r3, #0]
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ac1c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	681a      	ldr	r2, [r3, #0]
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ac2c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac38:	2b40      	cmp	r3, #64	@ 0x40
 800ac3a:	d007      	beq.n	800ac4c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	681a      	ldr	r2, [r3, #0]
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ac4a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	68db      	ldr	r3, [r3, #12]
 800ac50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ac54:	d152      	bne.n	800acfc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	685b      	ldr	r3, [r3, #4]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d002      	beq.n	800ac64 <HAL_SPI_Transmit+0xee>
 800ac5e:	8b7b      	ldrh	r3, [r7, #26]
 800ac60:	2b01      	cmp	r3, #1
 800ac62:	d145      	bne.n	800acf0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac68:	881a      	ldrh	r2, [r3, #0]
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac74:	1c9a      	adds	r2, r3, #2
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ac7e:	b29b      	uxth	r3, r3
 800ac80:	3b01      	subs	r3, #1
 800ac82:	b29a      	uxth	r2, r3
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ac88:	e032      	b.n	800acf0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	689b      	ldr	r3, [r3, #8]
 800ac90:	f003 0302 	and.w	r3, r3, #2
 800ac94:	2b02      	cmp	r3, #2
 800ac96:	d112      	bne.n	800acbe <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac9c:	881a      	ldrh	r2, [r3, #0]
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aca8:	1c9a      	adds	r2, r3, #2
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800acb2:	b29b      	uxth	r3, r3
 800acb4:	3b01      	subs	r3, #1
 800acb6:	b29a      	uxth	r2, r3
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	86da      	strh	r2, [r3, #54]	@ 0x36
 800acbc:	e018      	b.n	800acf0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800acbe:	f7fd fad9 	bl	8008274 <HAL_GetTick>
 800acc2:	4602      	mov	r2, r0
 800acc4:	69fb      	ldr	r3, [r7, #28]
 800acc6:	1ad3      	subs	r3, r2, r3
 800acc8:	683a      	ldr	r2, [r7, #0]
 800acca:	429a      	cmp	r2, r3
 800accc:	d803      	bhi.n	800acd6 <HAL_SPI_Transmit+0x160>
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acd4:	d102      	bne.n	800acdc <HAL_SPI_Transmit+0x166>
 800acd6:	683b      	ldr	r3, [r7, #0]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d109      	bne.n	800acf0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	2201      	movs	r2, #1
 800ace0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	2200      	movs	r2, #0
 800ace8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800acec:	2303      	movs	r3, #3
 800acee:	e082      	b.n	800adf6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800acf4:	b29b      	uxth	r3, r3
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d1c7      	bne.n	800ac8a <HAL_SPI_Transmit+0x114>
 800acfa:	e053      	b.n	800ada4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	685b      	ldr	r3, [r3, #4]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d002      	beq.n	800ad0a <HAL_SPI_Transmit+0x194>
 800ad04:	8b7b      	ldrh	r3, [r7, #26]
 800ad06:	2b01      	cmp	r3, #1
 800ad08:	d147      	bne.n	800ad9a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	330c      	adds	r3, #12
 800ad14:	7812      	ldrb	r2, [r2, #0]
 800ad16:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad1c:	1c5a      	adds	r2, r3, #1
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ad26:	b29b      	uxth	r3, r3
 800ad28:	3b01      	subs	r3, #1
 800ad2a:	b29a      	uxth	r2, r3
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800ad30:	e033      	b.n	800ad9a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	689b      	ldr	r3, [r3, #8]
 800ad38:	f003 0302 	and.w	r3, r3, #2
 800ad3c:	2b02      	cmp	r3, #2
 800ad3e:	d113      	bne.n	800ad68 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	330c      	adds	r3, #12
 800ad4a:	7812      	ldrb	r2, [r2, #0]
 800ad4c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad52:	1c5a      	adds	r2, r3, #1
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ad5c:	b29b      	uxth	r3, r3
 800ad5e:	3b01      	subs	r3, #1
 800ad60:	b29a      	uxth	r2, r3
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	86da      	strh	r2, [r3, #54]	@ 0x36
 800ad66:	e018      	b.n	800ad9a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ad68:	f7fd fa84 	bl	8008274 <HAL_GetTick>
 800ad6c:	4602      	mov	r2, r0
 800ad6e:	69fb      	ldr	r3, [r7, #28]
 800ad70:	1ad3      	subs	r3, r2, r3
 800ad72:	683a      	ldr	r2, [r7, #0]
 800ad74:	429a      	cmp	r2, r3
 800ad76:	d803      	bhi.n	800ad80 <HAL_SPI_Transmit+0x20a>
 800ad78:	683b      	ldr	r3, [r7, #0]
 800ad7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad7e:	d102      	bne.n	800ad86 <HAL_SPI_Transmit+0x210>
 800ad80:	683b      	ldr	r3, [r7, #0]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d109      	bne.n	800ad9a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	2201      	movs	r2, #1
 800ad8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	2200      	movs	r2, #0
 800ad92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800ad96:	2303      	movs	r3, #3
 800ad98:	e02d      	b.n	800adf6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ad9e:	b29b      	uxth	r3, r3
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d1c6      	bne.n	800ad32 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ada4:	69fa      	ldr	r2, [r7, #28]
 800ada6:	6839      	ldr	r1, [r7, #0]
 800ada8:	68f8      	ldr	r0, [r7, #12]
 800adaa:	f000 fbd9 	bl	800b560 <SPI_EndRxTxTransaction>
 800adae:	4603      	mov	r3, r0
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d002      	beq.n	800adba <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	2220      	movs	r2, #32
 800adb8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	689b      	ldr	r3, [r3, #8]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d10a      	bne.n	800add8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800adc2:	2300      	movs	r3, #0
 800adc4:	617b      	str	r3, [r7, #20]
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	68db      	ldr	r3, [r3, #12]
 800adcc:	617b      	str	r3, [r7, #20]
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	689b      	ldr	r3, [r3, #8]
 800add4:	617b      	str	r3, [r7, #20]
 800add6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	2201      	movs	r2, #1
 800addc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	2200      	movs	r2, #0
 800ade4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adec:	2b00      	cmp	r3, #0
 800adee:	d001      	beq.n	800adf4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800adf0:	2301      	movs	r3, #1
 800adf2:	e000      	b.n	800adf6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800adf4:	2300      	movs	r3, #0
  }
}
 800adf6:	4618      	mov	r0, r3
 800adf8:	3720      	adds	r7, #32
 800adfa:	46bd      	mov	sp, r7
 800adfc:	bd80      	pop	{r7, pc}

0800adfe <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800adfe:	b580      	push	{r7, lr}
 800ae00:	b088      	sub	sp, #32
 800ae02:	af02      	add	r7, sp, #8
 800ae04:	60f8      	str	r0, [r7, #12]
 800ae06:	60b9      	str	r1, [r7, #8]
 800ae08:	603b      	str	r3, [r7, #0]
 800ae0a:	4613      	mov	r3, r2
 800ae0c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ae14:	b2db      	uxtb	r3, r3
 800ae16:	2b01      	cmp	r3, #1
 800ae18:	d001      	beq.n	800ae1e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800ae1a:	2302      	movs	r3, #2
 800ae1c:	e104      	b.n	800b028 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800ae1e:	68bb      	ldr	r3, [r7, #8]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d002      	beq.n	800ae2a <HAL_SPI_Receive+0x2c>
 800ae24:	88fb      	ldrh	r3, [r7, #6]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d101      	bne.n	800ae2e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	e0fc      	b.n	800b028 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	685b      	ldr	r3, [r3, #4]
 800ae32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ae36:	d112      	bne.n	800ae5e <HAL_SPI_Receive+0x60>
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	689b      	ldr	r3, [r3, #8]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d10e      	bne.n	800ae5e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	2204      	movs	r2, #4
 800ae44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800ae48:	88fa      	ldrh	r2, [r7, #6]
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	9300      	str	r3, [sp, #0]
 800ae4e:	4613      	mov	r3, r2
 800ae50:	68ba      	ldr	r2, [r7, #8]
 800ae52:	68b9      	ldr	r1, [r7, #8]
 800ae54:	68f8      	ldr	r0, [r7, #12]
 800ae56:	f000 f8eb 	bl	800b030 <HAL_SPI_TransmitReceive>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	e0e4      	b.n	800b028 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ae5e:	f7fd fa09 	bl	8008274 <HAL_GetTick>
 800ae62:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800ae6a:	2b01      	cmp	r3, #1
 800ae6c:	d101      	bne.n	800ae72 <HAL_SPI_Receive+0x74>
 800ae6e:	2302      	movs	r3, #2
 800ae70:	e0da      	b.n	800b028 <HAL_SPI_Receive+0x22a>
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	2201      	movs	r2, #1
 800ae76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	2204      	movs	r2, #4
 800ae7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	2200      	movs	r2, #0
 800ae86:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	68ba      	ldr	r2, [r7, #8]
 800ae8c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	88fa      	ldrh	r2, [r7, #6]
 800ae92:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	88fa      	ldrh	r2, [r7, #6]
 800ae98:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	2200      	movs	r2, #0
 800aea4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	2200      	movs	r2, #0
 800aeaa:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	2200      	movs	r2, #0
 800aeb0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	689b      	ldr	r3, [r3, #8]
 800aebc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aec0:	d10f      	bne.n	800aee2 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	681a      	ldr	r2, [r3, #0]
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aed0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	681a      	ldr	r2, [r3, #0]
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800aee0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aeec:	2b40      	cmp	r3, #64	@ 0x40
 800aeee:	d007      	beq.n	800af00 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	681a      	ldr	r2, [r3, #0]
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aefe:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	68db      	ldr	r3, [r3, #12]
 800af04:	2b00      	cmp	r3, #0
 800af06:	d170      	bne.n	800afea <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800af08:	e035      	b.n	800af76 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	689b      	ldr	r3, [r3, #8]
 800af10:	f003 0301 	and.w	r3, r3, #1
 800af14:	2b01      	cmp	r3, #1
 800af16:	d115      	bne.n	800af44 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	f103 020c 	add.w	r2, r3, #12
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af24:	7812      	ldrb	r2, [r2, #0]
 800af26:	b2d2      	uxtb	r2, r2
 800af28:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af2e:	1c5a      	adds	r2, r3, #1
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af38:	b29b      	uxth	r3, r3
 800af3a:	3b01      	subs	r3, #1
 800af3c:	b29a      	uxth	r2, r3
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800af42:	e018      	b.n	800af76 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800af44:	f7fd f996 	bl	8008274 <HAL_GetTick>
 800af48:	4602      	mov	r2, r0
 800af4a:	697b      	ldr	r3, [r7, #20]
 800af4c:	1ad3      	subs	r3, r2, r3
 800af4e:	683a      	ldr	r2, [r7, #0]
 800af50:	429a      	cmp	r2, r3
 800af52:	d803      	bhi.n	800af5c <HAL_SPI_Receive+0x15e>
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af5a:	d102      	bne.n	800af62 <HAL_SPI_Receive+0x164>
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d109      	bne.n	800af76 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	2201      	movs	r2, #1
 800af66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	2200      	movs	r2, #0
 800af6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800af72:	2303      	movs	r3, #3
 800af74:	e058      	b.n	800b028 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af7a:	b29b      	uxth	r3, r3
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d1c4      	bne.n	800af0a <HAL_SPI_Receive+0x10c>
 800af80:	e038      	b.n	800aff4 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	689b      	ldr	r3, [r3, #8]
 800af88:	f003 0301 	and.w	r3, r3, #1
 800af8c:	2b01      	cmp	r3, #1
 800af8e:	d113      	bne.n	800afb8 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	68da      	ldr	r2, [r3, #12]
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af9a:	b292      	uxth	r2, r2
 800af9c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afa2:	1c9a      	adds	r2, r3, #2
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800afac:	b29b      	uxth	r3, r3
 800afae:	3b01      	subs	r3, #1
 800afb0:	b29a      	uxth	r2, r3
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800afb6:	e018      	b.n	800afea <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800afb8:	f7fd f95c 	bl	8008274 <HAL_GetTick>
 800afbc:	4602      	mov	r2, r0
 800afbe:	697b      	ldr	r3, [r7, #20]
 800afc0:	1ad3      	subs	r3, r2, r3
 800afc2:	683a      	ldr	r2, [r7, #0]
 800afc4:	429a      	cmp	r2, r3
 800afc6:	d803      	bhi.n	800afd0 <HAL_SPI_Receive+0x1d2>
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afce:	d102      	bne.n	800afd6 <HAL_SPI_Receive+0x1d8>
 800afd0:	683b      	ldr	r3, [r7, #0]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d109      	bne.n	800afea <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	2201      	movs	r2, #1
 800afda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	2200      	movs	r2, #0
 800afe2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800afe6:	2303      	movs	r3, #3
 800afe8:	e01e      	b.n	800b028 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800afee:	b29b      	uxth	r3, r3
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d1c6      	bne.n	800af82 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800aff4:	697a      	ldr	r2, [r7, #20]
 800aff6:	6839      	ldr	r1, [r7, #0]
 800aff8:	68f8      	ldr	r0, [r7, #12]
 800affa:	f000 fa4b 	bl	800b494 <SPI_EndRxTransaction>
 800affe:	4603      	mov	r3, r0
 800b000:	2b00      	cmp	r3, #0
 800b002:	d002      	beq.n	800b00a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	2220      	movs	r2, #32
 800b008:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	2201      	movs	r2, #1
 800b00e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	2200      	movs	r2, #0
 800b016:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d001      	beq.n	800b026 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800b022:	2301      	movs	r3, #1
 800b024:	e000      	b.n	800b028 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800b026:	2300      	movs	r3, #0
  }
}
 800b028:	4618      	mov	r0, r3
 800b02a:	3718      	adds	r7, #24
 800b02c:	46bd      	mov	sp, r7
 800b02e:	bd80      	pop	{r7, pc}

0800b030 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b08a      	sub	sp, #40	@ 0x28
 800b034:	af00      	add	r7, sp, #0
 800b036:	60f8      	str	r0, [r7, #12]
 800b038:	60b9      	str	r1, [r7, #8]
 800b03a:	607a      	str	r2, [r7, #4]
 800b03c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b03e:	2301      	movs	r3, #1
 800b040:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b042:	f7fd f917 	bl	8008274 <HAL_GetTick>
 800b046:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b04e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	685b      	ldr	r3, [r3, #4]
 800b054:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800b056:	887b      	ldrh	r3, [r7, #2]
 800b058:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b05a:	7ffb      	ldrb	r3, [r7, #31]
 800b05c:	2b01      	cmp	r3, #1
 800b05e:	d00c      	beq.n	800b07a <HAL_SPI_TransmitReceive+0x4a>
 800b060:	69bb      	ldr	r3, [r7, #24]
 800b062:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b066:	d106      	bne.n	800b076 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	689b      	ldr	r3, [r3, #8]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d102      	bne.n	800b076 <HAL_SPI_TransmitReceive+0x46>
 800b070:	7ffb      	ldrb	r3, [r7, #31]
 800b072:	2b04      	cmp	r3, #4
 800b074:	d001      	beq.n	800b07a <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800b076:	2302      	movs	r3, #2
 800b078:	e17f      	b.n	800b37a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d005      	beq.n	800b08c <HAL_SPI_TransmitReceive+0x5c>
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d002      	beq.n	800b08c <HAL_SPI_TransmitReceive+0x5c>
 800b086:	887b      	ldrh	r3, [r7, #2]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d101      	bne.n	800b090 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800b08c:	2301      	movs	r3, #1
 800b08e:	e174      	b.n	800b37a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b096:	2b01      	cmp	r3, #1
 800b098:	d101      	bne.n	800b09e <HAL_SPI_TransmitReceive+0x6e>
 800b09a:	2302      	movs	r3, #2
 800b09c:	e16d      	b.n	800b37a <HAL_SPI_TransmitReceive+0x34a>
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	2201      	movs	r2, #1
 800b0a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b0ac:	b2db      	uxtb	r3, r3
 800b0ae:	2b04      	cmp	r3, #4
 800b0b0:	d003      	beq.n	800b0ba <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	2205      	movs	r2, #5
 800b0b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	2200      	movs	r2, #0
 800b0be:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	687a      	ldr	r2, [r7, #4]
 800b0c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	887a      	ldrh	r2, [r7, #2]
 800b0ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	887a      	ldrh	r2, [r7, #2]
 800b0d0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	68ba      	ldr	r2, [r7, #8]
 800b0d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	887a      	ldrh	r2, [r7, #2]
 800b0dc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	887a      	ldrh	r2, [r7, #2]
 800b0e2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0fa:	2b40      	cmp	r3, #64	@ 0x40
 800b0fc:	d007      	beq.n	800b10e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	681a      	ldr	r2, [r3, #0]
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b10c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	68db      	ldr	r3, [r3, #12]
 800b112:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b116:	d17e      	bne.n	800b216 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	685b      	ldr	r3, [r3, #4]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d002      	beq.n	800b126 <HAL_SPI_TransmitReceive+0xf6>
 800b120:	8afb      	ldrh	r3, [r7, #22]
 800b122:	2b01      	cmp	r3, #1
 800b124:	d16c      	bne.n	800b200 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b12a:	881a      	ldrh	r2, [r3, #0]
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b136:	1c9a      	adds	r2, r3, #2
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b140:	b29b      	uxth	r3, r3
 800b142:	3b01      	subs	r3, #1
 800b144:	b29a      	uxth	r2, r3
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b14a:	e059      	b.n	800b200 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	689b      	ldr	r3, [r3, #8]
 800b152:	f003 0302 	and.w	r3, r3, #2
 800b156:	2b02      	cmp	r3, #2
 800b158:	d11b      	bne.n	800b192 <HAL_SPI_TransmitReceive+0x162>
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b15e:	b29b      	uxth	r3, r3
 800b160:	2b00      	cmp	r3, #0
 800b162:	d016      	beq.n	800b192 <HAL_SPI_TransmitReceive+0x162>
 800b164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b166:	2b01      	cmp	r3, #1
 800b168:	d113      	bne.n	800b192 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b16e:	881a      	ldrh	r2, [r3, #0]
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b17a:	1c9a      	adds	r2, r3, #2
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b184:	b29b      	uxth	r3, r3
 800b186:	3b01      	subs	r3, #1
 800b188:	b29a      	uxth	r2, r3
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b18e:	2300      	movs	r3, #0
 800b190:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	689b      	ldr	r3, [r3, #8]
 800b198:	f003 0301 	and.w	r3, r3, #1
 800b19c:	2b01      	cmp	r3, #1
 800b19e:	d119      	bne.n	800b1d4 <HAL_SPI_TransmitReceive+0x1a4>
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b1a4:	b29b      	uxth	r3, r3
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d014      	beq.n	800b1d4 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	68da      	ldr	r2, [r3, #12]
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1b4:	b292      	uxth	r2, r2
 800b1b6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1bc:	1c9a      	adds	r2, r3, #2
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b1c6:	b29b      	uxth	r3, r3
 800b1c8:	3b01      	subs	r3, #1
 800b1ca:	b29a      	uxth	r2, r3
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b1d4:	f7fd f84e 	bl	8008274 <HAL_GetTick>
 800b1d8:	4602      	mov	r2, r0
 800b1da:	6a3b      	ldr	r3, [r7, #32]
 800b1dc:	1ad3      	subs	r3, r2, r3
 800b1de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b1e0:	429a      	cmp	r2, r3
 800b1e2:	d80d      	bhi.n	800b200 <HAL_SPI_TransmitReceive+0x1d0>
 800b1e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1ea:	d009      	beq.n	800b200 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	2201      	movs	r2, #1
 800b1f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800b1fc:	2303      	movs	r3, #3
 800b1fe:	e0bc      	b.n	800b37a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b204:	b29b      	uxth	r3, r3
 800b206:	2b00      	cmp	r3, #0
 800b208:	d1a0      	bne.n	800b14c <HAL_SPI_TransmitReceive+0x11c>
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b20e:	b29b      	uxth	r3, r3
 800b210:	2b00      	cmp	r3, #0
 800b212:	d19b      	bne.n	800b14c <HAL_SPI_TransmitReceive+0x11c>
 800b214:	e082      	b.n	800b31c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	685b      	ldr	r3, [r3, #4]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d002      	beq.n	800b224 <HAL_SPI_TransmitReceive+0x1f4>
 800b21e:	8afb      	ldrh	r3, [r7, #22]
 800b220:	2b01      	cmp	r3, #1
 800b222:	d171      	bne.n	800b308 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	330c      	adds	r3, #12
 800b22e:	7812      	ldrb	r2, [r2, #0]
 800b230:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b236:	1c5a      	adds	r2, r3, #1
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b240:	b29b      	uxth	r3, r3
 800b242:	3b01      	subs	r3, #1
 800b244:	b29a      	uxth	r2, r3
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b24a:	e05d      	b.n	800b308 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	689b      	ldr	r3, [r3, #8]
 800b252:	f003 0302 	and.w	r3, r3, #2
 800b256:	2b02      	cmp	r3, #2
 800b258:	d11c      	bne.n	800b294 <HAL_SPI_TransmitReceive+0x264>
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b25e:	b29b      	uxth	r3, r3
 800b260:	2b00      	cmp	r3, #0
 800b262:	d017      	beq.n	800b294 <HAL_SPI_TransmitReceive+0x264>
 800b264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b266:	2b01      	cmp	r3, #1
 800b268:	d114      	bne.n	800b294 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	330c      	adds	r3, #12
 800b274:	7812      	ldrb	r2, [r2, #0]
 800b276:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b27c:	1c5a      	adds	r2, r3, #1
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b286:	b29b      	uxth	r3, r3
 800b288:	3b01      	subs	r3, #1
 800b28a:	b29a      	uxth	r2, r3
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b290:	2300      	movs	r3, #0
 800b292:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	689b      	ldr	r3, [r3, #8]
 800b29a:	f003 0301 	and.w	r3, r3, #1
 800b29e:	2b01      	cmp	r3, #1
 800b2a0:	d119      	bne.n	800b2d6 <HAL_SPI_TransmitReceive+0x2a6>
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b2a6:	b29b      	uxth	r3, r3
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d014      	beq.n	800b2d6 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	68da      	ldr	r2, [r3, #12]
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2b6:	b2d2      	uxtb	r2, r2
 800b2b8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2be:	1c5a      	adds	r2, r3, #1
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b2c8:	b29b      	uxth	r3, r3
 800b2ca:	3b01      	subs	r3, #1
 800b2cc:	b29a      	uxth	r2, r3
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b2d6:	f7fc ffcd 	bl	8008274 <HAL_GetTick>
 800b2da:	4602      	mov	r2, r0
 800b2dc:	6a3b      	ldr	r3, [r7, #32]
 800b2de:	1ad3      	subs	r3, r2, r3
 800b2e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b2e2:	429a      	cmp	r2, r3
 800b2e4:	d803      	bhi.n	800b2ee <HAL_SPI_TransmitReceive+0x2be>
 800b2e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2ec:	d102      	bne.n	800b2f4 <HAL_SPI_TransmitReceive+0x2c4>
 800b2ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d109      	bne.n	800b308 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	2201      	movs	r2, #1
 800b2f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	2200      	movs	r2, #0
 800b300:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800b304:	2303      	movs	r3, #3
 800b306:	e038      	b.n	800b37a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b30c:	b29b      	uxth	r3, r3
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d19c      	bne.n	800b24c <HAL_SPI_TransmitReceive+0x21c>
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b316:	b29b      	uxth	r3, r3
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d197      	bne.n	800b24c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b31c:	6a3a      	ldr	r2, [r7, #32]
 800b31e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b320:	68f8      	ldr	r0, [r7, #12]
 800b322:	f000 f91d 	bl	800b560 <SPI_EndRxTxTransaction>
 800b326:	4603      	mov	r3, r0
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d008      	beq.n	800b33e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	2220      	movs	r2, #32
 800b330:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	2200      	movs	r2, #0
 800b336:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800b33a:	2301      	movs	r3, #1
 800b33c:	e01d      	b.n	800b37a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	689b      	ldr	r3, [r3, #8]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d10a      	bne.n	800b35c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b346:	2300      	movs	r3, #0
 800b348:	613b      	str	r3, [r7, #16]
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	68db      	ldr	r3, [r3, #12]
 800b350:	613b      	str	r3, [r7, #16]
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	689b      	ldr	r3, [r3, #8]
 800b358:	613b      	str	r3, [r7, #16]
 800b35a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	2201      	movs	r2, #1
 800b360:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	2200      	movs	r2, #0
 800b368:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b370:	2b00      	cmp	r3, #0
 800b372:	d001      	beq.n	800b378 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800b374:	2301      	movs	r3, #1
 800b376:	e000      	b.n	800b37a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800b378:	2300      	movs	r3, #0
  }
}
 800b37a:	4618      	mov	r0, r3
 800b37c:	3728      	adds	r7, #40	@ 0x28
 800b37e:	46bd      	mov	sp, r7
 800b380:	bd80      	pop	{r7, pc}
	...

0800b384 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b088      	sub	sp, #32
 800b388:	af00      	add	r7, sp, #0
 800b38a:	60f8      	str	r0, [r7, #12]
 800b38c:	60b9      	str	r1, [r7, #8]
 800b38e:	603b      	str	r3, [r7, #0]
 800b390:	4613      	mov	r3, r2
 800b392:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b394:	f7fc ff6e 	bl	8008274 <HAL_GetTick>
 800b398:	4602      	mov	r2, r0
 800b39a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b39c:	1a9b      	subs	r3, r3, r2
 800b39e:	683a      	ldr	r2, [r7, #0]
 800b3a0:	4413      	add	r3, r2
 800b3a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b3a4:	f7fc ff66 	bl	8008274 <HAL_GetTick>
 800b3a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b3aa:	4b39      	ldr	r3, [pc, #228]	@ (800b490 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	015b      	lsls	r3, r3, #5
 800b3b0:	0d1b      	lsrs	r3, r3, #20
 800b3b2:	69fa      	ldr	r2, [r7, #28]
 800b3b4:	fb02 f303 	mul.w	r3, r2, r3
 800b3b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b3ba:	e055      	b.n	800b468 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3c2:	d051      	beq.n	800b468 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b3c4:	f7fc ff56 	bl	8008274 <HAL_GetTick>
 800b3c8:	4602      	mov	r2, r0
 800b3ca:	69bb      	ldr	r3, [r7, #24]
 800b3cc:	1ad3      	subs	r3, r2, r3
 800b3ce:	69fa      	ldr	r2, [r7, #28]
 800b3d0:	429a      	cmp	r2, r3
 800b3d2:	d902      	bls.n	800b3da <SPI_WaitFlagStateUntilTimeout+0x56>
 800b3d4:	69fb      	ldr	r3, [r7, #28]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d13d      	bne.n	800b456 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	685a      	ldr	r2, [r3, #4]
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b3e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	685b      	ldr	r3, [r3, #4]
 800b3ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b3f2:	d111      	bne.n	800b418 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	689b      	ldr	r3, [r3, #8]
 800b3f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b3fc:	d004      	beq.n	800b408 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	689b      	ldr	r3, [r3, #8]
 800b402:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b406:	d107      	bne.n	800b418 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	681a      	ldr	r2, [r3, #0]
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b416:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b41c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b420:	d10f      	bne.n	800b442 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	681a      	ldr	r2, [r3, #0]
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b430:	601a      	str	r2, [r3, #0]
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	681a      	ldr	r2, [r3, #0]
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b440:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	2201      	movs	r2, #1
 800b446:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	2200      	movs	r2, #0
 800b44e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800b452:	2303      	movs	r3, #3
 800b454:	e018      	b.n	800b488 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b456:	697b      	ldr	r3, [r7, #20]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d102      	bne.n	800b462 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800b45c:	2300      	movs	r3, #0
 800b45e:	61fb      	str	r3, [r7, #28]
 800b460:	e002      	b.n	800b468 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800b462:	697b      	ldr	r3, [r7, #20]
 800b464:	3b01      	subs	r3, #1
 800b466:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	689a      	ldr	r2, [r3, #8]
 800b46e:	68bb      	ldr	r3, [r7, #8]
 800b470:	4013      	ands	r3, r2
 800b472:	68ba      	ldr	r2, [r7, #8]
 800b474:	429a      	cmp	r2, r3
 800b476:	bf0c      	ite	eq
 800b478:	2301      	moveq	r3, #1
 800b47a:	2300      	movne	r3, #0
 800b47c:	b2db      	uxtb	r3, r3
 800b47e:	461a      	mov	r2, r3
 800b480:	79fb      	ldrb	r3, [r7, #7]
 800b482:	429a      	cmp	r2, r3
 800b484:	d19a      	bne.n	800b3bc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800b486:	2300      	movs	r3, #0
}
 800b488:	4618      	mov	r0, r3
 800b48a:	3720      	adds	r7, #32
 800b48c:	46bd      	mov	sp, r7
 800b48e:	bd80      	pop	{r7, pc}
 800b490:	20000914 	.word	0x20000914

0800b494 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b494:	b580      	push	{r7, lr}
 800b496:	b086      	sub	sp, #24
 800b498:	af02      	add	r7, sp, #8
 800b49a:	60f8      	str	r0, [r7, #12]
 800b49c:	60b9      	str	r1, [r7, #8]
 800b49e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	685b      	ldr	r3, [r3, #4]
 800b4a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b4a8:	d111      	bne.n	800b4ce <SPI_EndRxTransaction+0x3a>
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	689b      	ldr	r3, [r3, #8]
 800b4ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b4b2:	d004      	beq.n	800b4be <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	689b      	ldr	r3, [r3, #8]
 800b4b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b4bc:	d107      	bne.n	800b4ce <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	681a      	ldr	r2, [r3, #0]
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b4cc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	685b      	ldr	r3, [r3, #4]
 800b4d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b4d6:	d12a      	bne.n	800b52e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	689b      	ldr	r3, [r3, #8]
 800b4dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b4e0:	d012      	beq.n	800b508 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	9300      	str	r3, [sp, #0]
 800b4e6:	68bb      	ldr	r3, [r7, #8]
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	2180      	movs	r1, #128	@ 0x80
 800b4ec:	68f8      	ldr	r0, [r7, #12]
 800b4ee:	f7ff ff49 	bl	800b384 <SPI_WaitFlagStateUntilTimeout>
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d02d      	beq.n	800b554 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4fc:	f043 0220 	orr.w	r2, r3, #32
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800b504:	2303      	movs	r3, #3
 800b506:	e026      	b.n	800b556 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	9300      	str	r3, [sp, #0]
 800b50c:	68bb      	ldr	r3, [r7, #8]
 800b50e:	2200      	movs	r2, #0
 800b510:	2101      	movs	r1, #1
 800b512:	68f8      	ldr	r0, [r7, #12]
 800b514:	f7ff ff36 	bl	800b384 <SPI_WaitFlagStateUntilTimeout>
 800b518:	4603      	mov	r3, r0
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d01a      	beq.n	800b554 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b522:	f043 0220 	orr.w	r2, r3, #32
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800b52a:	2303      	movs	r3, #3
 800b52c:	e013      	b.n	800b556 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	9300      	str	r3, [sp, #0]
 800b532:	68bb      	ldr	r3, [r7, #8]
 800b534:	2200      	movs	r2, #0
 800b536:	2101      	movs	r1, #1
 800b538:	68f8      	ldr	r0, [r7, #12]
 800b53a:	f7ff ff23 	bl	800b384 <SPI_WaitFlagStateUntilTimeout>
 800b53e:	4603      	mov	r3, r0
 800b540:	2b00      	cmp	r3, #0
 800b542:	d007      	beq.n	800b554 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b548:	f043 0220 	orr.w	r2, r3, #32
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800b550:	2303      	movs	r3, #3
 800b552:	e000      	b.n	800b556 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800b554:	2300      	movs	r3, #0
}
 800b556:	4618      	mov	r0, r3
 800b558:	3710      	adds	r7, #16
 800b55a:	46bd      	mov	sp, r7
 800b55c:	bd80      	pop	{r7, pc}
	...

0800b560 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b560:	b580      	push	{r7, lr}
 800b562:	b088      	sub	sp, #32
 800b564:	af02      	add	r7, sp, #8
 800b566:	60f8      	str	r0, [r7, #12]
 800b568:	60b9      	str	r1, [r7, #8]
 800b56a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	9300      	str	r3, [sp, #0]
 800b570:	68bb      	ldr	r3, [r7, #8]
 800b572:	2201      	movs	r2, #1
 800b574:	2102      	movs	r1, #2
 800b576:	68f8      	ldr	r0, [r7, #12]
 800b578:	f7ff ff04 	bl	800b384 <SPI_WaitFlagStateUntilTimeout>
 800b57c:	4603      	mov	r3, r0
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d007      	beq.n	800b592 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b586:	f043 0220 	orr.w	r2, r3, #32
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800b58e:	2303      	movs	r3, #3
 800b590:	e032      	b.n	800b5f8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b592:	4b1b      	ldr	r3, [pc, #108]	@ (800b600 <SPI_EndRxTxTransaction+0xa0>)
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	4a1b      	ldr	r2, [pc, #108]	@ (800b604 <SPI_EndRxTxTransaction+0xa4>)
 800b598:	fba2 2303 	umull	r2, r3, r2, r3
 800b59c:	0d5b      	lsrs	r3, r3, #21
 800b59e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b5a2:	fb02 f303 	mul.w	r3, r2, r3
 800b5a6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	685b      	ldr	r3, [r3, #4]
 800b5ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b5b0:	d112      	bne.n	800b5d8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	9300      	str	r3, [sp, #0]
 800b5b6:	68bb      	ldr	r3, [r7, #8]
 800b5b8:	2200      	movs	r2, #0
 800b5ba:	2180      	movs	r1, #128	@ 0x80
 800b5bc:	68f8      	ldr	r0, [r7, #12]
 800b5be:	f7ff fee1 	bl	800b384 <SPI_WaitFlagStateUntilTimeout>
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d016      	beq.n	800b5f6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5cc:	f043 0220 	orr.w	r2, r3, #32
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800b5d4:	2303      	movs	r3, #3
 800b5d6:	e00f      	b.n	800b5f8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b5d8:	697b      	ldr	r3, [r7, #20]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d00a      	beq.n	800b5f4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800b5de:	697b      	ldr	r3, [r7, #20]
 800b5e0:	3b01      	subs	r3, #1
 800b5e2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	689b      	ldr	r3, [r3, #8]
 800b5ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b5ee:	2b80      	cmp	r3, #128	@ 0x80
 800b5f0:	d0f2      	beq.n	800b5d8 <SPI_EndRxTxTransaction+0x78>
 800b5f2:	e000      	b.n	800b5f6 <SPI_EndRxTxTransaction+0x96>
        break;
 800b5f4:	bf00      	nop
  }

  return HAL_OK;
 800b5f6:	2300      	movs	r3, #0
}
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	3718      	adds	r7, #24
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	bd80      	pop	{r7, pc}
 800b600:	20000914 	.word	0x20000914
 800b604:	165e9f81 	.word	0x165e9f81

0800b608 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b608:	b580      	push	{r7, lr}
 800b60a:	b082      	sub	sp, #8
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d101      	bne.n	800b61a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b616:	2301      	movs	r3, #1
 800b618:	e042      	b.n	800b6a0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b620:	b2db      	uxtb	r3, r3
 800b622:	2b00      	cmp	r3, #0
 800b624:	d106      	bne.n	800b634 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	2200      	movs	r2, #0
 800b62a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b62e:	6878      	ldr	r0, [r7, #4]
 800b630:	f7fc fbbe 	bl	8007db0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2224      	movs	r2, #36	@ 0x24
 800b638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	68da      	ldr	r2, [r3, #12]
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b64a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b64c:	6878      	ldr	r0, [r7, #4]
 800b64e:	f000 fe09 	bl	800c264 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	691a      	ldr	r2, [r3, #16]
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b660:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	695a      	ldr	r2, [r3, #20]
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b670:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	68da      	ldr	r2, [r3, #12]
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b680:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	2200      	movs	r2, #0
 800b686:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2220      	movs	r2, #32
 800b68c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2220      	movs	r2, #32
 800b694:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2200      	movs	r2, #0
 800b69c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800b69e:	2300      	movs	r3, #0
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	3708      	adds	r7, #8
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}

0800b6a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b08a      	sub	sp, #40	@ 0x28
 800b6ac:	af02      	add	r7, sp, #8
 800b6ae:	60f8      	str	r0, [r7, #12]
 800b6b0:	60b9      	str	r1, [r7, #8]
 800b6b2:	603b      	str	r3, [r7, #0]
 800b6b4:	4613      	mov	r3, r2
 800b6b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b6c2:	b2db      	uxtb	r3, r3
 800b6c4:	2b20      	cmp	r3, #32
 800b6c6:	d175      	bne.n	800b7b4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800b6c8:	68bb      	ldr	r3, [r7, #8]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d002      	beq.n	800b6d4 <HAL_UART_Transmit+0x2c>
 800b6ce:	88fb      	ldrh	r3, [r7, #6]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d101      	bne.n	800b6d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	e06e      	b.n	800b7b6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	2200      	movs	r2, #0
 800b6dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	2221      	movs	r2, #33	@ 0x21
 800b6e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b6e6:	f7fc fdc5 	bl	8008274 <HAL_GetTick>
 800b6ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	88fa      	ldrh	r2, [r7, #6]
 800b6f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	88fa      	ldrh	r2, [r7, #6]
 800b6f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	689b      	ldr	r3, [r3, #8]
 800b6fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b700:	d108      	bne.n	800b714 <HAL_UART_Transmit+0x6c>
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	691b      	ldr	r3, [r3, #16]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d104      	bne.n	800b714 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800b70a:	2300      	movs	r3, #0
 800b70c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	61bb      	str	r3, [r7, #24]
 800b712:	e003      	b.n	800b71c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b718:	2300      	movs	r3, #0
 800b71a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b71c:	e02e      	b.n	800b77c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b71e:	683b      	ldr	r3, [r7, #0]
 800b720:	9300      	str	r3, [sp, #0]
 800b722:	697b      	ldr	r3, [r7, #20]
 800b724:	2200      	movs	r2, #0
 800b726:	2180      	movs	r1, #128	@ 0x80
 800b728:	68f8      	ldr	r0, [r7, #12]
 800b72a:	f000 fb6d 	bl	800be08 <UART_WaitOnFlagUntilTimeout>
 800b72e:	4603      	mov	r3, r0
 800b730:	2b00      	cmp	r3, #0
 800b732:	d005      	beq.n	800b740 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	2220      	movs	r2, #32
 800b738:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800b73c:	2303      	movs	r3, #3
 800b73e:	e03a      	b.n	800b7b6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800b740:	69fb      	ldr	r3, [r7, #28]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d10b      	bne.n	800b75e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b746:	69bb      	ldr	r3, [r7, #24]
 800b748:	881b      	ldrh	r3, [r3, #0]
 800b74a:	461a      	mov	r2, r3
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b754:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800b756:	69bb      	ldr	r3, [r7, #24]
 800b758:	3302      	adds	r3, #2
 800b75a:	61bb      	str	r3, [r7, #24]
 800b75c:	e007      	b.n	800b76e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800b75e:	69fb      	ldr	r3, [r7, #28]
 800b760:	781a      	ldrb	r2, [r3, #0]
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800b768:	69fb      	ldr	r3, [r7, #28]
 800b76a:	3301      	adds	r3, #1
 800b76c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b772:	b29b      	uxth	r3, r3
 800b774:	3b01      	subs	r3, #1
 800b776:	b29a      	uxth	r2, r3
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b780:	b29b      	uxth	r3, r3
 800b782:	2b00      	cmp	r3, #0
 800b784:	d1cb      	bne.n	800b71e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b786:	683b      	ldr	r3, [r7, #0]
 800b788:	9300      	str	r3, [sp, #0]
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	2200      	movs	r2, #0
 800b78e:	2140      	movs	r1, #64	@ 0x40
 800b790:	68f8      	ldr	r0, [r7, #12]
 800b792:	f000 fb39 	bl	800be08 <UART_WaitOnFlagUntilTimeout>
 800b796:	4603      	mov	r3, r0
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d005      	beq.n	800b7a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	2220      	movs	r2, #32
 800b7a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800b7a4:	2303      	movs	r3, #3
 800b7a6:	e006      	b.n	800b7b6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	2220      	movs	r2, #32
 800b7ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	e000      	b.n	800b7b6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800b7b4:	2302      	movs	r3, #2
  }
}
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	3720      	adds	r7, #32
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	bd80      	pop	{r7, pc}

0800b7be <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b7be:	b580      	push	{r7, lr}
 800b7c0:	b08c      	sub	sp, #48	@ 0x30
 800b7c2:	af00      	add	r7, sp, #0
 800b7c4:	60f8      	str	r0, [r7, #12]
 800b7c6:	60b9      	str	r1, [r7, #8]
 800b7c8:	4613      	mov	r3, r2
 800b7ca:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b7d2:	b2db      	uxtb	r3, r3
 800b7d4:	2b20      	cmp	r3, #32
 800b7d6:	d14a      	bne.n	800b86e <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800b7d8:	68bb      	ldr	r3, [r7, #8]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d002      	beq.n	800b7e4 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 800b7de:	88fb      	ldrh	r3, [r7, #6]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d101      	bne.n	800b7e8 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800b7e4:	2301      	movs	r3, #1
 800b7e6:	e043      	b.n	800b870 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	2201      	movs	r2, #1
 800b7ec:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 800b7f4:	88fb      	ldrh	r3, [r7, #6]
 800b7f6:	461a      	mov	r2, r3
 800b7f8:	68b9      	ldr	r1, [r7, #8]
 800b7fa:	68f8      	ldr	r0, [r7, #12]
 800b7fc:	f000 fb5d 	bl	800beba <UART_Start_Receive_IT>
 800b800:	4603      	mov	r3, r0
 800b802:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800b806:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d12c      	bne.n	800b868 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b812:	2b01      	cmp	r3, #1
 800b814:	d125      	bne.n	800b862 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b816:	2300      	movs	r3, #0
 800b818:	613b      	str	r3, [r7, #16]
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	613b      	str	r3, [r7, #16]
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	685b      	ldr	r3, [r3, #4]
 800b828:	613b      	str	r3, [r7, #16]
 800b82a:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	330c      	adds	r3, #12
 800b832:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b834:	69bb      	ldr	r3, [r7, #24]
 800b836:	e853 3f00 	ldrex	r3, [r3]
 800b83a:	617b      	str	r3, [r7, #20]
   return(result);
 800b83c:	697b      	ldr	r3, [r7, #20]
 800b83e:	f043 0310 	orr.w	r3, r3, #16
 800b842:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	330c      	adds	r3, #12
 800b84a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b84c:	627a      	str	r2, [r7, #36]	@ 0x24
 800b84e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b850:	6a39      	ldr	r1, [r7, #32]
 800b852:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b854:	e841 2300 	strex	r3, r2, [r1]
 800b858:	61fb      	str	r3, [r7, #28]
   return(result);
 800b85a:	69fb      	ldr	r3, [r7, #28]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d1e5      	bne.n	800b82c <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 800b860:	e002      	b.n	800b868 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800b862:	2301      	movs	r3, #1
 800b864:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800b868:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b86c:	e000      	b.n	800b870 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800b86e:	2302      	movs	r3, #2
  }
}
 800b870:	4618      	mov	r0, r3
 800b872:	3730      	adds	r7, #48	@ 0x30
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}

0800b878 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b0ba      	sub	sp, #232	@ 0xe8
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	68db      	ldr	r3, [r3, #12]
 800b890:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	695b      	ldr	r3, [r3, #20]
 800b89a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800b89e:	2300      	movs	r3, #0
 800b8a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b8aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b8ae:	f003 030f 	and.w	r3, r3, #15
 800b8b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800b8b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d10f      	bne.n	800b8de <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b8be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b8c2:	f003 0320 	and.w	r3, r3, #32
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d009      	beq.n	800b8de <HAL_UART_IRQHandler+0x66>
 800b8ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b8ce:	f003 0320 	and.w	r3, r3, #32
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d003      	beq.n	800b8de <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b8d6:	6878      	ldr	r0, [r7, #4]
 800b8d8:	f000 fc05 	bl	800c0e6 <UART_Receive_IT>
      return;
 800b8dc:	e273      	b.n	800bdc6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b8de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	f000 80de 	beq.w	800baa4 <HAL_UART_IRQHandler+0x22c>
 800b8e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b8ec:	f003 0301 	and.w	r3, r3, #1
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d106      	bne.n	800b902 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b8f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b8f8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	f000 80d1 	beq.w	800baa4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b906:	f003 0301 	and.w	r3, r3, #1
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d00b      	beq.n	800b926 <HAL_UART_IRQHandler+0xae>
 800b90e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b916:	2b00      	cmp	r3, #0
 800b918:	d005      	beq.n	800b926 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b91e:	f043 0201 	orr.w	r2, r3, #1
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b926:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b92a:	f003 0304 	and.w	r3, r3, #4
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d00b      	beq.n	800b94a <HAL_UART_IRQHandler+0xd2>
 800b932:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b936:	f003 0301 	and.w	r3, r3, #1
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d005      	beq.n	800b94a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b942:	f043 0202 	orr.w	r2, r3, #2
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b94a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b94e:	f003 0302 	and.w	r3, r3, #2
 800b952:	2b00      	cmp	r3, #0
 800b954:	d00b      	beq.n	800b96e <HAL_UART_IRQHandler+0xf6>
 800b956:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b95a:	f003 0301 	and.w	r3, r3, #1
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d005      	beq.n	800b96e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b966:	f043 0204 	orr.w	r2, r3, #4
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b96e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b972:	f003 0308 	and.w	r3, r3, #8
 800b976:	2b00      	cmp	r3, #0
 800b978:	d011      	beq.n	800b99e <HAL_UART_IRQHandler+0x126>
 800b97a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b97e:	f003 0320 	and.w	r3, r3, #32
 800b982:	2b00      	cmp	r3, #0
 800b984:	d105      	bne.n	800b992 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b986:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b98a:	f003 0301 	and.w	r3, r3, #1
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d005      	beq.n	800b99e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b996:	f043 0208 	orr.w	r2, r3, #8
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	f000 820a 	beq.w	800bdbc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b9a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9ac:	f003 0320 	and.w	r3, r3, #32
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d008      	beq.n	800b9c6 <HAL_UART_IRQHandler+0x14e>
 800b9b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b9b8:	f003 0320 	and.w	r3, r3, #32
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d002      	beq.n	800b9c6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f000 fb90 	bl	800c0e6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	695b      	ldr	r3, [r3, #20]
 800b9cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b9d0:	2b40      	cmp	r3, #64	@ 0x40
 800b9d2:	bf0c      	ite	eq
 800b9d4:	2301      	moveq	r3, #1
 800b9d6:	2300      	movne	r3, #0
 800b9d8:	b2db      	uxtb	r3, r3
 800b9da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b9e2:	f003 0308 	and.w	r3, r3, #8
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d103      	bne.n	800b9f2 <HAL_UART_IRQHandler+0x17a>
 800b9ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d04f      	beq.n	800ba92 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b9f2:	6878      	ldr	r0, [r7, #4]
 800b9f4:	f000 fa9b 	bl	800bf2e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	695b      	ldr	r3, [r3, #20]
 800b9fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba02:	2b40      	cmp	r3, #64	@ 0x40
 800ba04:	d141      	bne.n	800ba8a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	3314      	adds	r3, #20
 800ba0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba10:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba14:	e853 3f00 	ldrex	r3, [r3]
 800ba18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ba1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ba20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ba24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	3314      	adds	r3, #20
 800ba2e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ba32:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ba36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba3a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ba3e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ba42:	e841 2300 	strex	r3, r2, [r1]
 800ba46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ba4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d1d9      	bne.n	800ba06 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d013      	beq.n	800ba82 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba5e:	4a8a      	ldr	r2, [pc, #552]	@ (800bc88 <HAL_UART_IRQHandler+0x410>)
 800ba60:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba66:	4618      	mov	r0, r3
 800ba68:	f7fd f8e9 	bl	8008c3e <HAL_DMA_Abort_IT>
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d016      	beq.n	800baa0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba78:	687a      	ldr	r2, [r7, #4]
 800ba7a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ba7c:	4610      	mov	r0, r2
 800ba7e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba80:	e00e      	b.n	800baa0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ba82:	6878      	ldr	r0, [r7, #4]
 800ba84:	f000 f9b6 	bl	800bdf4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba88:	e00a      	b.n	800baa0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ba8a:	6878      	ldr	r0, [r7, #4]
 800ba8c:	f000 f9b2 	bl	800bdf4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba90:	e006      	b.n	800baa0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ba92:	6878      	ldr	r0, [r7, #4]
 800ba94:	f000 f9ae 	bl	800bdf4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800ba9e:	e18d      	b.n	800bdbc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800baa0:	bf00      	nop
    return;
 800baa2:	e18b      	b.n	800bdbc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800baa8:	2b01      	cmp	r3, #1
 800baaa:	f040 8167 	bne.w	800bd7c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800baae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bab2:	f003 0310 	and.w	r3, r3, #16
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	f000 8160 	beq.w	800bd7c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800babc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bac0:	f003 0310 	and.w	r3, r3, #16
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	f000 8159 	beq.w	800bd7c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800baca:	2300      	movs	r3, #0
 800bacc:	60bb      	str	r3, [r7, #8]
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	60bb      	str	r3, [r7, #8]
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	685b      	ldr	r3, [r3, #4]
 800badc:	60bb      	str	r3, [r7, #8]
 800bade:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	695b      	ldr	r3, [r3, #20]
 800bae6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800baea:	2b40      	cmp	r3, #64	@ 0x40
 800baec:	f040 80ce 	bne.w	800bc8c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	685b      	ldr	r3, [r3, #4]
 800baf8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bafc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	f000 80a9 	beq.w	800bc58 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bb0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bb0e:	429a      	cmp	r2, r3
 800bb10:	f080 80a2 	bcs.w	800bc58 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bb1a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb20:	69db      	ldr	r3, [r3, #28]
 800bb22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb26:	f000 8088 	beq.w	800bc3a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	330c      	adds	r3, #12
 800bb30:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb34:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bb38:	e853 3f00 	ldrex	r3, [r3]
 800bb3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800bb40:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bb44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bb48:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	330c      	adds	r3, #12
 800bb52:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800bb56:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800bb5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb5e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800bb62:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bb66:	e841 2300 	strex	r3, r2, [r1]
 800bb6a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800bb6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d1d9      	bne.n	800bb2a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	3314      	adds	r3, #20
 800bb7c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bb80:	e853 3f00 	ldrex	r3, [r3]
 800bb84:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bb86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bb88:	f023 0301 	bic.w	r3, r3, #1
 800bb8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	3314      	adds	r3, #20
 800bb96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800bb9a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800bb9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bba0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bba2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bba6:	e841 2300 	strex	r3, r2, [r1]
 800bbaa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bbac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d1e1      	bne.n	800bb76 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	3314      	adds	r3, #20
 800bbb8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bbbc:	e853 3f00 	ldrex	r3, [r3]
 800bbc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bbc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bbc4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bbc8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	3314      	adds	r3, #20
 800bbd2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800bbd6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bbd8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbda:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bbdc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bbde:	e841 2300 	strex	r3, r2, [r1]
 800bbe2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bbe4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d1e3      	bne.n	800bbb2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	2220      	movs	r2, #32
 800bbee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	330c      	adds	r3, #12
 800bbfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bc02:	e853 3f00 	ldrex	r3, [r3]
 800bc06:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bc08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc0a:	f023 0310 	bic.w	r3, r3, #16
 800bc0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	330c      	adds	r3, #12
 800bc18:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800bc1c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800bc1e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc20:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bc22:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bc24:	e841 2300 	strex	r3, r2, [r1]
 800bc28:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bc2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d1e3      	bne.n	800bbf8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc34:	4618      	mov	r0, r3
 800bc36:	f7fc ff92 	bl	8008b5e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	2202      	movs	r2, #2
 800bc3e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bc48:	b29b      	uxth	r3, r3
 800bc4a:	1ad3      	subs	r3, r2, r3
 800bc4c:	b29b      	uxth	r3, r3
 800bc4e:	4619      	mov	r1, r3
 800bc50:	6878      	ldr	r0, [r7, #4]
 800bc52:	f7fb fdd9 	bl	8007808 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800bc56:	e0b3      	b.n	800bdc0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bc5c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bc60:	429a      	cmp	r2, r3
 800bc62:	f040 80ad 	bne.w	800bdc0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc6a:	69db      	ldr	r3, [r3, #28]
 800bc6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc70:	f040 80a6 	bne.w	800bdc0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	2202      	movs	r2, #2
 800bc78:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bc7e:	4619      	mov	r1, r3
 800bc80:	6878      	ldr	r0, [r7, #4]
 800bc82:	f7fb fdc1 	bl	8007808 <HAL_UARTEx_RxEventCallback>
      return;
 800bc86:	e09b      	b.n	800bdc0 <HAL_UART_IRQHandler+0x548>
 800bc88:	0800bff5 	.word	0x0800bff5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bc94:	b29b      	uxth	r3, r3
 800bc96:	1ad3      	subs	r3, r2, r3
 800bc98:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bca0:	b29b      	uxth	r3, r3
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	f000 808e 	beq.w	800bdc4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800bca8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	f000 8089 	beq.w	800bdc4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	330c      	adds	r3, #12
 800bcb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcbc:	e853 3f00 	ldrex	r3, [r3]
 800bcc0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bcc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcc4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bcc8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	330c      	adds	r3, #12
 800bcd2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800bcd6:	647a      	str	r2, [r7, #68]	@ 0x44
 800bcd8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcda:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bcdc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bcde:	e841 2300 	strex	r3, r2, [r1]
 800bce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bce4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d1e3      	bne.n	800bcb2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	3314      	adds	r3, #20
 800bcf0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcf4:	e853 3f00 	ldrex	r3, [r3]
 800bcf8:	623b      	str	r3, [r7, #32]
   return(result);
 800bcfa:	6a3b      	ldr	r3, [r7, #32]
 800bcfc:	f023 0301 	bic.w	r3, r3, #1
 800bd00:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	3314      	adds	r3, #20
 800bd0a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800bd0e:	633a      	str	r2, [r7, #48]	@ 0x30
 800bd10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bd14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd16:	e841 2300 	strex	r3, r2, [r1]
 800bd1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bd1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d1e3      	bne.n	800bcea <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	2220      	movs	r2, #32
 800bd26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	2200      	movs	r2, #0
 800bd2e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	330c      	adds	r3, #12
 800bd36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd38:	693b      	ldr	r3, [r7, #16]
 800bd3a:	e853 3f00 	ldrex	r3, [r3]
 800bd3e:	60fb      	str	r3, [r7, #12]
   return(result);
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	f023 0310 	bic.w	r3, r3, #16
 800bd46:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	330c      	adds	r3, #12
 800bd50:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800bd54:	61fa      	str	r2, [r7, #28]
 800bd56:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd58:	69b9      	ldr	r1, [r7, #24]
 800bd5a:	69fa      	ldr	r2, [r7, #28]
 800bd5c:	e841 2300 	strex	r3, r2, [r1]
 800bd60:	617b      	str	r3, [r7, #20]
   return(result);
 800bd62:	697b      	ldr	r3, [r7, #20]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d1e3      	bne.n	800bd30 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2202      	movs	r2, #2
 800bd6c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bd6e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bd72:	4619      	mov	r1, r3
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	f7fb fd47 	bl	8007808 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bd7a:	e023      	b.n	800bdc4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800bd7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bd80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d009      	beq.n	800bd9c <HAL_UART_IRQHandler+0x524>
 800bd88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bd8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d003      	beq.n	800bd9c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800bd94:	6878      	ldr	r0, [r7, #4]
 800bd96:	f000 f93e 	bl	800c016 <UART_Transmit_IT>
    return;
 800bd9a:	e014      	b.n	800bdc6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800bd9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bda0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d00e      	beq.n	800bdc6 <HAL_UART_IRQHandler+0x54e>
 800bda8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bdac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d008      	beq.n	800bdc6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800bdb4:	6878      	ldr	r0, [r7, #4]
 800bdb6:	f000 f97e 	bl	800c0b6 <UART_EndTransmit_IT>
    return;
 800bdba:	e004      	b.n	800bdc6 <HAL_UART_IRQHandler+0x54e>
    return;
 800bdbc:	bf00      	nop
 800bdbe:	e002      	b.n	800bdc6 <HAL_UART_IRQHandler+0x54e>
      return;
 800bdc0:	bf00      	nop
 800bdc2:	e000      	b.n	800bdc6 <HAL_UART_IRQHandler+0x54e>
      return;
 800bdc4:	bf00      	nop
  }
}
 800bdc6:	37e8      	adds	r7, #232	@ 0xe8
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bd80      	pop	{r7, pc}

0800bdcc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bdcc:	b480      	push	{r7}
 800bdce:	b083      	sub	sp, #12
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800bdd4:	bf00      	nop
 800bdd6:	370c      	adds	r7, #12
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdde:	4770      	bx	lr

0800bde0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800bde0:	b480      	push	{r7}
 800bde2:	b083      	sub	sp, #12
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800bde8:	bf00      	nop
 800bdea:	370c      	adds	r7, #12
 800bdec:	46bd      	mov	sp, r7
 800bdee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf2:	4770      	bx	lr

0800bdf4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bdf4:	b480      	push	{r7}
 800bdf6:	b083      	sub	sp, #12
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800bdfc:	bf00      	nop
 800bdfe:	370c      	adds	r7, #12
 800be00:	46bd      	mov	sp, r7
 800be02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be06:	4770      	bx	lr

0800be08 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b086      	sub	sp, #24
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	60f8      	str	r0, [r7, #12]
 800be10:	60b9      	str	r1, [r7, #8]
 800be12:	603b      	str	r3, [r7, #0]
 800be14:	4613      	mov	r3, r2
 800be16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800be18:	e03b      	b.n	800be92 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800be1a:	6a3b      	ldr	r3, [r7, #32]
 800be1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be20:	d037      	beq.n	800be92 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800be22:	f7fc fa27 	bl	8008274 <HAL_GetTick>
 800be26:	4602      	mov	r2, r0
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	1ad3      	subs	r3, r2, r3
 800be2c:	6a3a      	ldr	r2, [r7, #32]
 800be2e:	429a      	cmp	r2, r3
 800be30:	d302      	bcc.n	800be38 <UART_WaitOnFlagUntilTimeout+0x30>
 800be32:	6a3b      	ldr	r3, [r7, #32]
 800be34:	2b00      	cmp	r3, #0
 800be36:	d101      	bne.n	800be3c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800be38:	2303      	movs	r3, #3
 800be3a:	e03a      	b.n	800beb2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	68db      	ldr	r3, [r3, #12]
 800be42:	f003 0304 	and.w	r3, r3, #4
 800be46:	2b00      	cmp	r3, #0
 800be48:	d023      	beq.n	800be92 <UART_WaitOnFlagUntilTimeout+0x8a>
 800be4a:	68bb      	ldr	r3, [r7, #8]
 800be4c:	2b80      	cmp	r3, #128	@ 0x80
 800be4e:	d020      	beq.n	800be92 <UART_WaitOnFlagUntilTimeout+0x8a>
 800be50:	68bb      	ldr	r3, [r7, #8]
 800be52:	2b40      	cmp	r3, #64	@ 0x40
 800be54:	d01d      	beq.n	800be92 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	f003 0308 	and.w	r3, r3, #8
 800be60:	2b08      	cmp	r3, #8
 800be62:	d116      	bne.n	800be92 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800be64:	2300      	movs	r3, #0
 800be66:	617b      	str	r3, [r7, #20]
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	617b      	str	r3, [r7, #20]
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	685b      	ldr	r3, [r3, #4]
 800be76:	617b      	str	r3, [r7, #20]
 800be78:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800be7a:	68f8      	ldr	r0, [r7, #12]
 800be7c:	f000 f857 	bl	800bf2e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	2208      	movs	r2, #8
 800be84:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	2200      	movs	r2, #0
 800be8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800be8e:	2301      	movs	r3, #1
 800be90:	e00f      	b.n	800beb2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	681a      	ldr	r2, [r3, #0]
 800be98:	68bb      	ldr	r3, [r7, #8]
 800be9a:	4013      	ands	r3, r2
 800be9c:	68ba      	ldr	r2, [r7, #8]
 800be9e:	429a      	cmp	r2, r3
 800bea0:	bf0c      	ite	eq
 800bea2:	2301      	moveq	r3, #1
 800bea4:	2300      	movne	r3, #0
 800bea6:	b2db      	uxtb	r3, r3
 800bea8:	461a      	mov	r2, r3
 800beaa:	79fb      	ldrb	r3, [r7, #7]
 800beac:	429a      	cmp	r2, r3
 800beae:	d0b4      	beq.n	800be1a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800beb0:	2300      	movs	r3, #0
}
 800beb2:	4618      	mov	r0, r3
 800beb4:	3718      	adds	r7, #24
 800beb6:	46bd      	mov	sp, r7
 800beb8:	bd80      	pop	{r7, pc}

0800beba <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800beba:	b480      	push	{r7}
 800bebc:	b085      	sub	sp, #20
 800bebe:	af00      	add	r7, sp, #0
 800bec0:	60f8      	str	r0, [r7, #12]
 800bec2:	60b9      	str	r1, [r7, #8]
 800bec4:	4613      	mov	r3, r2
 800bec6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	68ba      	ldr	r2, [r7, #8]
 800becc:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	88fa      	ldrh	r2, [r7, #6]
 800bed2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	88fa      	ldrh	r2, [r7, #6]
 800bed8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	2200      	movs	r2, #0
 800bede:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	2222      	movs	r2, #34	@ 0x22
 800bee4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	691b      	ldr	r3, [r3, #16]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d007      	beq.n	800bf00 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	68da      	ldr	r2, [r3, #12]
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800befe:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	695a      	ldr	r2, [r3, #20]
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	f042 0201 	orr.w	r2, r2, #1
 800bf0e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	68da      	ldr	r2, [r3, #12]
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	f042 0220 	orr.w	r2, r2, #32
 800bf1e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bf20:	2300      	movs	r3, #0
}
 800bf22:	4618      	mov	r0, r3
 800bf24:	3714      	adds	r7, #20
 800bf26:	46bd      	mov	sp, r7
 800bf28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2c:	4770      	bx	lr

0800bf2e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bf2e:	b480      	push	{r7}
 800bf30:	b095      	sub	sp, #84	@ 0x54
 800bf32:	af00      	add	r7, sp, #0
 800bf34:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	330c      	adds	r3, #12
 800bf3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf40:	e853 3f00 	ldrex	r3, [r3]
 800bf44:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bf46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bf4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	330c      	adds	r3, #12
 800bf54:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bf56:	643a      	str	r2, [r7, #64]	@ 0x40
 800bf58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bf5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bf5e:	e841 2300 	strex	r3, r2, [r1]
 800bf62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bf64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d1e5      	bne.n	800bf36 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	3314      	adds	r3, #20
 800bf70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf72:	6a3b      	ldr	r3, [r7, #32]
 800bf74:	e853 3f00 	ldrex	r3, [r3]
 800bf78:	61fb      	str	r3, [r7, #28]
   return(result);
 800bf7a:	69fb      	ldr	r3, [r7, #28]
 800bf7c:	f023 0301 	bic.w	r3, r3, #1
 800bf80:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	3314      	adds	r3, #20
 800bf88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bf8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bf8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bf90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bf92:	e841 2300 	strex	r3, r2, [r1]
 800bf96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bf98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d1e5      	bne.n	800bf6a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bfa2:	2b01      	cmp	r3, #1
 800bfa4:	d119      	bne.n	800bfda <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	330c      	adds	r3, #12
 800bfac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	e853 3f00 	ldrex	r3, [r3]
 800bfb4:	60bb      	str	r3, [r7, #8]
   return(result);
 800bfb6:	68bb      	ldr	r3, [r7, #8]
 800bfb8:	f023 0310 	bic.w	r3, r3, #16
 800bfbc:	647b      	str	r3, [r7, #68]	@ 0x44
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	330c      	adds	r3, #12
 800bfc4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bfc6:	61ba      	str	r2, [r7, #24]
 800bfc8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfca:	6979      	ldr	r1, [r7, #20]
 800bfcc:	69ba      	ldr	r2, [r7, #24]
 800bfce:	e841 2300 	strex	r3, r2, [r1]
 800bfd2:	613b      	str	r3, [r7, #16]
   return(result);
 800bfd4:	693b      	ldr	r3, [r7, #16]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d1e5      	bne.n	800bfa6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	2220      	movs	r2, #32
 800bfde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	2200      	movs	r2, #0
 800bfe6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800bfe8:	bf00      	nop
 800bfea:	3754      	adds	r7, #84	@ 0x54
 800bfec:	46bd      	mov	sp, r7
 800bfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff2:	4770      	bx	lr

0800bff4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b084      	sub	sp, #16
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c000:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	2200      	movs	r2, #0
 800c006:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c008:	68f8      	ldr	r0, [r7, #12]
 800c00a:	f7ff fef3 	bl	800bdf4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c00e:	bf00      	nop
 800c010:	3710      	adds	r7, #16
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}

0800c016 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c016:	b480      	push	{r7}
 800c018:	b085      	sub	sp, #20
 800c01a:	af00      	add	r7, sp, #0
 800c01c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c024:	b2db      	uxtb	r3, r3
 800c026:	2b21      	cmp	r3, #33	@ 0x21
 800c028:	d13e      	bne.n	800c0a8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	689b      	ldr	r3, [r3, #8]
 800c02e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c032:	d114      	bne.n	800c05e <UART_Transmit_IT+0x48>
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	691b      	ldr	r3, [r3, #16]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d110      	bne.n	800c05e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	6a1b      	ldr	r3, [r3, #32]
 800c040:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	881b      	ldrh	r3, [r3, #0]
 800c046:	461a      	mov	r2, r3
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c050:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	6a1b      	ldr	r3, [r3, #32]
 800c056:	1c9a      	adds	r2, r3, #2
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	621a      	str	r2, [r3, #32]
 800c05c:	e008      	b.n	800c070 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	6a1b      	ldr	r3, [r3, #32]
 800c062:	1c59      	adds	r1, r3, #1
 800c064:	687a      	ldr	r2, [r7, #4]
 800c066:	6211      	str	r1, [r2, #32]
 800c068:	781a      	ldrb	r2, [r3, #0]
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c074:	b29b      	uxth	r3, r3
 800c076:	3b01      	subs	r3, #1
 800c078:	b29b      	uxth	r3, r3
 800c07a:	687a      	ldr	r2, [r7, #4]
 800c07c:	4619      	mov	r1, r3
 800c07e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800c080:	2b00      	cmp	r3, #0
 800c082:	d10f      	bne.n	800c0a4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	68da      	ldr	r2, [r3, #12]
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c092:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	68da      	ldr	r2, [r3, #12]
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c0a2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	e000      	b.n	800c0aa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c0a8:	2302      	movs	r3, #2
  }
}
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	3714      	adds	r7, #20
 800c0ae:	46bd      	mov	sp, r7
 800c0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b4:	4770      	bx	lr

0800c0b6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c0b6:	b580      	push	{r7, lr}
 800c0b8:	b082      	sub	sp, #8
 800c0ba:	af00      	add	r7, sp, #0
 800c0bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	68da      	ldr	r2, [r3, #12]
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c0cc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2220      	movs	r2, #32
 800c0d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c0d6:	6878      	ldr	r0, [r7, #4]
 800c0d8:	f7ff fe78 	bl	800bdcc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c0dc:	2300      	movs	r3, #0
}
 800c0de:	4618      	mov	r0, r3
 800c0e0:	3708      	adds	r7, #8
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	bd80      	pop	{r7, pc}

0800c0e6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c0e6:	b580      	push	{r7, lr}
 800c0e8:	b08c      	sub	sp, #48	@ 0x30
 800c0ea:	af00      	add	r7, sp, #0
 800c0ec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c0fc:	b2db      	uxtb	r3, r3
 800c0fe:	2b22      	cmp	r3, #34	@ 0x22
 800c100:	f040 80aa 	bne.w	800c258 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	689b      	ldr	r3, [r3, #8]
 800c108:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c10c:	d115      	bne.n	800c13a <UART_Receive_IT+0x54>
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	691b      	ldr	r3, [r3, #16]
 800c112:	2b00      	cmp	r3, #0
 800c114:	d111      	bne.n	800c13a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c11a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	685b      	ldr	r3, [r3, #4]
 800c122:	b29b      	uxth	r3, r3
 800c124:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c128:	b29a      	uxth	r2, r3
 800c12a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c12c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c132:	1c9a      	adds	r2, r3, #2
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	629a      	str	r2, [r3, #40]	@ 0x28
 800c138:	e024      	b.n	800c184 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c13e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	689b      	ldr	r3, [r3, #8]
 800c144:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c148:	d007      	beq.n	800c15a <UART_Receive_IT+0x74>
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	689b      	ldr	r3, [r3, #8]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d10a      	bne.n	800c168 <UART_Receive_IT+0x82>
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	691b      	ldr	r3, [r3, #16]
 800c156:	2b00      	cmp	r3, #0
 800c158:	d106      	bne.n	800c168 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	685b      	ldr	r3, [r3, #4]
 800c160:	b2da      	uxtb	r2, r3
 800c162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c164:	701a      	strb	r2, [r3, #0]
 800c166:	e008      	b.n	800c17a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	685b      	ldr	r3, [r3, #4]
 800c16e:	b2db      	uxtb	r3, r3
 800c170:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c174:	b2da      	uxtb	r2, r3
 800c176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c178:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c17e:	1c5a      	adds	r2, r3, #1
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c188:	b29b      	uxth	r3, r3
 800c18a:	3b01      	subs	r3, #1
 800c18c:	b29b      	uxth	r3, r3
 800c18e:	687a      	ldr	r2, [r7, #4]
 800c190:	4619      	mov	r1, r3
 800c192:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800c194:	2b00      	cmp	r3, #0
 800c196:	d15d      	bne.n	800c254 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	68da      	ldr	r2, [r3, #12]
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	f022 0220 	bic.w	r2, r2, #32
 800c1a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	68da      	ldr	r2, [r3, #12]
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c1b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	695a      	ldr	r2, [r3, #20]
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	f022 0201 	bic.w	r2, r2, #1
 800c1c6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	2220      	movs	r2, #32
 800c1cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c1da:	2b01      	cmp	r3, #1
 800c1dc:	d135      	bne.n	800c24a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	330c      	adds	r3, #12
 800c1ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1ec:	697b      	ldr	r3, [r7, #20]
 800c1ee:	e853 3f00 	ldrex	r3, [r3]
 800c1f2:	613b      	str	r3, [r7, #16]
   return(result);
 800c1f4:	693b      	ldr	r3, [r7, #16]
 800c1f6:	f023 0310 	bic.w	r3, r3, #16
 800c1fa:	627b      	str	r3, [r7, #36]	@ 0x24
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	330c      	adds	r3, #12
 800c202:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c204:	623a      	str	r2, [r7, #32]
 800c206:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c208:	69f9      	ldr	r1, [r7, #28]
 800c20a:	6a3a      	ldr	r2, [r7, #32]
 800c20c:	e841 2300 	strex	r3, r2, [r1]
 800c210:	61bb      	str	r3, [r7, #24]
   return(result);
 800c212:	69bb      	ldr	r3, [r7, #24]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d1e5      	bne.n	800c1e4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	f003 0310 	and.w	r3, r3, #16
 800c222:	2b10      	cmp	r3, #16
 800c224:	d10a      	bne.n	800c23c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c226:	2300      	movs	r3, #0
 800c228:	60fb      	str	r3, [r7, #12]
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	60fb      	str	r3, [r7, #12]
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	685b      	ldr	r3, [r3, #4]
 800c238:	60fb      	str	r3, [r7, #12]
 800c23a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c240:	4619      	mov	r1, r3
 800c242:	6878      	ldr	r0, [r7, #4]
 800c244:	f7fb fae0 	bl	8007808 <HAL_UARTEx_RxEventCallback>
 800c248:	e002      	b.n	800c250 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c24a:	6878      	ldr	r0, [r7, #4]
 800c24c:	f7ff fdc8 	bl	800bde0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c250:	2300      	movs	r3, #0
 800c252:	e002      	b.n	800c25a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800c254:	2300      	movs	r3, #0
 800c256:	e000      	b.n	800c25a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800c258:	2302      	movs	r3, #2
  }
}
 800c25a:	4618      	mov	r0, r3
 800c25c:	3730      	adds	r7, #48	@ 0x30
 800c25e:	46bd      	mov	sp, r7
 800c260:	bd80      	pop	{r7, pc}
	...

0800c264 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c264:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c268:	b0c0      	sub	sp, #256	@ 0x100
 800c26a:	af00      	add	r7, sp, #0
 800c26c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	691b      	ldr	r3, [r3, #16]
 800c278:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800c27c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c280:	68d9      	ldr	r1, [r3, #12]
 800c282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c286:	681a      	ldr	r2, [r3, #0]
 800c288:	ea40 0301 	orr.w	r3, r0, r1
 800c28c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c28e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c292:	689a      	ldr	r2, [r3, #8]
 800c294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c298:	691b      	ldr	r3, [r3, #16]
 800c29a:	431a      	orrs	r2, r3
 800c29c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2a0:	695b      	ldr	r3, [r3, #20]
 800c2a2:	431a      	orrs	r2, r3
 800c2a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2a8:	69db      	ldr	r3, [r3, #28]
 800c2aa:	4313      	orrs	r3, r2
 800c2ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c2b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	68db      	ldr	r3, [r3, #12]
 800c2b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800c2bc:	f021 010c 	bic.w	r1, r1, #12
 800c2c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2c4:	681a      	ldr	r2, [r3, #0]
 800c2c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800c2ca:	430b      	orrs	r3, r1
 800c2cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c2ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	695b      	ldr	r3, [r3, #20]
 800c2d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800c2da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2de:	6999      	ldr	r1, [r3, #24]
 800c2e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2e4:	681a      	ldr	r2, [r3, #0]
 800c2e6:	ea40 0301 	orr.w	r3, r0, r1
 800c2ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c2ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2f0:	681a      	ldr	r2, [r3, #0]
 800c2f2:	4b8f      	ldr	r3, [pc, #572]	@ (800c530 <UART_SetConfig+0x2cc>)
 800c2f4:	429a      	cmp	r2, r3
 800c2f6:	d005      	beq.n	800c304 <UART_SetConfig+0xa0>
 800c2f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c2fc:	681a      	ldr	r2, [r3, #0]
 800c2fe:	4b8d      	ldr	r3, [pc, #564]	@ (800c534 <UART_SetConfig+0x2d0>)
 800c300:	429a      	cmp	r2, r3
 800c302:	d104      	bne.n	800c30e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c304:	f7fe fb9a 	bl	800aa3c <HAL_RCC_GetPCLK2Freq>
 800c308:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800c30c:	e003      	b.n	800c316 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c30e:	f7fe fb81 	bl	800aa14 <HAL_RCC_GetPCLK1Freq>
 800c312:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c31a:	69db      	ldr	r3, [r3, #28]
 800c31c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c320:	f040 810c 	bne.w	800c53c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c324:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c328:	2200      	movs	r2, #0
 800c32a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800c32e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800c332:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800c336:	4622      	mov	r2, r4
 800c338:	462b      	mov	r3, r5
 800c33a:	1891      	adds	r1, r2, r2
 800c33c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800c33e:	415b      	adcs	r3, r3
 800c340:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c342:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800c346:	4621      	mov	r1, r4
 800c348:	eb12 0801 	adds.w	r8, r2, r1
 800c34c:	4629      	mov	r1, r5
 800c34e:	eb43 0901 	adc.w	r9, r3, r1
 800c352:	f04f 0200 	mov.w	r2, #0
 800c356:	f04f 0300 	mov.w	r3, #0
 800c35a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c35e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c362:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c366:	4690      	mov	r8, r2
 800c368:	4699      	mov	r9, r3
 800c36a:	4623      	mov	r3, r4
 800c36c:	eb18 0303 	adds.w	r3, r8, r3
 800c370:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800c374:	462b      	mov	r3, r5
 800c376:	eb49 0303 	adc.w	r3, r9, r3
 800c37a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800c37e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c382:	685b      	ldr	r3, [r3, #4]
 800c384:	2200      	movs	r2, #0
 800c386:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800c38a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800c38e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800c392:	460b      	mov	r3, r1
 800c394:	18db      	adds	r3, r3, r3
 800c396:	653b      	str	r3, [r7, #80]	@ 0x50
 800c398:	4613      	mov	r3, r2
 800c39a:	eb42 0303 	adc.w	r3, r2, r3
 800c39e:	657b      	str	r3, [r7, #84]	@ 0x54
 800c3a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c3a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800c3a8:	f7f4 fc76 	bl	8000c98 <__aeabi_uldivmod>
 800c3ac:	4602      	mov	r2, r0
 800c3ae:	460b      	mov	r3, r1
 800c3b0:	4b61      	ldr	r3, [pc, #388]	@ (800c538 <UART_SetConfig+0x2d4>)
 800c3b2:	fba3 2302 	umull	r2, r3, r3, r2
 800c3b6:	095b      	lsrs	r3, r3, #5
 800c3b8:	011c      	lsls	r4, r3, #4
 800c3ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c3be:	2200      	movs	r2, #0
 800c3c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c3c4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800c3c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800c3cc:	4642      	mov	r2, r8
 800c3ce:	464b      	mov	r3, r9
 800c3d0:	1891      	adds	r1, r2, r2
 800c3d2:	64b9      	str	r1, [r7, #72]	@ 0x48
 800c3d4:	415b      	adcs	r3, r3
 800c3d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c3d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800c3dc:	4641      	mov	r1, r8
 800c3de:	eb12 0a01 	adds.w	sl, r2, r1
 800c3e2:	4649      	mov	r1, r9
 800c3e4:	eb43 0b01 	adc.w	fp, r3, r1
 800c3e8:	f04f 0200 	mov.w	r2, #0
 800c3ec:	f04f 0300 	mov.w	r3, #0
 800c3f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c3f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800c3f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c3fc:	4692      	mov	sl, r2
 800c3fe:	469b      	mov	fp, r3
 800c400:	4643      	mov	r3, r8
 800c402:	eb1a 0303 	adds.w	r3, sl, r3
 800c406:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c40a:	464b      	mov	r3, r9
 800c40c:	eb4b 0303 	adc.w	r3, fp, r3
 800c410:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800c414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c418:	685b      	ldr	r3, [r3, #4]
 800c41a:	2200      	movs	r2, #0
 800c41c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c420:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800c424:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800c428:	460b      	mov	r3, r1
 800c42a:	18db      	adds	r3, r3, r3
 800c42c:	643b      	str	r3, [r7, #64]	@ 0x40
 800c42e:	4613      	mov	r3, r2
 800c430:	eb42 0303 	adc.w	r3, r2, r3
 800c434:	647b      	str	r3, [r7, #68]	@ 0x44
 800c436:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800c43a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800c43e:	f7f4 fc2b 	bl	8000c98 <__aeabi_uldivmod>
 800c442:	4602      	mov	r2, r0
 800c444:	460b      	mov	r3, r1
 800c446:	4611      	mov	r1, r2
 800c448:	4b3b      	ldr	r3, [pc, #236]	@ (800c538 <UART_SetConfig+0x2d4>)
 800c44a:	fba3 2301 	umull	r2, r3, r3, r1
 800c44e:	095b      	lsrs	r3, r3, #5
 800c450:	2264      	movs	r2, #100	@ 0x64
 800c452:	fb02 f303 	mul.w	r3, r2, r3
 800c456:	1acb      	subs	r3, r1, r3
 800c458:	00db      	lsls	r3, r3, #3
 800c45a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800c45e:	4b36      	ldr	r3, [pc, #216]	@ (800c538 <UART_SetConfig+0x2d4>)
 800c460:	fba3 2302 	umull	r2, r3, r3, r2
 800c464:	095b      	lsrs	r3, r3, #5
 800c466:	005b      	lsls	r3, r3, #1
 800c468:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800c46c:	441c      	add	r4, r3
 800c46e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c472:	2200      	movs	r2, #0
 800c474:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c478:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800c47c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800c480:	4642      	mov	r2, r8
 800c482:	464b      	mov	r3, r9
 800c484:	1891      	adds	r1, r2, r2
 800c486:	63b9      	str	r1, [r7, #56]	@ 0x38
 800c488:	415b      	adcs	r3, r3
 800c48a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c48c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800c490:	4641      	mov	r1, r8
 800c492:	1851      	adds	r1, r2, r1
 800c494:	6339      	str	r1, [r7, #48]	@ 0x30
 800c496:	4649      	mov	r1, r9
 800c498:	414b      	adcs	r3, r1
 800c49a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c49c:	f04f 0200 	mov.w	r2, #0
 800c4a0:	f04f 0300 	mov.w	r3, #0
 800c4a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800c4a8:	4659      	mov	r1, fp
 800c4aa:	00cb      	lsls	r3, r1, #3
 800c4ac:	4651      	mov	r1, sl
 800c4ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c4b2:	4651      	mov	r1, sl
 800c4b4:	00ca      	lsls	r2, r1, #3
 800c4b6:	4610      	mov	r0, r2
 800c4b8:	4619      	mov	r1, r3
 800c4ba:	4603      	mov	r3, r0
 800c4bc:	4642      	mov	r2, r8
 800c4be:	189b      	adds	r3, r3, r2
 800c4c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c4c4:	464b      	mov	r3, r9
 800c4c6:	460a      	mov	r2, r1
 800c4c8:	eb42 0303 	adc.w	r3, r2, r3
 800c4cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c4d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c4d4:	685b      	ldr	r3, [r3, #4]
 800c4d6:	2200      	movs	r2, #0
 800c4d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c4dc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800c4e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800c4e4:	460b      	mov	r3, r1
 800c4e6:	18db      	adds	r3, r3, r3
 800c4e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c4ea:	4613      	mov	r3, r2
 800c4ec:	eb42 0303 	adc.w	r3, r2, r3
 800c4f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c4f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800c4f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800c4fa:	f7f4 fbcd 	bl	8000c98 <__aeabi_uldivmod>
 800c4fe:	4602      	mov	r2, r0
 800c500:	460b      	mov	r3, r1
 800c502:	4b0d      	ldr	r3, [pc, #52]	@ (800c538 <UART_SetConfig+0x2d4>)
 800c504:	fba3 1302 	umull	r1, r3, r3, r2
 800c508:	095b      	lsrs	r3, r3, #5
 800c50a:	2164      	movs	r1, #100	@ 0x64
 800c50c:	fb01 f303 	mul.w	r3, r1, r3
 800c510:	1ad3      	subs	r3, r2, r3
 800c512:	00db      	lsls	r3, r3, #3
 800c514:	3332      	adds	r3, #50	@ 0x32
 800c516:	4a08      	ldr	r2, [pc, #32]	@ (800c538 <UART_SetConfig+0x2d4>)
 800c518:	fba2 2303 	umull	r2, r3, r2, r3
 800c51c:	095b      	lsrs	r3, r3, #5
 800c51e:	f003 0207 	and.w	r2, r3, #7
 800c522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	4422      	add	r2, r4
 800c52a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c52c:	e106      	b.n	800c73c <UART_SetConfig+0x4d8>
 800c52e:	bf00      	nop
 800c530:	40011000 	.word	0x40011000
 800c534:	40011400 	.word	0x40011400
 800c538:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c53c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c540:	2200      	movs	r2, #0
 800c542:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c546:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800c54a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800c54e:	4642      	mov	r2, r8
 800c550:	464b      	mov	r3, r9
 800c552:	1891      	adds	r1, r2, r2
 800c554:	6239      	str	r1, [r7, #32]
 800c556:	415b      	adcs	r3, r3
 800c558:	627b      	str	r3, [r7, #36]	@ 0x24
 800c55a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c55e:	4641      	mov	r1, r8
 800c560:	1854      	adds	r4, r2, r1
 800c562:	4649      	mov	r1, r9
 800c564:	eb43 0501 	adc.w	r5, r3, r1
 800c568:	f04f 0200 	mov.w	r2, #0
 800c56c:	f04f 0300 	mov.w	r3, #0
 800c570:	00eb      	lsls	r3, r5, #3
 800c572:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c576:	00e2      	lsls	r2, r4, #3
 800c578:	4614      	mov	r4, r2
 800c57a:	461d      	mov	r5, r3
 800c57c:	4643      	mov	r3, r8
 800c57e:	18e3      	adds	r3, r4, r3
 800c580:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c584:	464b      	mov	r3, r9
 800c586:	eb45 0303 	adc.w	r3, r5, r3
 800c58a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c58e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c592:	685b      	ldr	r3, [r3, #4]
 800c594:	2200      	movs	r2, #0
 800c596:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c59a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c59e:	f04f 0200 	mov.w	r2, #0
 800c5a2:	f04f 0300 	mov.w	r3, #0
 800c5a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800c5aa:	4629      	mov	r1, r5
 800c5ac:	008b      	lsls	r3, r1, #2
 800c5ae:	4621      	mov	r1, r4
 800c5b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c5b4:	4621      	mov	r1, r4
 800c5b6:	008a      	lsls	r2, r1, #2
 800c5b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800c5bc:	f7f4 fb6c 	bl	8000c98 <__aeabi_uldivmod>
 800c5c0:	4602      	mov	r2, r0
 800c5c2:	460b      	mov	r3, r1
 800c5c4:	4b60      	ldr	r3, [pc, #384]	@ (800c748 <UART_SetConfig+0x4e4>)
 800c5c6:	fba3 2302 	umull	r2, r3, r3, r2
 800c5ca:	095b      	lsrs	r3, r3, #5
 800c5cc:	011c      	lsls	r4, r3, #4
 800c5ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c5d8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800c5dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800c5e0:	4642      	mov	r2, r8
 800c5e2:	464b      	mov	r3, r9
 800c5e4:	1891      	adds	r1, r2, r2
 800c5e6:	61b9      	str	r1, [r7, #24]
 800c5e8:	415b      	adcs	r3, r3
 800c5ea:	61fb      	str	r3, [r7, #28]
 800c5ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c5f0:	4641      	mov	r1, r8
 800c5f2:	1851      	adds	r1, r2, r1
 800c5f4:	6139      	str	r1, [r7, #16]
 800c5f6:	4649      	mov	r1, r9
 800c5f8:	414b      	adcs	r3, r1
 800c5fa:	617b      	str	r3, [r7, #20]
 800c5fc:	f04f 0200 	mov.w	r2, #0
 800c600:	f04f 0300 	mov.w	r3, #0
 800c604:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800c608:	4659      	mov	r1, fp
 800c60a:	00cb      	lsls	r3, r1, #3
 800c60c:	4651      	mov	r1, sl
 800c60e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c612:	4651      	mov	r1, sl
 800c614:	00ca      	lsls	r2, r1, #3
 800c616:	4610      	mov	r0, r2
 800c618:	4619      	mov	r1, r3
 800c61a:	4603      	mov	r3, r0
 800c61c:	4642      	mov	r2, r8
 800c61e:	189b      	adds	r3, r3, r2
 800c620:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c624:	464b      	mov	r3, r9
 800c626:	460a      	mov	r2, r1
 800c628:	eb42 0303 	adc.w	r3, r2, r3
 800c62c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c634:	685b      	ldr	r3, [r3, #4]
 800c636:	2200      	movs	r2, #0
 800c638:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c63a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800c63c:	f04f 0200 	mov.w	r2, #0
 800c640:	f04f 0300 	mov.w	r3, #0
 800c644:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800c648:	4649      	mov	r1, r9
 800c64a:	008b      	lsls	r3, r1, #2
 800c64c:	4641      	mov	r1, r8
 800c64e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c652:	4641      	mov	r1, r8
 800c654:	008a      	lsls	r2, r1, #2
 800c656:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c65a:	f7f4 fb1d 	bl	8000c98 <__aeabi_uldivmod>
 800c65e:	4602      	mov	r2, r0
 800c660:	460b      	mov	r3, r1
 800c662:	4611      	mov	r1, r2
 800c664:	4b38      	ldr	r3, [pc, #224]	@ (800c748 <UART_SetConfig+0x4e4>)
 800c666:	fba3 2301 	umull	r2, r3, r3, r1
 800c66a:	095b      	lsrs	r3, r3, #5
 800c66c:	2264      	movs	r2, #100	@ 0x64
 800c66e:	fb02 f303 	mul.w	r3, r2, r3
 800c672:	1acb      	subs	r3, r1, r3
 800c674:	011b      	lsls	r3, r3, #4
 800c676:	3332      	adds	r3, #50	@ 0x32
 800c678:	4a33      	ldr	r2, [pc, #204]	@ (800c748 <UART_SetConfig+0x4e4>)
 800c67a:	fba2 2303 	umull	r2, r3, r2, r3
 800c67e:	095b      	lsrs	r3, r3, #5
 800c680:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c684:	441c      	add	r4, r3
 800c686:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c68a:	2200      	movs	r2, #0
 800c68c:	673b      	str	r3, [r7, #112]	@ 0x70
 800c68e:	677a      	str	r2, [r7, #116]	@ 0x74
 800c690:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800c694:	4642      	mov	r2, r8
 800c696:	464b      	mov	r3, r9
 800c698:	1891      	adds	r1, r2, r2
 800c69a:	60b9      	str	r1, [r7, #8]
 800c69c:	415b      	adcs	r3, r3
 800c69e:	60fb      	str	r3, [r7, #12]
 800c6a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c6a4:	4641      	mov	r1, r8
 800c6a6:	1851      	adds	r1, r2, r1
 800c6a8:	6039      	str	r1, [r7, #0]
 800c6aa:	4649      	mov	r1, r9
 800c6ac:	414b      	adcs	r3, r1
 800c6ae:	607b      	str	r3, [r7, #4]
 800c6b0:	f04f 0200 	mov.w	r2, #0
 800c6b4:	f04f 0300 	mov.w	r3, #0
 800c6b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c6bc:	4659      	mov	r1, fp
 800c6be:	00cb      	lsls	r3, r1, #3
 800c6c0:	4651      	mov	r1, sl
 800c6c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c6c6:	4651      	mov	r1, sl
 800c6c8:	00ca      	lsls	r2, r1, #3
 800c6ca:	4610      	mov	r0, r2
 800c6cc:	4619      	mov	r1, r3
 800c6ce:	4603      	mov	r3, r0
 800c6d0:	4642      	mov	r2, r8
 800c6d2:	189b      	adds	r3, r3, r2
 800c6d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c6d6:	464b      	mov	r3, r9
 800c6d8:	460a      	mov	r2, r1
 800c6da:	eb42 0303 	adc.w	r3, r2, r3
 800c6de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c6e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6e4:	685b      	ldr	r3, [r3, #4]
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	663b      	str	r3, [r7, #96]	@ 0x60
 800c6ea:	667a      	str	r2, [r7, #100]	@ 0x64
 800c6ec:	f04f 0200 	mov.w	r2, #0
 800c6f0:	f04f 0300 	mov.w	r3, #0
 800c6f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800c6f8:	4649      	mov	r1, r9
 800c6fa:	008b      	lsls	r3, r1, #2
 800c6fc:	4641      	mov	r1, r8
 800c6fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c702:	4641      	mov	r1, r8
 800c704:	008a      	lsls	r2, r1, #2
 800c706:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800c70a:	f7f4 fac5 	bl	8000c98 <__aeabi_uldivmod>
 800c70e:	4602      	mov	r2, r0
 800c710:	460b      	mov	r3, r1
 800c712:	4b0d      	ldr	r3, [pc, #52]	@ (800c748 <UART_SetConfig+0x4e4>)
 800c714:	fba3 1302 	umull	r1, r3, r3, r2
 800c718:	095b      	lsrs	r3, r3, #5
 800c71a:	2164      	movs	r1, #100	@ 0x64
 800c71c:	fb01 f303 	mul.w	r3, r1, r3
 800c720:	1ad3      	subs	r3, r2, r3
 800c722:	011b      	lsls	r3, r3, #4
 800c724:	3332      	adds	r3, #50	@ 0x32
 800c726:	4a08      	ldr	r2, [pc, #32]	@ (800c748 <UART_SetConfig+0x4e4>)
 800c728:	fba2 2303 	umull	r2, r3, r2, r3
 800c72c:	095b      	lsrs	r3, r3, #5
 800c72e:	f003 020f 	and.w	r2, r3, #15
 800c732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	4422      	add	r2, r4
 800c73a:	609a      	str	r2, [r3, #8]
}
 800c73c:	bf00      	nop
 800c73e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800c742:	46bd      	mov	sp, r7
 800c744:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c748:	51eb851f 	.word	0x51eb851f

0800c74c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c74c:	b580      	push	{r7, lr}
 800c74e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800c750:	4904      	ldr	r1, [pc, #16]	@ (800c764 <MX_FATFS_Init+0x18>)
 800c752:	4805      	ldr	r0, [pc, #20]	@ (800c768 <MX_FATFS_Init+0x1c>)
 800c754:	f000 f8b0 	bl	800c8b8 <FATFS_LinkDriver>
 800c758:	4603      	mov	r3, r0
 800c75a:	461a      	mov	r2, r3
 800c75c:	4b03      	ldr	r3, [pc, #12]	@ (800c76c <MX_FATFS_Init+0x20>)
 800c75e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c760:	bf00      	nop
 800c762:	bd80      	pop	{r7, pc}
 800c764:	20001b60 	.word	0x20001b60
 800c768:	20000920 	.word	0x20000920
 800c76c:	20001b5c 	.word	0x20001b5c

0800c770 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800c770:	b480      	push	{r7}
 800c772:	b083      	sub	sp, #12
 800c774:	af00      	add	r7, sp, #0
 800c776:	4603      	mov	r3, r0
 800c778:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800c77a:	4b06      	ldr	r3, [pc, #24]	@ (800c794 <USER_initialize+0x24>)
 800c77c:	2201      	movs	r2, #1
 800c77e:	701a      	strb	r2, [r3, #0]
    return Stat;
 800c780:	4b04      	ldr	r3, [pc, #16]	@ (800c794 <USER_initialize+0x24>)
 800c782:	781b      	ldrb	r3, [r3, #0]
 800c784:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800c786:	4618      	mov	r0, r3
 800c788:	370c      	adds	r7, #12
 800c78a:	46bd      	mov	sp, r7
 800c78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c790:	4770      	bx	lr
 800c792:	bf00      	nop
 800c794:	2000091d 	.word	0x2000091d

0800c798 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800c798:	b480      	push	{r7}
 800c79a:	b083      	sub	sp, #12
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	4603      	mov	r3, r0
 800c7a0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800c7a2:	4b06      	ldr	r3, [pc, #24]	@ (800c7bc <USER_status+0x24>)
 800c7a4:	2201      	movs	r2, #1
 800c7a6:	701a      	strb	r2, [r3, #0]
    return Stat;
 800c7a8:	4b04      	ldr	r3, [pc, #16]	@ (800c7bc <USER_status+0x24>)
 800c7aa:	781b      	ldrb	r3, [r3, #0]
 800c7ac:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	370c      	adds	r7, #12
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b8:	4770      	bx	lr
 800c7ba:	bf00      	nop
 800c7bc:	2000091d 	.word	0x2000091d

0800c7c0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800c7c0:	b480      	push	{r7}
 800c7c2:	b085      	sub	sp, #20
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	60b9      	str	r1, [r7, #8]
 800c7c8:	607a      	str	r2, [r7, #4]
 800c7ca:	603b      	str	r3, [r7, #0]
 800c7cc:	4603      	mov	r3, r0
 800c7ce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800c7d0:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800c7d2:	4618      	mov	r0, r3
 800c7d4:	3714      	adds	r7, #20
 800c7d6:	46bd      	mov	sp, r7
 800c7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7dc:	4770      	bx	lr

0800c7de <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800c7de:	b480      	push	{r7}
 800c7e0:	b085      	sub	sp, #20
 800c7e2:	af00      	add	r7, sp, #0
 800c7e4:	60b9      	str	r1, [r7, #8]
 800c7e6:	607a      	str	r2, [r7, #4]
 800c7e8:	603b      	str	r3, [r7, #0]
 800c7ea:	4603      	mov	r3, r0
 800c7ec:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800c7ee:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	3714      	adds	r7, #20
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7fa:	4770      	bx	lr

0800c7fc <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800c7fc:	b480      	push	{r7}
 800c7fe:	b085      	sub	sp, #20
 800c800:	af00      	add	r7, sp, #0
 800c802:	4603      	mov	r3, r0
 800c804:	603a      	str	r2, [r7, #0]
 800c806:	71fb      	strb	r3, [r7, #7]
 800c808:	460b      	mov	r3, r1
 800c80a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800c80c:	2301      	movs	r3, #1
 800c80e:	73fb      	strb	r3, [r7, #15]
    return res;
 800c810:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800c812:	4618      	mov	r0, r3
 800c814:	3714      	adds	r7, #20
 800c816:	46bd      	mov	sp, r7
 800c818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81c:	4770      	bx	lr
	...

0800c820 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c820:	b480      	push	{r7}
 800c822:	b087      	sub	sp, #28
 800c824:	af00      	add	r7, sp, #0
 800c826:	60f8      	str	r0, [r7, #12]
 800c828:	60b9      	str	r1, [r7, #8]
 800c82a:	4613      	mov	r3, r2
 800c82c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c82e:	2301      	movs	r3, #1
 800c830:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c832:	2300      	movs	r3, #0
 800c834:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c836:	4b1f      	ldr	r3, [pc, #124]	@ (800c8b4 <FATFS_LinkDriverEx+0x94>)
 800c838:	7a5b      	ldrb	r3, [r3, #9]
 800c83a:	b2db      	uxtb	r3, r3
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d131      	bne.n	800c8a4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c840:	4b1c      	ldr	r3, [pc, #112]	@ (800c8b4 <FATFS_LinkDriverEx+0x94>)
 800c842:	7a5b      	ldrb	r3, [r3, #9]
 800c844:	b2db      	uxtb	r3, r3
 800c846:	461a      	mov	r2, r3
 800c848:	4b1a      	ldr	r3, [pc, #104]	@ (800c8b4 <FATFS_LinkDriverEx+0x94>)
 800c84a:	2100      	movs	r1, #0
 800c84c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c84e:	4b19      	ldr	r3, [pc, #100]	@ (800c8b4 <FATFS_LinkDriverEx+0x94>)
 800c850:	7a5b      	ldrb	r3, [r3, #9]
 800c852:	b2db      	uxtb	r3, r3
 800c854:	4a17      	ldr	r2, [pc, #92]	@ (800c8b4 <FATFS_LinkDriverEx+0x94>)
 800c856:	009b      	lsls	r3, r3, #2
 800c858:	4413      	add	r3, r2
 800c85a:	68fa      	ldr	r2, [r7, #12]
 800c85c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c85e:	4b15      	ldr	r3, [pc, #84]	@ (800c8b4 <FATFS_LinkDriverEx+0x94>)
 800c860:	7a5b      	ldrb	r3, [r3, #9]
 800c862:	b2db      	uxtb	r3, r3
 800c864:	461a      	mov	r2, r3
 800c866:	4b13      	ldr	r3, [pc, #76]	@ (800c8b4 <FATFS_LinkDriverEx+0x94>)
 800c868:	4413      	add	r3, r2
 800c86a:	79fa      	ldrb	r2, [r7, #7]
 800c86c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c86e:	4b11      	ldr	r3, [pc, #68]	@ (800c8b4 <FATFS_LinkDriverEx+0x94>)
 800c870:	7a5b      	ldrb	r3, [r3, #9]
 800c872:	b2db      	uxtb	r3, r3
 800c874:	1c5a      	adds	r2, r3, #1
 800c876:	b2d1      	uxtb	r1, r2
 800c878:	4a0e      	ldr	r2, [pc, #56]	@ (800c8b4 <FATFS_LinkDriverEx+0x94>)
 800c87a:	7251      	strb	r1, [r2, #9]
 800c87c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c87e:	7dbb      	ldrb	r3, [r7, #22]
 800c880:	3330      	adds	r3, #48	@ 0x30
 800c882:	b2da      	uxtb	r2, r3
 800c884:	68bb      	ldr	r3, [r7, #8]
 800c886:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c888:	68bb      	ldr	r3, [r7, #8]
 800c88a:	3301      	adds	r3, #1
 800c88c:	223a      	movs	r2, #58	@ 0x3a
 800c88e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c890:	68bb      	ldr	r3, [r7, #8]
 800c892:	3302      	adds	r3, #2
 800c894:	222f      	movs	r2, #47	@ 0x2f
 800c896:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c898:	68bb      	ldr	r3, [r7, #8]
 800c89a:	3303      	adds	r3, #3
 800c89c:	2200      	movs	r2, #0
 800c89e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c8a0:	2300      	movs	r3, #0
 800c8a2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c8a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	371c      	adds	r7, #28
 800c8aa:	46bd      	mov	sp, r7
 800c8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b0:	4770      	bx	lr
 800c8b2:	bf00      	nop
 800c8b4:	20001b64 	.word	0x20001b64

0800c8b8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c8b8:	b580      	push	{r7, lr}
 800c8ba:	b082      	sub	sp, #8
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
 800c8c0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	6839      	ldr	r1, [r7, #0]
 800c8c6:	6878      	ldr	r0, [r7, #4]
 800c8c8:	f7ff ffaa 	bl	800c820 <FATFS_LinkDriverEx>
 800c8cc:	4603      	mov	r3, r0
}
 800c8ce:	4618      	mov	r0, r3
 800c8d0:	3708      	adds	r7, #8
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	bd80      	pop	{r7, pc}
	...

0800c8d8 <malloc>:
 800c8d8:	4b02      	ldr	r3, [pc, #8]	@ (800c8e4 <malloc+0xc>)
 800c8da:	4601      	mov	r1, r0
 800c8dc:	6818      	ldr	r0, [r3, #0]
 800c8de:	f000 b82d 	b.w	800c93c <_malloc_r>
 800c8e2:	bf00      	nop
 800c8e4:	20000934 	.word	0x20000934

0800c8e8 <free>:
 800c8e8:	4b02      	ldr	r3, [pc, #8]	@ (800c8f4 <free+0xc>)
 800c8ea:	4601      	mov	r1, r0
 800c8ec:	6818      	ldr	r0, [r3, #0]
 800c8ee:	f000 b8f5 	b.w	800cadc <_free_r>
 800c8f2:	bf00      	nop
 800c8f4:	20000934 	.word	0x20000934

0800c8f8 <sbrk_aligned>:
 800c8f8:	b570      	push	{r4, r5, r6, lr}
 800c8fa:	4e0f      	ldr	r6, [pc, #60]	@ (800c938 <sbrk_aligned+0x40>)
 800c8fc:	460c      	mov	r4, r1
 800c8fe:	6831      	ldr	r1, [r6, #0]
 800c900:	4605      	mov	r5, r0
 800c902:	b911      	cbnz	r1, 800c90a <sbrk_aligned+0x12>
 800c904:	f000 f8ae 	bl	800ca64 <_sbrk_r>
 800c908:	6030      	str	r0, [r6, #0]
 800c90a:	4621      	mov	r1, r4
 800c90c:	4628      	mov	r0, r5
 800c90e:	f000 f8a9 	bl	800ca64 <_sbrk_r>
 800c912:	1c43      	adds	r3, r0, #1
 800c914:	d103      	bne.n	800c91e <sbrk_aligned+0x26>
 800c916:	f04f 34ff 	mov.w	r4, #4294967295
 800c91a:	4620      	mov	r0, r4
 800c91c:	bd70      	pop	{r4, r5, r6, pc}
 800c91e:	1cc4      	adds	r4, r0, #3
 800c920:	f024 0403 	bic.w	r4, r4, #3
 800c924:	42a0      	cmp	r0, r4
 800c926:	d0f8      	beq.n	800c91a <sbrk_aligned+0x22>
 800c928:	1a21      	subs	r1, r4, r0
 800c92a:	4628      	mov	r0, r5
 800c92c:	f000 f89a 	bl	800ca64 <_sbrk_r>
 800c930:	3001      	adds	r0, #1
 800c932:	d1f2      	bne.n	800c91a <sbrk_aligned+0x22>
 800c934:	e7ef      	b.n	800c916 <sbrk_aligned+0x1e>
 800c936:	bf00      	nop
 800c938:	20001b70 	.word	0x20001b70

0800c93c <_malloc_r>:
 800c93c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c940:	1ccd      	adds	r5, r1, #3
 800c942:	f025 0503 	bic.w	r5, r5, #3
 800c946:	3508      	adds	r5, #8
 800c948:	2d0c      	cmp	r5, #12
 800c94a:	bf38      	it	cc
 800c94c:	250c      	movcc	r5, #12
 800c94e:	2d00      	cmp	r5, #0
 800c950:	4606      	mov	r6, r0
 800c952:	db01      	blt.n	800c958 <_malloc_r+0x1c>
 800c954:	42a9      	cmp	r1, r5
 800c956:	d904      	bls.n	800c962 <_malloc_r+0x26>
 800c958:	230c      	movs	r3, #12
 800c95a:	6033      	str	r3, [r6, #0]
 800c95c:	2000      	movs	r0, #0
 800c95e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c962:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ca38 <_malloc_r+0xfc>
 800c966:	f000 f869 	bl	800ca3c <__malloc_lock>
 800c96a:	f8d8 3000 	ldr.w	r3, [r8]
 800c96e:	461c      	mov	r4, r3
 800c970:	bb44      	cbnz	r4, 800c9c4 <_malloc_r+0x88>
 800c972:	4629      	mov	r1, r5
 800c974:	4630      	mov	r0, r6
 800c976:	f7ff ffbf 	bl	800c8f8 <sbrk_aligned>
 800c97a:	1c43      	adds	r3, r0, #1
 800c97c:	4604      	mov	r4, r0
 800c97e:	d158      	bne.n	800ca32 <_malloc_r+0xf6>
 800c980:	f8d8 4000 	ldr.w	r4, [r8]
 800c984:	4627      	mov	r7, r4
 800c986:	2f00      	cmp	r7, #0
 800c988:	d143      	bne.n	800ca12 <_malloc_r+0xd6>
 800c98a:	2c00      	cmp	r4, #0
 800c98c:	d04b      	beq.n	800ca26 <_malloc_r+0xea>
 800c98e:	6823      	ldr	r3, [r4, #0]
 800c990:	4639      	mov	r1, r7
 800c992:	4630      	mov	r0, r6
 800c994:	eb04 0903 	add.w	r9, r4, r3
 800c998:	f000 f864 	bl	800ca64 <_sbrk_r>
 800c99c:	4581      	cmp	r9, r0
 800c99e:	d142      	bne.n	800ca26 <_malloc_r+0xea>
 800c9a0:	6821      	ldr	r1, [r4, #0]
 800c9a2:	1a6d      	subs	r5, r5, r1
 800c9a4:	4629      	mov	r1, r5
 800c9a6:	4630      	mov	r0, r6
 800c9a8:	f7ff ffa6 	bl	800c8f8 <sbrk_aligned>
 800c9ac:	3001      	adds	r0, #1
 800c9ae:	d03a      	beq.n	800ca26 <_malloc_r+0xea>
 800c9b0:	6823      	ldr	r3, [r4, #0]
 800c9b2:	442b      	add	r3, r5
 800c9b4:	6023      	str	r3, [r4, #0]
 800c9b6:	f8d8 3000 	ldr.w	r3, [r8]
 800c9ba:	685a      	ldr	r2, [r3, #4]
 800c9bc:	bb62      	cbnz	r2, 800ca18 <_malloc_r+0xdc>
 800c9be:	f8c8 7000 	str.w	r7, [r8]
 800c9c2:	e00f      	b.n	800c9e4 <_malloc_r+0xa8>
 800c9c4:	6822      	ldr	r2, [r4, #0]
 800c9c6:	1b52      	subs	r2, r2, r5
 800c9c8:	d420      	bmi.n	800ca0c <_malloc_r+0xd0>
 800c9ca:	2a0b      	cmp	r2, #11
 800c9cc:	d917      	bls.n	800c9fe <_malloc_r+0xc2>
 800c9ce:	1961      	adds	r1, r4, r5
 800c9d0:	42a3      	cmp	r3, r4
 800c9d2:	6025      	str	r5, [r4, #0]
 800c9d4:	bf18      	it	ne
 800c9d6:	6059      	strne	r1, [r3, #4]
 800c9d8:	6863      	ldr	r3, [r4, #4]
 800c9da:	bf08      	it	eq
 800c9dc:	f8c8 1000 	streq.w	r1, [r8]
 800c9e0:	5162      	str	r2, [r4, r5]
 800c9e2:	604b      	str	r3, [r1, #4]
 800c9e4:	4630      	mov	r0, r6
 800c9e6:	f000 f82f 	bl	800ca48 <__malloc_unlock>
 800c9ea:	f104 000b 	add.w	r0, r4, #11
 800c9ee:	1d23      	adds	r3, r4, #4
 800c9f0:	f020 0007 	bic.w	r0, r0, #7
 800c9f4:	1ac2      	subs	r2, r0, r3
 800c9f6:	bf1c      	itt	ne
 800c9f8:	1a1b      	subne	r3, r3, r0
 800c9fa:	50a3      	strne	r3, [r4, r2]
 800c9fc:	e7af      	b.n	800c95e <_malloc_r+0x22>
 800c9fe:	6862      	ldr	r2, [r4, #4]
 800ca00:	42a3      	cmp	r3, r4
 800ca02:	bf0c      	ite	eq
 800ca04:	f8c8 2000 	streq.w	r2, [r8]
 800ca08:	605a      	strne	r2, [r3, #4]
 800ca0a:	e7eb      	b.n	800c9e4 <_malloc_r+0xa8>
 800ca0c:	4623      	mov	r3, r4
 800ca0e:	6864      	ldr	r4, [r4, #4]
 800ca10:	e7ae      	b.n	800c970 <_malloc_r+0x34>
 800ca12:	463c      	mov	r4, r7
 800ca14:	687f      	ldr	r7, [r7, #4]
 800ca16:	e7b6      	b.n	800c986 <_malloc_r+0x4a>
 800ca18:	461a      	mov	r2, r3
 800ca1a:	685b      	ldr	r3, [r3, #4]
 800ca1c:	42a3      	cmp	r3, r4
 800ca1e:	d1fb      	bne.n	800ca18 <_malloc_r+0xdc>
 800ca20:	2300      	movs	r3, #0
 800ca22:	6053      	str	r3, [r2, #4]
 800ca24:	e7de      	b.n	800c9e4 <_malloc_r+0xa8>
 800ca26:	230c      	movs	r3, #12
 800ca28:	6033      	str	r3, [r6, #0]
 800ca2a:	4630      	mov	r0, r6
 800ca2c:	f000 f80c 	bl	800ca48 <__malloc_unlock>
 800ca30:	e794      	b.n	800c95c <_malloc_r+0x20>
 800ca32:	6005      	str	r5, [r0, #0]
 800ca34:	e7d6      	b.n	800c9e4 <_malloc_r+0xa8>
 800ca36:	bf00      	nop
 800ca38:	20001b74 	.word	0x20001b74

0800ca3c <__malloc_lock>:
 800ca3c:	4801      	ldr	r0, [pc, #4]	@ (800ca44 <__malloc_lock+0x8>)
 800ca3e:	f000 b84b 	b.w	800cad8 <__retarget_lock_acquire_recursive>
 800ca42:	bf00      	nop
 800ca44:	20001cb4 	.word	0x20001cb4

0800ca48 <__malloc_unlock>:
 800ca48:	4801      	ldr	r0, [pc, #4]	@ (800ca50 <__malloc_unlock+0x8>)
 800ca4a:	f000 b846 	b.w	800cada <__retarget_lock_release_recursive>
 800ca4e:	bf00      	nop
 800ca50:	20001cb4 	.word	0x20001cb4

0800ca54 <memset>:
 800ca54:	4402      	add	r2, r0
 800ca56:	4603      	mov	r3, r0
 800ca58:	4293      	cmp	r3, r2
 800ca5a:	d100      	bne.n	800ca5e <memset+0xa>
 800ca5c:	4770      	bx	lr
 800ca5e:	f803 1b01 	strb.w	r1, [r3], #1
 800ca62:	e7f9      	b.n	800ca58 <memset+0x4>

0800ca64 <_sbrk_r>:
 800ca64:	b538      	push	{r3, r4, r5, lr}
 800ca66:	4d06      	ldr	r5, [pc, #24]	@ (800ca80 <_sbrk_r+0x1c>)
 800ca68:	2300      	movs	r3, #0
 800ca6a:	4604      	mov	r4, r0
 800ca6c:	4608      	mov	r0, r1
 800ca6e:	602b      	str	r3, [r5, #0]
 800ca70:	f7fb fb28 	bl	80080c4 <_sbrk>
 800ca74:	1c43      	adds	r3, r0, #1
 800ca76:	d102      	bne.n	800ca7e <_sbrk_r+0x1a>
 800ca78:	682b      	ldr	r3, [r5, #0]
 800ca7a:	b103      	cbz	r3, 800ca7e <_sbrk_r+0x1a>
 800ca7c:	6023      	str	r3, [r4, #0]
 800ca7e:	bd38      	pop	{r3, r4, r5, pc}
 800ca80:	20001cb0 	.word	0x20001cb0

0800ca84 <__errno>:
 800ca84:	4b01      	ldr	r3, [pc, #4]	@ (800ca8c <__errno+0x8>)
 800ca86:	6818      	ldr	r0, [r3, #0]
 800ca88:	4770      	bx	lr
 800ca8a:	bf00      	nop
 800ca8c:	20000934 	.word	0x20000934

0800ca90 <__libc_init_array>:
 800ca90:	b570      	push	{r4, r5, r6, lr}
 800ca92:	4d0d      	ldr	r5, [pc, #52]	@ (800cac8 <__libc_init_array+0x38>)
 800ca94:	4c0d      	ldr	r4, [pc, #52]	@ (800cacc <__libc_init_array+0x3c>)
 800ca96:	1b64      	subs	r4, r4, r5
 800ca98:	10a4      	asrs	r4, r4, #2
 800ca9a:	2600      	movs	r6, #0
 800ca9c:	42a6      	cmp	r6, r4
 800ca9e:	d109      	bne.n	800cab4 <__libc_init_array+0x24>
 800caa0:	4d0b      	ldr	r5, [pc, #44]	@ (800cad0 <__libc_init_array+0x40>)
 800caa2:	4c0c      	ldr	r4, [pc, #48]	@ (800cad4 <__libc_init_array+0x44>)
 800caa4:	f000 f864 	bl	800cb70 <_init>
 800caa8:	1b64      	subs	r4, r4, r5
 800caaa:	10a4      	asrs	r4, r4, #2
 800caac:	2600      	movs	r6, #0
 800caae:	42a6      	cmp	r6, r4
 800cab0:	d105      	bne.n	800cabe <__libc_init_array+0x2e>
 800cab2:	bd70      	pop	{r4, r5, r6, pc}
 800cab4:	f855 3b04 	ldr.w	r3, [r5], #4
 800cab8:	4798      	blx	r3
 800caba:	3601      	adds	r6, #1
 800cabc:	e7ee      	b.n	800ca9c <__libc_init_array+0xc>
 800cabe:	f855 3b04 	ldr.w	r3, [r5], #4
 800cac2:	4798      	blx	r3
 800cac4:	3601      	adds	r6, #1
 800cac6:	e7f2      	b.n	800caae <__libc_init_array+0x1e>
 800cac8:	0800e0c4 	.word	0x0800e0c4
 800cacc:	0800e0c4 	.word	0x0800e0c4
 800cad0:	0800e0c4 	.word	0x0800e0c4
 800cad4:	0800e0c8 	.word	0x0800e0c8

0800cad8 <__retarget_lock_acquire_recursive>:
 800cad8:	4770      	bx	lr

0800cada <__retarget_lock_release_recursive>:
 800cada:	4770      	bx	lr

0800cadc <_free_r>:
 800cadc:	b538      	push	{r3, r4, r5, lr}
 800cade:	4605      	mov	r5, r0
 800cae0:	2900      	cmp	r1, #0
 800cae2:	d041      	beq.n	800cb68 <_free_r+0x8c>
 800cae4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cae8:	1f0c      	subs	r4, r1, #4
 800caea:	2b00      	cmp	r3, #0
 800caec:	bfb8      	it	lt
 800caee:	18e4      	addlt	r4, r4, r3
 800caf0:	f7ff ffa4 	bl	800ca3c <__malloc_lock>
 800caf4:	4a1d      	ldr	r2, [pc, #116]	@ (800cb6c <_free_r+0x90>)
 800caf6:	6813      	ldr	r3, [r2, #0]
 800caf8:	b933      	cbnz	r3, 800cb08 <_free_r+0x2c>
 800cafa:	6063      	str	r3, [r4, #4]
 800cafc:	6014      	str	r4, [r2, #0]
 800cafe:	4628      	mov	r0, r5
 800cb00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cb04:	f7ff bfa0 	b.w	800ca48 <__malloc_unlock>
 800cb08:	42a3      	cmp	r3, r4
 800cb0a:	d908      	bls.n	800cb1e <_free_r+0x42>
 800cb0c:	6820      	ldr	r0, [r4, #0]
 800cb0e:	1821      	adds	r1, r4, r0
 800cb10:	428b      	cmp	r3, r1
 800cb12:	bf01      	itttt	eq
 800cb14:	6819      	ldreq	r1, [r3, #0]
 800cb16:	685b      	ldreq	r3, [r3, #4]
 800cb18:	1809      	addeq	r1, r1, r0
 800cb1a:	6021      	streq	r1, [r4, #0]
 800cb1c:	e7ed      	b.n	800cafa <_free_r+0x1e>
 800cb1e:	461a      	mov	r2, r3
 800cb20:	685b      	ldr	r3, [r3, #4]
 800cb22:	b10b      	cbz	r3, 800cb28 <_free_r+0x4c>
 800cb24:	42a3      	cmp	r3, r4
 800cb26:	d9fa      	bls.n	800cb1e <_free_r+0x42>
 800cb28:	6811      	ldr	r1, [r2, #0]
 800cb2a:	1850      	adds	r0, r2, r1
 800cb2c:	42a0      	cmp	r0, r4
 800cb2e:	d10b      	bne.n	800cb48 <_free_r+0x6c>
 800cb30:	6820      	ldr	r0, [r4, #0]
 800cb32:	4401      	add	r1, r0
 800cb34:	1850      	adds	r0, r2, r1
 800cb36:	4283      	cmp	r3, r0
 800cb38:	6011      	str	r1, [r2, #0]
 800cb3a:	d1e0      	bne.n	800cafe <_free_r+0x22>
 800cb3c:	6818      	ldr	r0, [r3, #0]
 800cb3e:	685b      	ldr	r3, [r3, #4]
 800cb40:	6053      	str	r3, [r2, #4]
 800cb42:	4408      	add	r0, r1
 800cb44:	6010      	str	r0, [r2, #0]
 800cb46:	e7da      	b.n	800cafe <_free_r+0x22>
 800cb48:	d902      	bls.n	800cb50 <_free_r+0x74>
 800cb4a:	230c      	movs	r3, #12
 800cb4c:	602b      	str	r3, [r5, #0]
 800cb4e:	e7d6      	b.n	800cafe <_free_r+0x22>
 800cb50:	6820      	ldr	r0, [r4, #0]
 800cb52:	1821      	adds	r1, r4, r0
 800cb54:	428b      	cmp	r3, r1
 800cb56:	bf04      	itt	eq
 800cb58:	6819      	ldreq	r1, [r3, #0]
 800cb5a:	685b      	ldreq	r3, [r3, #4]
 800cb5c:	6063      	str	r3, [r4, #4]
 800cb5e:	bf04      	itt	eq
 800cb60:	1809      	addeq	r1, r1, r0
 800cb62:	6021      	streq	r1, [r4, #0]
 800cb64:	6054      	str	r4, [r2, #4]
 800cb66:	e7ca      	b.n	800cafe <_free_r+0x22>
 800cb68:	bd38      	pop	{r3, r4, r5, pc}
 800cb6a:	bf00      	nop
 800cb6c:	20001b74 	.word	0x20001b74

0800cb70 <_init>:
 800cb70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb72:	bf00      	nop
 800cb74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb76:	bc08      	pop	{r3}
 800cb78:	469e      	mov	lr, r3
 800cb7a:	4770      	bx	lr

0800cb7c <_fini>:
 800cb7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb7e:	bf00      	nop
 800cb80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb82:	bc08      	pop	{r3}
 800cb84:	469e      	mov	lr, r3
 800cb86:	4770      	bx	lr
