=====
SETUP
10.553
12.888
23.441
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n238_s2
8.120
9.219
burst_module/burst_controller/addr_PTS_out_rst_s2
10.564
11.366
burst_module/burst_controller/addr_PTS_out_rst_s0
12.888
=====
SETUP
11.164
12.277
23.441
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n238_s2
8.120
9.219
burst_module/burst_controller/addr_sel_s4
9.729
10.755
burst_module/burst_controller/addr_sel_s1
12.277
=====
SETUP
11.514
11.927
23.441
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n238_s2
8.120
9.219
burst_module/burst_controller/addr_PTS_out_word_sel_1_s2
10.564
11.590
burst_module/burst_controller/addr_PTS_out_word_sel_1_s0
11.927
=====
SETUP
11.555
11.885
23.441
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n238_s2
8.120
9.219
burst_module/burst_controller/n238_s10
9.729
10.755
burst_module/burst_controller/internal_counter_0_s0
11.885
=====
SETUP
11.555
11.885
23.441
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n238_s2
8.120
9.219
burst_module/burst_controller/n238_s10
9.729
10.755
burst_module/burst_controller/internal_counter_4_s0
11.885
=====
SETUP
11.555
11.885
23.441
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n238_s2
8.120
9.219
burst_module/burst_controller/n238_s10
9.729
10.755
burst_module/burst_controller/internal_counter_5_s0
11.885
=====
SETUP
11.657
11.783
23.441
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n238_s2
8.120
9.219
burst_module/burst_controller/initial_addr_en_s4
9.236
10.262
burst_module/burst_controller/initial_addr_en_s0
11.783
=====
SETUP
11.725
11.359
23.084
clk_ibuf
0.000
2.088
MRAM_Controller_Module/controller/counter_0_s0
3.484
3.942
MRAM_Controller_Module/controller/read_flag_s7
5.270
6.369
MRAM_Controller_Module/controller/n186_s2
7.201
8.003
MRAM_Controller_Module/controller/n186_s1
8.424
9.523
MRAM_Controller_Module/controller/n186_s0
10.327
11.359
MRAM_Controller_Module/controller/addr_en_s0
11.359
=====
SETUP
11.738
11.703
23.441
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n238_s2
8.120
9.219
burst_module/burst_controller/counter_en_s2
10.564
11.366
burst_module/burst_controller/counter_en_s0
11.703
=====
SETUP
11.896
11.545
23.441
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n238_s2
8.120
9.219
burst_module/burst_controller/n258_s2
10.039
10.841
burst_module/burst_controller/adder_en_s0
11.545
=====
SETUP
12.228
11.212
23.441
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n238_s2
8.120
9.219
burst_module/burst_controller/addr_PTS_out_send_data_s4
10.039
10.841
burst_module/burst_controller/addr_PTS_out_en_s0
11.212
=====
SETUP
12.232
11.208
23.441
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n238_s2
8.120
9.219
burst_module/burst_controller/addr_loaded_flag_s5
10.214
10.839
burst_module/burst_controller/addr_loaded_flag_s0
11.208
=====
SETUP
12.254
10.830
23.084
clk_ibuf
0.000
2.088
MRAM_Controller_Module/controller/counter_0_s0
3.484
3.942
MRAM_Controller_Module/controller/read_flag_s7
5.270
6.369
MRAM_Controller_Module/controller/data_in_from_MRAM_en_s9
6.386
7.418
MRAM_Controller_Module/controller/n137_s10
8.249
9.310
MRAM_Controller_Module/controller/n137_s9
9.731
10.830
MRAM_Controller_Module/controller/data_in_from_MRAM_en_s0
10.830
=====
SETUP
12.261
11.179
23.441
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n238_s2
8.120
9.219
burst_module/burst_controller/addr_PTS_out_send_data_s4
10.039
10.841
burst_module/burst_controller/addr_PTS_out_send_data_s0
11.179
=====
SETUP
12.261
11.179
23.441
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n238_s2
8.120
9.219
burst_module/burst_controller/addr_PTS_out_send_data_s4
10.039
10.841
burst_module/burst_controller/addr_PTS_out_load_s0
11.179
=====
SETUP
12.309
11.131
23.441
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n238_s2
8.120
9.219
burst_module/burst_controller/n238_s10
9.729
10.755
burst_module/burst_controller/internal_counter_1_s0
11.131
=====
SETUP
12.309
11.131
23.441
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n238_s2
8.120
9.219
burst_module/burst_controller/n238_s10
9.729
10.755
burst_module/burst_controller/internal_counter_2_s0
11.131
=====
SETUP
12.309
11.131
23.441
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n238_s2
8.120
9.219
burst_module/burst_controller/n238_s10
9.729
10.755
burst_module/burst_controller/internal_counter_3_s0
11.131
=====
SETUP
12.310
10.774
23.084
clk_ibuf
0.000
2.088
MRAM_Controller_Module/controller/counter_2_s0
3.484
3.942
MRAM_Controller_Module/controller/n91_s3
4.780
5.812
MRAM_Controller_Module/controller/n169_s3
6.654
7.753
MRAM_Controller_Module/controller/n193_s2
8.584
9.616
MRAM_Controller_Module/controller/n193_s0
9.952
10.774
MRAM_Controller_Module/controller/upper_byte_en_s0
10.774
=====
SETUP
12.564
10.876
23.441
clk_ibuf
0.000
2.088
MRAM_Controller_Module/controller/counter_0_s0
3.484
3.942
MRAM_Controller_Module/controller/read_flag_s7
5.270
6.369
MRAM_Controller_Module/controller/n186_s2
7.201
8.023
MRAM_Controller_Module/controller/load_s7
8.034
9.095
MRAM_Controller_Module/controller/load_s6
9.514
10.540
MRAM_Controller_Module/controller/load_s0
10.876
=====
SETUP
12.693
10.391
23.084
clk_ibuf
0.000
2.088
MRAM_Controller_Module/controller/counter_0_s0
3.484
3.942
MRAM_Controller_Module/controller/read_flag_s7
5.270
6.369
MRAM_Controller_Module/controller/data_in_from_MRAM_en_s9
6.386
7.418
MRAM_Controller_Module/controller/n137_s10
8.249
9.348
MRAM_Controller_Module/controller/n50_s12
9.359
10.391
MRAM_Controller_Module/controller/send_data_s1
10.391
=====
SETUP
13.047
10.037
23.084
clk_ibuf
0.000
2.088
MRAM_Controller_Module/controller/counter_2_s0
3.484
3.942
MRAM_Controller_Module/controller/n91_s3
4.780
5.812
MRAM_Controller_Module/controller/n169_s3
6.654
7.753
MRAM_Controller_Module/controller/n192_s2
8.584
9.210
MRAM_Controller_Module/controller/n192_s0
9.215
10.037
MRAM_Controller_Module/controller/lower_byte_en_s0
10.037
=====
SETUP
13.232
10.209
23.441
clk_ibuf
0.000
2.088
MRAM_Controller_Module/controller/counter_4_s0
3.484
3.942
MRAM_Controller_Module/controller/n106_s4
5.251
5.877
MRAM_Controller_Module/controller/n250_s3
6.734
7.760
MRAM_Controller_Module/controller/prev_read_write_sel_intreg_0_s0
10.209
=====
SETUP
13.559
9.881
23.441
clk_ibuf
0.000
2.088
MRAM_Controller_Module/controller/counter_0_s0
3.484
3.942
MRAM_Controller_Module/controller/read_flag_s7
5.270
6.369
MRAM_Controller_Module/controller/read_flag_s6
6.386
7.418
MRAM_Controller_Module/controller/read_flag_s5
8.743
9.545
MRAM_Controller_Module/controller/read_flag_s0
9.881
=====
SETUP
13.606
9.478
23.084
clk_ibuf
0.000
2.088
burst_module/burst_len_STP/data_shift_reg_4_s0
3.484
3.942
burst_module/burst_controller/n238_s4
6.527
7.626
burst_module/burst_controller/n99_s3
8.446
9.478
burst_module/burst_controller/addr_loaded_flag_s0
9.478
=====
HOLD
0.599
3.009
2.410
clk_ibuf
0.000
1.392
MRAM_Controller_Module/data_STP/data_shift_reg_1_s0
2.410
2.743
MRAM_Controller_Module/data_STP/data_shift_reg_0_s0
3.009
=====
HOLD
0.708
3.117
2.410
clk_ibuf
0.000
1.392
MRAM_Controller_Module/controller/chip_en_s1
2.410
2.743
MRAM_Controller_Module/controller/n123_s9
2.745
3.117
MRAM_Controller_Module/controller/chip_en_s1
3.117
=====
HOLD
0.708
3.117
2.410
clk_ibuf
0.000
1.392
MRAM_Controller_Module/controller/upper_byte_en_s0
2.410
2.743
MRAM_Controller_Module/controller/n193_s0
2.745
3.117
MRAM_Controller_Module/controller/upper_byte_en_s0
3.117
=====
HOLD
0.708
3.117
2.410
clk_ibuf
0.000
1.392
MRAM_Controller_Module/controller/data_in_from_MRAM_en_s0
2.410
2.743
MRAM_Controller_Module/controller/n137_s9
2.745
3.117
MRAM_Controller_Module/controller/data_in_from_MRAM_en_s0
3.117
=====
HOLD
0.708
3.117
2.410
clk_ibuf
0.000
1.392
burst_module/burst_controller/internal_counter_3_s0
2.410
2.743
burst_module/burst_controller/n82_s3
2.745
3.117
burst_module/burst_controller/internal_counter_3_s0
3.117
=====
HOLD
0.710
3.120
2.410
clk_ibuf
0.000
1.392
burst_module/counter/counter_reg_0_s0
2.410
2.743
burst_module/counter/n10_s2
2.748
3.120
burst_module/counter/counter_reg_0_s0
3.120
=====
HOLD
0.711
3.121
2.410
clk_ibuf
0.000
1.392
burst_module/burst_controller/internal_counter_1_s0
2.410
2.743
burst_module/burst_controller/n84_s2
2.749
3.121
burst_module/burst_controller/internal_counter_1_s0
3.121
=====
HOLD
0.714
3.123
2.410
clk_ibuf
0.000
1.392
MRAM_Controller_Module/controller/out_en_s3
2.410
2.743
MRAM_Controller_Module/controller/n128_s11
2.751
3.123
MRAM_Controller_Module/controller/out_en_s3
3.123
=====
HOLD
0.731
3.140
2.410
clk_ibuf
0.000
1.392
burst_module/counter/counter_reg_3_s0
2.410
2.743
burst_module/counter/n7_s
2.746
3.140
burst_module/counter/counter_reg_3_s0
3.140
=====
HOLD
0.830
3.252
2.422
clk_ibuf
0.000
1.392
burst_module/burst_controller/initial_addr_en_s0
2.410
2.743
burst_module/addr_STP/data_shift_reg_0_s0
3.252
=====
HOLD
0.830
3.252
2.422
clk_ibuf
0.000
1.392
burst_module/burst_controller/initial_addr_en_s0
2.410
2.743
burst_module/addr_STP/data_shift_reg_1_s0
3.252
=====
HOLD
0.830
3.252
2.422
clk_ibuf
0.000
1.392
burst_module/burst_controller/initial_addr_en_s0
2.410
2.743
burst_module/addr_STP/data_shift_reg_4_s0
3.252
=====
HOLD
0.830
3.252
2.422
clk_ibuf
0.000
1.392
burst_module/burst_controller/initial_addr_en_s0
2.410
2.743
burst_module/addr_STP/data_shift_reg_5_s0
3.252
=====
HOLD
0.830
3.252
2.422
clk_ibuf
0.000
1.392
burst_module/burst_controller/initial_addr_en_s0
2.410
2.743
burst_module/addr_STP/data_shift_reg_6_s0
3.252
=====
HOLD
0.830
3.252
2.422
clk_ibuf
0.000
1.392
burst_module/burst_controller/initial_addr_en_s0
2.410
2.743
burst_module/addr_STP/data_shift_reg_10_s0
3.252
=====
HOLD
0.830
3.252
2.422
clk_ibuf
0.000
1.392
burst_module/burst_controller/initial_addr_en_s0
2.410
2.743
burst_module/addr_STP/data_shift_reg_11_s0
3.252
=====
HOLD
0.830
3.252
2.422
clk_ibuf
0.000
1.392
burst_module/burst_controller/initial_addr_en_s0
2.410
2.743
burst_module/addr_STP/data_shift_reg_12_s0
3.252
=====
HOLD
0.837
3.247
2.410
clk_ibuf
0.000
1.392
MRAM_Controller_Module/addr_STP/data_shift_reg_1_s0
2.410
2.743
MRAM_Controller_Module/addr_STP/data_shift_reg_0_s0
3.247
=====
HOLD
0.875
3.297
2.422
clk_ibuf
0.000
1.392
MRAM_Controller_Module/controller/data_en_s0
2.410
2.743
MRAM_Controller_Module/data_STP/data_shift_reg_7_s0
3.297
=====
HOLD
0.892
3.301
2.410
clk_ibuf
0.000
1.392
MRAM_Controller_Module/controller/write_en_s1
2.410
2.743
MRAM_Controller_Module/controller/n169_s2
2.745
3.301
MRAM_Controller_Module/controller/write_en_s1
3.301
=====
HOLD
0.892
3.314
2.422
clk_ibuf
0.000
1.392
burst_module/burst_controller/counter_en_s0
2.410
2.743
burst_module/counter/counter_reg_0_s0
3.314
=====
HOLD
0.894
3.304
2.410
clk_ibuf
0.000
1.392
MRAM_Controller_Module/controller/counter_2_s0
2.410
2.743
MRAM_Controller_Module/controller/n65_s2
2.748
3.304
MRAM_Controller_Module/controller/counter_2_s0
3.304
=====
HOLD
0.894
3.304
2.410
clk_ibuf
0.000
1.392
MRAM_Controller_Module/controller/counter_3_s0
2.410
2.743
MRAM_Controller_Module/controller/n64_s2
2.748
3.304
MRAM_Controller_Module/controller/counter_3_s0
3.304
=====
HOLD
0.894
3.304
2.410
clk_ibuf
0.000
1.392
burst_module/burst_controller/internal_counter_0_s0
2.410
2.743
burst_module/burst_controller/n85_s5
2.748
3.304
burst_module/burst_controller/internal_counter_0_s0
3.304
=====
HOLD
0.896
3.318
2.422
clk_ibuf
0.000
1.392
burst_module/burst_controller/counter_en_s0
2.410
2.743
burst_module/counter/counter_reg_4_s0
3.318
