

================================================================
== Vitis HLS Report for 'run_test'
================================================================
* Date:           Mon Oct 17 15:14:54 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  11.369 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        7|      791|  0.126 us|  14.238 us|    7|  791|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_49_1  |        0|      769|   13 ~ 48|          -|          -|  0 ~ 16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.3>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 5 'read' 'p_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9"   --->   Operation 6 'read' 'p_read_14' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 7 'read' 'p_read_15' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 8 'read' 'p_read_16' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 9 'read' 'p_read_17' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 10 'read' 'p_read_18' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 11 'read' 'p_read_19' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%p_read_20 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 12 'read' 'p_read_20' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %AOV_7_c, i32 %p_read"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %AOV_6_c, i32 %p_read_14"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %AOV_5_c, i32 %p_read_15"   --->   Operation 15 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %AOV_4_c, i32 %p_read_16"   --->   Operation 16 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %AOV_3_c, i32 %p_read_17"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %AOV_2_c, i32 %p_read_18"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %AOV_1_c, i32 %p_read_19"   --->   Operation 19 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %AOV_c, i32 %p_read_20"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [2/2] (7.73ns)   --->   "%targetBlock = call i1 @run_test_Pipeline_is_valid_label2, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read"   --->   Operation 21 'call' 'targetBlock' <Predicate = true> <Delay = 7.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 9.58>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.63ns)   --->   "%p_read_21 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 23 'read' 'p_read_21' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 24 [1/1] (3.63ns)   --->   "%p_read_22 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1"   --->   Operation 24 'read' 'p_read_22' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_6_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_5_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_22, i3 0" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 32 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (7.99ns)   --->   "%targetBlock = call i1 @run_test_Pipeline_is_valid_label2, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read"   --->   Operation 33 'call' 'targetBlock' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%br_ln0 = br i1 %targetBlock, void %run_test.exit, void %land.rhs.i"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (1.55ns)   --->   "%icmp_ln1073 = icmp_eq  i8 %p_read_21, i8 0"   --->   Operation 35 'icmp' 'icmp_ln1073' <Predicate = (targetBlock)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln1073, void %VITIS_LOOP_55_2.i.i.preheader, void %for.cond.cleanup.i.i" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 36 'br' 'br_ln49' <Predicate = (targetBlock)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 37 'alloca' 'i_1' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln1073 = store i8 0, i8 %i_1"   --->   Operation 38 'store' 'store_ln1073' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1073 = br void %VITIS_LOOP_55_2.i.i"   --->   Operation 39 'br' 'br_ln1073' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i = load i8 %i_1"   --->   Operation 40 'load' 'i' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.55ns)   --->   "%icmp_ln1073_1 = icmp_ult  i8 %i, i8 %p_read_21"   --->   Operation 41 'icmp' 'icmp_ln1073_1' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln49 = add i8 %i, i8 1" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 42 'add' 'add_ln49' <Predicate = (!icmp_ln1073)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln1073_1, void %for.cond.cleanup.i.i.loopexit, void %VITIS_LOOP_55_2.i.split.i" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 43 'br' 'br_ln49' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln1073 = trunc i8 %i"   --->   Operation 44 'trunc' 'trunc_ln1073' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i, i32 1, i32 7"   --->   Operation 45 'partselect' 'tmp_8' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i7 %tmp_8" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 46 'zext' 'zext_ln59' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.82ns)   --->   "%add_ln59 = add i9 %tmp_3, i9 %zext_ln59" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 47 'add' 'add_ln59' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln59, i3 0" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (0.00ns)   --->   "%targetBlock1 = call i2 @run_test_Pipeline_VITIS_LOOP_55_2, i12 %tmp_s, i32 %regions, i32 %regions_2, i32 %regions_3, i32 %regions_4, i1 %trunc_ln1073, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 49 'call' 'targetBlock1' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.cleanup.i.i"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln1073 & !icmp_ln1073_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.58ns)   --->   "%br_ln49 = br void %run_test.exit" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 51 'br' 'br_ln49' <Predicate = (!icmp_ln1073_1) | (icmp_ln1073)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 10.6>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 53 'specloopname' 'specloopname_ln49' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (8.11ns)   --->   "%targetBlock1 = call i2 @run_test_Pipeline_VITIS_LOOP_55_2, i12 %tmp_s, i32 %regions, i32 %regions_2, i32 %regions_3, i32 %regions_4, i1 %trunc_ln1073, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 54 'call' 'targetBlock1' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 8.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 55 [1/1] (0.95ns)   --->   "%cond = icmp_eq  i2 %targetBlock1, i2 1" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 55 'icmp' 'cond' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %cond, void %for.inc19.i.i, void %run_test.exit.loopexit" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 56 'br' 'br_ln59' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln49 = store i8 %add_ln49, i8 %i_1" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 57 'store' 'store_ln49' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1 & !cond)> <Delay = 1.58>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln49 = br void %VITIS_LOOP_55_2.i.i" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 58 'br' 'br_ln49' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1 & !cond)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln0 = br void %run_test.exit"   --->   Operation 59 'br' 'br_ln0' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1 & cond)> <Delay = 1.58>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%phi_ln451 = phi i1 1, void %for.cond.cleanup.i.i, i1 1, void %entry, i1 0, void %run_test.exit.loopexit" [detector_solid/abs_solid_detector.cpp:451->detector_solid/abs_solid_detector.cpp:496]   --->   Operation 60 'phi' 'phi_ln451' <Predicate = (cond) | (!icmp_ln1073_1) | (icmp_ln1073) | (!targetBlock)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln496 = ret i1 %phi_ln451" [detector_solid/abs_solid_detector.cpp:496]   --->   Operation 61 'ret' 'ret_ln496' <Predicate = (cond) | (!icmp_ln1073_1) | (icmp_ln1073) | (!targetBlock)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 11.4ns
The critical path consists of the following:
	wire read operation ('p_read') on port 'p_read10' [24]  (3.63 ns)
	'call' operation ('targetBlock') to 'run_test_Pipeline_is_valid_label2' [50]  (7.73 ns)

 <State 2>: 9.59ns
The critical path consists of the following:
	'call' operation ('targetBlock') to 'run_test_Pipeline_is_valid_label2' [50]  (8 ns)
	multiplexor before 'phi' operation ('phi_ln451', detector_solid/abs_solid_detector.cpp:451->detector_solid/abs_solid_detector.cpp:496) [85]  (1.59 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [60]  (0 ns)
	'add' operation ('add_ln49', detector_solid/abs_solid_detector.cpp:49) [62]  (1.92 ns)

 <State 4>: 10.7ns
The critical path consists of the following:
	'call' operation ('targetBlock1', detector_solid/abs_solid_detector.cpp:59) to 'run_test_Pipeline_VITIS_LOOP_55_2' [72]  (8.12 ns)
	'icmp' operation ('cond', detector_solid/abs_solid_detector.cpp:59) [73]  (0.959 ns)
	blocking operation 1.59 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
