

================================================================
== Vivado HLS Report for 'dense_resource_1_0_1'
================================================================
* Date:           Mon Aug 22 13:43:14 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        axi_ii_1
* Solution:       example_par_1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.804 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.80>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_9_V_read_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_9_V_read)" [./example.h:240]   --->   Operation 3 'read' 'data_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_8_V_read_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_8_V_read)" [./example.h:240]   --->   Operation 4 'read' 'data_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_7_V_read12 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_7_V_read)" [./example.h:240]   --->   Operation 5 'read' 'data_7_V_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_6_V_read11 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_6_V_read)" [./example.h:240]   --->   Operation 6 'read' 'data_6_V_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_5_V_read_3 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_5_V_read)" [./example.h:240]   --->   Operation 7 'read' 'data_5_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_4_V_read_3 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_4_V_read)" [./example.h:240]   --->   Operation 8 'read' 'data_4_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_3_V_read_3 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_3_V_read)" [./example.h:240]   --->   Operation 9 'read' 'data_3_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_2_V_read_3 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_2_V_read)" [./example.h:240]   --->   Operation 10 'read' 'data_2_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_1_V_read_3 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_1_V_read)" [./example.h:240]   --->   Operation 11 'read' 'data_1_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_0_V_read_3 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_0_V_read)" [./example.h:240]   --->   Operation 12 'read' 'data_0_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %data_1_V_read_3, i32 6, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 13 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i14 %data_2_V_read_3 to i21" [./example.h:142->./example.h:267]   --->   Operation 14 'sext' 'sext_ln1118_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1118_58 = sext i14 %data_2_V_read_3 to i18" [./example.h:142->./example.h:267]   --->   Operation 15 'sext' 'sext_ln1118_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1118_59 = sext i14 %data_2_V_read_3 to i19" [./example.h:142->./example.h:267]   --->   Operation 16 'sext' 'sext_ln1118_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_2_V_read_3, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1118_60 = sext i18 %shl_ln to i19" [./example.h:142->./example.h:267]   --->   Operation 18 'sext' 'sext_ln1118_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i19 0, %sext_ln1118_60" [./example.h:142->./example.h:267]   --->   Operation 19 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_2_V_read_3, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 20 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1118_61 = sext i15 %shl_ln1118_s to i19" [./example.h:142->./example.h:267]   --->   Operation 21 'sext' 'sext_ln1118_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_31 = sub i19 %sub_ln1118, %sext_ln1118_61" [./example.h:142->./example.h:267]   --->   Operation 22 'sub' 'sub_ln1118_31' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln708_54 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_31, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 23 'partselect' 'trunc_ln708_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln708_33 = sext i12 %trunc_ln708_54 to i14" [./example.h:142->./example.h:267]   --->   Operation 24 'sext' 'sext_ln708_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_62 = sext i14 %data_3_V_read_3 to i21" [./example.h:142->./example.h:267]   --->   Operation 25 'sext' 'sext_ln1118_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_27 = mul i21 191, %sext_ln1118_62" [./example.h:142->./example.h:267]   --->   Operation 26 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln708_55 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_27, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 27 'partselect' 'trunc_ln708_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1118_63 = sext i14 %data_4_V_read_3 to i21" [./example.h:142->./example.h:267]   --->   Operation 28 'sext' 'sext_ln1118_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_64 = sext i14 %data_4_V_read_3 to i20" [./example.h:142->./example.h:267]   --->   Operation 29 'sext' 'sext_ln1118_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1118_65 = sext i14 %data_4_V_read_3 to i19" [./example.h:142->./example.h:267]   --->   Operation 30 'sext' 'sext_ln1118_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.90ns)   --->   "%mul_ln1118_28 = mul i19 -11, %sext_ln1118_65" [./example.h:142->./example.h:267]   --->   Operation 31 'mul' 'mul_ln1118_28' <Predicate = true> <Delay = 1.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln708_56 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %mul_ln1118_28, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 32 'partselect' 'trunc_ln708_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln708_34 = sext i12 %trunc_ln708_56 to i14" [./example.h:142->./example.h:267]   --->   Operation 33 'sext' 'sext_ln708_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_66 = sext i14 %data_5_V_read_3 to i21" [./example.h:142->./example.h:267]   --->   Operation 34 'sext' 'sext_ln1118_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118_68 = sext i14 %data_5_V_read_3 to i18" [./example.h:142->./example.h:267]   --->   Operation 35 'sext' 'sext_ln1118_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118_69 = sext i14 %data_6_V_read11 to i21" [./example.h:142->./example.h:267]   --->   Operation 36 'sext' 'sext_ln1118_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_70 = sext i14 %data_6_V_read11 to i20" [./example.h:142->./example.h:267]   --->   Operation 37 'sext' 'sext_ln1118_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_71 = sext i14 %data_6_V_read11 to i15" [./example.h:142->./example.h:267]   --->   Operation 38 'sext' 'sext_ln1118_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln1118_27 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_6_V_read11, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 39 'bitconcatenate' 'shl_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1118_72 = sext i19 %shl_ln1118_27 to i20" [./example.h:142->./example.h:267]   --->   Operation 40 'sext' 'sext_ln1118_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln1118_28 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_6_V_read11, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 41 'bitconcatenate' 'shl_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118_73 = sext i15 %shl_ln1118_28 to i20" [./example.h:142->./example.h:267]   --->   Operation 42 'sext' 'sext_ln1118_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.56ns)   --->   "%add_ln1118 = add i20 %sext_ln1118_73, %sext_ln1118_72" [./example.h:142->./example.h:267]   --->   Operation 43 'add' 'add_ln1118' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln708_58 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %add_ln1118, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 44 'partselect' 'trunc_ln708_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln708_36 = sext i13 %trunc_ln708_58 to i14" [./example.h:142->./example.h:267]   --->   Operation 45 'sext' 'sext_ln708_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1118_74 = sext i14 %data_7_V_read12 to i21" [./example.h:142->./example.h:267]   --->   Operation 46 'sext' 'sext_ln1118_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_75 = sext i14 %data_7_V_read12 to i17" [./example.h:142->./example.h:267]   --->   Operation 47 'sext' 'sext_ln1118_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_30 = mul i21 -122, %sext_ln1118_74" [./example.h:142->./example.h:267]   --->   Operation 48 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln708_59 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_30, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 49 'partselect' 'trunc_ln708_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118_76 = sext i14 %data_8_V_read_1 to i21" [./example.h:142->./example.h:267]   --->   Operation 50 'sext' 'sext_ln1118_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118_77 = sext i14 %data_8_V_read_1 to i20" [./example.h:142->./example.h:267]   --->   Operation 51 'sext' 'sext_ln1118_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1118_78 = sext i14 %data_8_V_read_1 to i19" [./example.h:142->./example.h:267]   --->   Operation 52 'sext' 'sext_ln1118_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln1118_29 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_8_V_read_1, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 53 'bitconcatenate' 'shl_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118_79 = sext i18 %shl_ln1118_29 to i19" [./example.h:142->./example.h:267]   --->   Operation 54 'sext' 'sext_ln1118_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1118_30 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_8_V_read_1, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 55 'bitconcatenate' 'shl_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1118_80 = sext i15 %shl_ln1118_30 to i16" [./example.h:142->./example.h:267]   --->   Operation 56 'sext' 'sext_ln1118_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1118_81 = sext i15 %shl_ln1118_30 to i19" [./example.h:142->./example.h:267]   --->   Operation 57 'sext' 'sext_ln1118_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.58ns)   --->   "%sub_ln1118_32 = sub i19 %sext_ln1118_79, %sext_ln1118_81" [./example.h:142->./example.h:267]   --->   Operation 58 'sub' 'sub_ln1118_32' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln708_60 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_32, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 59 'partselect' 'trunc_ln708_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln708_37 = sext i12 %trunc_ln708_60 to i14" [./example.h:142->./example.h:267]   --->   Operation 60 'sext' 'sext_ln708_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1118_82 = sext i14 %data_9_V_read_1 to i21" [./example.h:142->./example.h:267]   --->   Operation 61 'sext' 'sext_ln1118_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1118_83 = sext i14 %data_9_V_read_1 to i20" [./example.h:142->./example.h:267]   --->   Operation 62 'sext' 'sext_ln1118_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_31 = mul i21 -1001, %sext_ln1118_82" [./example.h:142->./example.h:267]   --->   Operation 63 'mul' 'mul_ln1118_31' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln708_61 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_31, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 64 'partselect' 'trunc_ln708_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_64 = add i14 %trunc_ln708_55, %sext_ln708_34" [./example.h:267]   --->   Operation 65 'add' 'add_ln703_64' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_65 = add i14 %add_ln703_64, %sext_ln708_33" [./example.h:267]   --->   Operation 66 'add' 'add_ln703_65' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 67 [1/1] (0.55ns)   --->   "%add_ln703_67 = add i14 %sext_ln708_36, %trunc_ln708_59" [./example.h:267]   --->   Operation 67 'add' 'add_ln703_67' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_69 = add i14 24, %trunc_ln708_61" [./example.h:267]   --->   Operation 68 'add' 'add_ln703_69' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 69 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_70 = add i14 %add_ln703_69, %sext_ln708_37" [./example.h:267]   --->   Operation 69 'add' 'add_ln703_70' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln1118_33 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_2_V_read_3, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 70 'bitconcatenate' 'shl_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1118_88 = sext i17 %shl_ln1118_33 to i20" [./example.h:142->./example.h:267]   --->   Operation 71 'sext' 'sext_ln1118_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1118_89 = sext i17 %shl_ln1118_33 to i18" [./example.h:142->./example.h:267]   --->   Operation 72 'sext' 'sext_ln1118_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.59ns)   --->   "%sub_ln1118_33 = sub i18 %sext_ln1118_89, %sext_ln1118_58" [./example.h:142->./example.h:267]   --->   Operation 73 'sub' 'sub_ln1118_33' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln708_64 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_33, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 74 'partselect' 'trunc_ln708_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln708_39 = sext i11 %trunc_ln708_64 to i14" [./example.h:142->./example.h:267]   --->   Operation 75 'sext' 'sext_ln708_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_33 = mul i21 177, %sext_ln1118_62" [./example.h:142->./example.h:267]   --->   Operation 76 'mul' 'mul_ln1118_33' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln708_65 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_33, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 77 'partselect' 'trunc_ln708_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_34 = mul i20 -21, %sext_ln1118_64" [./example.h:142->./example.h:267]   --->   Operation 78 'mul' 'mul_ln1118_34' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln708_66 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_34, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 79 'partselect' 'trunc_ln708_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln708_40 = sext i13 %trunc_ln708_66 to i14" [./example.h:142->./example.h:267]   --->   Operation 80 'sext' 'sext_ln708_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_36 = mul i21 -88, %sext_ln1118_69" [./example.h:142->./example.h:267]   --->   Operation 81 'mul' 'mul_ln1118_36' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln708_68 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_36, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 82 'partselect' 'trunc_ln708_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_37 = mul i21 625, %sext_ln1118_74" [./example.h:142->./example.h:267]   --->   Operation 83 'mul' 'mul_ln1118_37' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln708_69 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_37, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 84 'partselect' 'trunc_ln708_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.58ns)   --->   "%sub_ln1118_34 = sub i19 %sext_ln1118_81, %sext_ln1118_79" [./example.h:142->./example.h:267]   --->   Operation 85 'sub' 'sub_ln1118_34' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln708_70 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_34, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 86 'partselect' 'trunc_ln708_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln708_42 = sext i12 %trunc_ln708_70 to i14" [./example.h:142->./example.h:267]   --->   Operation 87 'sext' 'sext_ln708_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln708 = shl i14 %data_9_V_read_1, 1" [./example.h:142->./example.h:267]   --->   Operation 88 'shl' 'shl_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_74 = add i14 %trunc_ln708_65, %sext_ln708_40" [./example.h:267]   --->   Operation 89 'add' 'add_ln703_74' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 90 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_75 = add i14 %add_ln703_74, %sext_ln708_39" [./example.h:267]   --->   Operation 90 'add' 'add_ln703_75' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 91 [1/1] (0.55ns)   --->   "%add_ln703_77 = add i14 %trunc_ln708_68, %trunc_ln708_69" [./example.h:267]   --->   Operation 91 'add' 'add_ln703_77' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_79 = add i14 -19, %shl_ln708" [./example.h:267]   --->   Operation 92 'add' 'add_ln703_79' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 93 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_80 = add i14 %add_ln703_79, %sext_ln708_42" [./example.h:267]   --->   Operation 93 'add' 'add_ln703_80' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_73 = call i9 @_ssdm_op_PartSelect.i9.i14.i32.i32(i14 %data_2_V_read_3, i32 5, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 94 'partselect' 'trunc_ln708_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln708_44 = sext i9 %trunc_ln708_73 to i14" [./example.h:142->./example.h:267]   --->   Operation 95 'sext' 'sext_ln708_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln1118_34 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %data_3_V_read_3, i7 0)" [./example.h:142->./example.h:267]   --->   Operation 96 'bitconcatenate' 'shl_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.57ns)   --->   "%add_ln1118_7 = add i21 %shl_ln1118_34, %sext_ln1118_62" [./example.h:142->./example.h:267]   --->   Operation 97 'add' 'add_ln1118_7' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln708_74 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %add_ln1118_7, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 98 'partselect' 'trunc_ln708_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln1118_35 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_4_V_read_3, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 99 'bitconcatenate' 'shl_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1118_90 = sext i18 %shl_ln1118_35 to i19" [./example.h:142->./example.h:267]   --->   Operation 100 'sext' 'sext_ln1118_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_36 = sub i19 0, %sext_ln1118_90" [./example.h:142->./example.h:267]   --->   Operation 101 'sub' 'sub_ln1118_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 102 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_37 = sub i19 %sub_ln1118_36, %sext_ln1118_65" [./example.h:142->./example.h:267]   --->   Operation 102 'sub' 'sub_ln1118_37' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln708_75 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_37, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 103 'partselect' 'trunc_ln708_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln708_45 = sext i12 %trunc_ln708_75 to i14" [./example.h:142->./example.h:267]   --->   Operation 104 'sext' 'sext_ln708_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_40 = mul i21 -85, %sext_ln1118_69" [./example.h:142->./example.h:267]   --->   Operation 105 'mul' 'mul_ln1118_40' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln708_77 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_40, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 106 'partselect' 'trunc_ln708_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_41 = mul i21 877, %sext_ln1118_74" [./example.h:142->./example.h:267]   --->   Operation 107 'mul' 'mul_ln1118_41' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln708_78 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_41, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 108 'partselect' 'trunc_ln708_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_42 = mul i21 37, %sext_ln1118_76" [./example.h:142->./example.h:267]   --->   Operation 109 'mul' 'mul_ln1118_42' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln708_79 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_42, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 110 'partselect' 'trunc_ln708_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_43 = mul i21 122, %sext_ln1118_82" [./example.h:142->./example.h:267]   --->   Operation 111 'mul' 'mul_ln1118_43' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln708_80 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_43, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 112 'partselect' 'trunc_ln708_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_84 = add i14 %trunc_ln708_74, %sext_ln708_45" [./example.h:267]   --->   Operation 113 'add' 'add_ln703_84' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 114 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_85 = add i14 %add_ln703_84, %sext_ln708_44" [./example.h:267]   --->   Operation 114 'add' 'add_ln703_85' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 115 [1/1] (0.55ns)   --->   "%add_ln703_87 = add i14 %trunc_ln708_77, %trunc_ln708_78" [./example.h:267]   --->   Operation 115 'add' 'add_ln703_87' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_89 = add i14 -17, %trunc_ln708_80" [./example.h:267]   --->   Operation 116 'add' 'add_ln703_89' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 117 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_90 = add i14 %add_ln703_89, %trunc_ln708_79" [./example.h:267]   --->   Operation 117 'add' 'add_ln703_90' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln708_81 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %data_0_V_read_3, i32 7, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 118 'partselect' 'trunc_ln708_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1118_91 = sext i7 %trunc_ln708_81 to i8" [./example.h:142->./example.h:267]   --->   Operation 119 'sext' 'sext_ln1118_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.58ns)   --->   "%add_ln1118_9 = add i19 %sext_ln1118_60, %sext_ln1118_59" [./example.h:142->./example.h:267]   --->   Operation 120 'add' 'add_ln1118_9' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln708_83 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %add_ln1118_9, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 121 'partselect' 'trunc_ln708_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_44 = mul i21 -45, %sext_ln1118_62" [./example.h:142->./example.h:267]   --->   Operation 122 'mul' 'mul_ln1118_44' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln708_84 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_44, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 123 'partselect' 'trunc_ln708_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_45 = mul i21 -43, %sext_ln1118_63" [./example.h:142->./example.h:267]   --->   Operation 124 'mul' 'mul_ln1118_45' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln708_85 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_45, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 125 'partselect' 'trunc_ln708_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln1118_37 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_5_V_read_3, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 126 'bitconcatenate' 'shl_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1118_93 = sext i19 %shl_ln1118_37 to i20" [./example.h:142->./example.h:267]   --->   Operation 127 'sext' 'sext_ln1118_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln1118_38 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_5_V_read_3, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 128 'bitconcatenate' 'shl_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1118_94 = sext i16 %shl_ln1118_38 to i17" [./example.h:142->./example.h:267]   --->   Operation 129 'sext' 'sext_ln1118_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1118_95 = sext i16 %shl_ln1118_38 to i20" [./example.h:142->./example.h:267]   --->   Operation 130 'sext' 'sext_ln1118_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.56ns)   --->   "%sub_ln1118_38 = sub i20 %sext_ln1118_95, %sext_ln1118_93" [./example.h:142->./example.h:267]   --->   Operation 131 'sub' 'sub_ln1118_38' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln708_86 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_38, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 132 'partselect' 'trunc_ln708_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln708_49 = sext i13 %trunc_ln708_86 to i14" [./example.h:142->./example.h:267]   --->   Operation 133 'sext' 'sext_ln708_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_46 = mul i20 23, %sext_ln1118_70" [./example.h:142->./example.h:267]   --->   Operation 134 'mul' 'mul_ln1118_46' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln708_87 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_46, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 135 'partselect' 'trunc_ln708_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln708_50 = sext i13 %trunc_ln708_87 to i14" [./example.h:142->./example.h:267]   --->   Operation 136 'sext' 'sext_ln708_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln1118_39 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_7_V_read12, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 137 'bitconcatenate' 'shl_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1118_96 = sext i18 %shl_ln1118_39 to i19" [./example.h:142->./example.h:267]   --->   Operation 138 'sext' 'sext_ln1118_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln1118_40 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_7_V_read12, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 139 'bitconcatenate' 'shl_ln1118_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1118_97 = sext i15 %shl_ln1118_40 to i19" [./example.h:142->./example.h:267]   --->   Operation 140 'sext' 'sext_ln1118_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.58ns)   --->   "%sub_ln1118_39 = sub i19 %sext_ln1118_97, %sext_ln1118_96" [./example.h:142->./example.h:267]   --->   Operation 141 'sub' 'sub_ln1118_39' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_39, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 142 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln708_51 = sext i12 %tmp to i13" [./example.h:142->./example.h:267]   --->   Operation 143 'sext' 'sext_ln708_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_11 = call i9 @_ssdm_op_PartSelect.i9.i14.i32.i32(i14 %data_8_V_read_1, i32 5, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 144 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1118_111 = sext i9 %tmp_11 to i13" [./example.h:142->./example.h:267]   --->   Operation 145 'sext' 'sext_ln1118_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_47 = mul i20 -21, %sext_ln1118_83" [./example.h:142->./example.h:267]   --->   Operation 146 'mul' 'mul_ln1118_47' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln708_88 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_47, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 147 'partselect' 'trunc_ln708_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln708_52 = sext i13 %trunc_ln708_88 to i14" [./example.h:142->./example.h:267]   --->   Operation 148 'sext' 'sext_ln708_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_94 = add i14 %trunc_ln708_85, %sext_ln708_49" [./example.h:267]   --->   Operation 149 'add' 'add_ln703_94' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 150 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_95 = add i14 %add_ln703_94, %trunc_ln708_84" [./example.h:267]   --->   Operation 150 'add' 'add_ln703_95' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 151 [1/1] (0.52ns)   --->   "%add_ln703_97 = add i13 %sext_ln708_51, %sext_ln1118_111" [./example.h:267]   --->   Operation 151 'add' 'add_ln703_97' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i13 %add_ln703_97 to i14" [./example.h:267]   --->   Operation 152 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_98 = add i14 %sext_ln703_10, %sext_ln708_50" [./example.h:267]   --->   Operation 153 'add' 'add_ln703_98' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 154 [1/1] (0.40ns)   --->   "%add_ln703_99 = add i8 -18, %sext_ln1118_91" [./example.h:267]   --->   Operation 154 'add' 'add_ln703_99' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i8 %add_ln703_99 to i14" [./example.h:267]   --->   Operation 155 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.54ns)   --->   "%add_ln703_100 = add i14 %sext_ln703, %sext_ln708_52" [./example.h:267]   --->   Operation 156 'add' 'add_ln703_100' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_101 = add i14 %add_ln703_100, %add_ln703_98" [./example.h:267]   --->   Operation 157 'add' 'add_ln703_101' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 158 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_49 = mul i21 -100, %sext_ln1118_57" [./example.h:142->./example.h:267]   --->   Operation 158 'mul' 'mul_ln1118_49' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln708_91 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_49, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 159 'partselect' 'trunc_ln708_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_50 = mul i21 61, %sext_ln1118_62" [./example.h:142->./example.h:267]   --->   Operation 160 'mul' 'mul_ln1118_50' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln708_92 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_50, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 161 'partselect' 'trunc_ln708_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_51 = mul i20 -22, %sext_ln1118_64" [./example.h:142->./example.h:267]   --->   Operation 162 'mul' 'mul_ln1118_51' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln708_93 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_51, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 163 'partselect' 'trunc_ln708_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln708_54 = sext i13 %trunc_ln708_93 to i14" [./example.h:142->./example.h:267]   --->   Operation 164 'sext' 'sext_ln708_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_2 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_5_V_read_3, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 165 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1118_99 = sext i20 %tmp_2 to i21" [./example.h:142->./example.h:267]   --->   Operation 166 'sext' 'sext_ln1118_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.55ns)   --->   "%sub_ln1118_41 = sub i21 %sext_ln1118_66, %sext_ln1118_99" [./example.h:142->./example.h:267]   --->   Operation 167 'sub' 'sub_ln1118_41' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln708_94 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_41, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 168 'partselect' 'trunc_ln708_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_52 = mul i21 -116, %sext_ln1118_69" [./example.h:142->./example.h:267]   --->   Operation 169 'mul' 'mul_ln1118_52' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln708_95 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_52, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 170 'partselect' 'trunc_ln708_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_53 = mul i21 521, %sext_ln1118_74" [./example.h:142->./example.h:267]   --->   Operation 171 'mul' 'mul_ln1118_53' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln708_96 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_53, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 172 'partselect' 'trunc_ln708_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_54 = mul i21 -219, %sext_ln1118_76" [./example.h:142->./example.h:267]   --->   Operation 173 'mul' 'mul_ln1118_54' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln708_97 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_54, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 174 'partselect' 'trunc_ln708_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln1118_42 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_9_V_read_1, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 175 'bitconcatenate' 'shl_ln1118_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1118_100 = sext i18 %shl_ln1118_42 to i19" [./example.h:142->./example.h:267]   --->   Operation 176 'sext' 'sext_ln1118_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln1118_43 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_9_V_read_1, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 177 'bitconcatenate' 'shl_ln1118_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1118_101 = sext i16 %shl_ln1118_43 to i19" [./example.h:142->./example.h:267]   --->   Operation 178 'sext' 'sext_ln1118_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.58ns)   --->   "%add_ln1118_10 = add i19 %sext_ln1118_101, %sext_ln1118_100" [./example.h:142->./example.h:267]   --->   Operation 179 'add' 'add_ln1118_10' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_12 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %add_ln1118_10, i32 7, i32 18)" [./example.h:267]   --->   Operation 180 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i12 %tmp_12 to i13" [./example.h:267]   --->   Operation 181 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_104 = add i14 %trunc_ln708_92, %sext_ln708_54" [./example.h:267]   --->   Operation 182 'add' 'add_ln703_104' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 183 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_105 = add i14 %add_ln703_104, %trunc_ln708_91" [./example.h:267]   --->   Operation 183 'add' 'add_ln703_105' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 184 [1/1] (0.55ns)   --->   "%add_ln703_107 = add i14 %trunc_ln708_95, %trunc_ln708_96" [./example.h:267]   --->   Operation 184 'add' 'add_ln703_107' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_108 = add i14 %add_ln703_107, %trunc_ln708_94" [./example.h:267]   --->   Operation 185 'add' 'add_ln703_108' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 186 [1/1] (0.52ns)   --->   "%add_ln703_109 = add i13 -26, %sext_ln703_11" [./example.h:267]   --->   Operation 186 'add' 'add_ln703_109' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i13 %add_ln703_109 to i14" [./example.h:267]   --->   Operation 187 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.55ns)   --->   "%add_ln703_110 = add i14 %sext_ln703_12, %trunc_ln708_97" [./example.h:267]   --->   Operation 188 'add' 'add_ln703_110' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_111 = add i14 %add_ln703_110, %add_ln703_108" [./example.h:267]   --->   Operation 189 'add' 'add_ln703_111' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 190 [1/1] (0.58ns)   --->   "%sub_ln1118_42 = sub i19 %sext_ln1118_61, %sext_ln1118_60" [./example.h:142->./example.h:267]   --->   Operation 190 'sub' 'sub_ln1118_42' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln708_100 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_42, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 191 'partselect' 'trunc_ln708_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln708_56 = sext i12 %trunc_ln708_100 to i14" [./example.h:142->./example.h:267]   --->   Operation 192 'sext' 'sext_ln708_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_57 = mul i21 107, %sext_ln1118_62" [./example.h:142->./example.h:267]   --->   Operation 193 'mul' 'mul_ln1118_57' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln708_101 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_57, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 194 'partselect' 'trunc_ln708_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_58 = mul i21 54, %sext_ln1118_63" [./example.h:142->./example.h:267]   --->   Operation 195 'mul' 'mul_ln1118_58' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln708_102 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_58, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 196 'partselect' 'trunc_ln708_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_59 = mul i20 -19, %sext_ln1118_70" [./example.h:142->./example.h:267]   --->   Operation 197 'mul' 'mul_ln1118_59' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln708_104 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_59, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 198 'partselect' 'trunc_ln708_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln708_58 = sext i13 %trunc_ln708_104 to i14" [./example.h:142->./example.h:267]   --->   Operation 199 'sext' 'sext_ln708_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_60 = mul i21 -1144, %sext_ln1118_74" [./example.h:142->./example.h:267]   --->   Operation 200 'mul' 'mul_ln1118_60' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln708_105 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_60, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 201 'partselect' 'trunc_ln708_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.58ns)   --->   "%add_ln1118_11 = add i19 %sext_ln1118_79, %sext_ln1118_78" [./example.h:142->./example.h:267]   --->   Operation 202 'add' 'add_ln1118_11' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln708_106 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %add_ln1118_11, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 203 'partselect' 'trunc_ln708_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln708_59 = sext i12 %trunc_ln708_106 to i14" [./example.h:142->./example.h:267]   --->   Operation 204 'sext' 'sext_ln708_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_61 = mul i21 74, %sext_ln1118_82" [./example.h:142->./example.h:267]   --->   Operation 205 'mul' 'mul_ln1118_61' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln708_107 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_61, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 206 'partselect' 'trunc_ln708_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_114 = add i14 %trunc_ln708_101, %trunc_ln708_102" [./example.h:267]   --->   Operation 207 'add' 'add_ln703_114' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 208 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_115 = add i14 %add_ln703_114, %sext_ln708_56" [./example.h:267]   --->   Operation 208 'add' 'add_ln703_115' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 209 [1/1] (0.55ns)   --->   "%add_ln703_117 = add i14 %sext_ln708_58, %trunc_ln708_105" [./example.h:267]   --->   Operation 209 'add' 'add_ln703_117' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_119 = add i14 -21, %trunc_ln708_107" [./example.h:267]   --->   Operation 210 'add' 'add_ln703_119' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 211 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_120 = add i14 %add_ln703_119, %sext_ln708_59" [./example.h:267]   --->   Operation 211 'add' 'add_ln703_120' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln1118_46 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_2_V_read_3, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 212 'bitconcatenate' 'shl_ln1118_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1118_104 = sext i19 %shl_ln1118_46 to i20" [./example.h:142->./example.h:267]   --->   Operation 213 'sext' 'sext_ln1118_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.56ns)   --->   "%sub_ln1118_44 = sub i20 %sext_ln1118_104, %sext_ln1118_88" [./example.h:142->./example.h:267]   --->   Operation 214 'sub' 'sub_ln1118_44' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln708_110 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_44, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 215 'partselect' 'trunc_ln708_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln708_62 = sext i13 %trunc_ln708_110 to i14" [./example.h:142->./example.h:267]   --->   Operation 216 'sext' 'sext_ln708_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_64 = mul i21 35, %sext_ln1118_62" [./example.h:142->./example.h:267]   --->   Operation 217 'mul' 'mul_ln1118_64' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln708_111 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_64, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 218 'partselect' 'trunc_ln708_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_65 = mul i20 -23, %sext_ln1118_64" [./example.h:142->./example.h:267]   --->   Operation 219 'mul' 'mul_ln1118_65' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln708_112 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_65, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 220 'partselect' 'trunc_ln708_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln708_63 = sext i13 %trunc_ln708_112 to i14" [./example.h:142->./example.h:267]   --->   Operation 221 'sext' 'sext_ln708_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_3 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_5_V_read_3, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 222 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1118_105 = sext i17 %tmp_3 to i18" [./example.h:142->./example.h:267]   --->   Operation 223 'sext' 'sext_ln1118_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.59ns)   --->   "%sub_ln1118_45 = sub i18 %sext_ln1118_68, %sext_ln1118_105" [./example.h:142->./example.h:267]   --->   Operation 224 'sub' 'sub_ln1118_45' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_13 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_45, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 225 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1118_112 = sext i11 %tmp_13 to i12" [./example.h:142->./example.h:267]   --->   Operation 226 'sext' 'sext_ln1118_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.55ns)   --->   "%sub_ln1118_46 = sub i15 0, %sext_ln1118_71" [./example.h:142->./example.h:267]   --->   Operation 227 'sub' 'sub_ln1118_46' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %sub_ln1118_46, i32 7, i32 14)" [./example.h:142->./example.h:267]   --->   Operation 228 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1118_113 = sext i8 %tmp_14 to i11" [./example.h:142->./example.h:267]   --->   Operation 229 'sext' 'sext_ln1118_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln1118_47 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_7_V_read12, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 230 'bitconcatenate' 'shl_ln1118_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1118_106 = sext i16 %shl_ln1118_47 to i17" [./example.h:142->./example.h:267]   --->   Operation 231 'sext' 'sext_ln1118_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.60ns)   --->   "%add_ln1118_12 = add i17 %sext_ln1118_106, %sext_ln1118_75" [./example.h:142->./example.h:267]   --->   Operation 232 'add' 'add_ln1118_12' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_15 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %add_ln1118_12, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 233 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1118_114 = sext i10 %tmp_15 to i11" [./example.h:142->./example.h:267]   --->   Operation 234 'sext' 'sext_ln1118_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_4 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_8_V_read_1, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 235 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1118_107 = sext i19 %tmp_4 to i20" [./example.h:142->./example.h:267]   --->   Operation 236 'sext' 'sext_ln1118_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.56ns)   --->   "%sub_ln1118_47 = sub i20 %sext_ln1118_77, %sext_ln1118_107" [./example.h:142->./example.h:267]   --->   Operation 237 'sub' 'sub_ln1118_47' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln708_113 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_47, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 238 'partselect' 'trunc_ln708_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln708_64 = sext i13 %trunc_ln708_113 to i14" [./example.h:142->./example.h:267]   --->   Operation 239 'sext' 'sext_ln708_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_66 = mul i20 -29, %sext_ln1118_83" [./example.h:142->./example.h:267]   --->   Operation 240 'mul' 'mul_ln1118_66' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln708_114 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_66, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 241 'partselect' 'trunc_ln708_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln708_65 = sext i13 %trunc_ln708_114 to i14" [./example.h:142->./example.h:267]   --->   Operation 242 'sext' 'sext_ln708_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_124 = add i14 %trunc_ln708_111, %sext_ln708_63" [./example.h:267]   --->   Operation 243 'add' 'add_ln703_124' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 244 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_125 = add i14 %add_ln703_124, %sext_ln708_62" [./example.h:267]   --->   Operation 244 'add' 'add_ln703_125' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 245 [1/1] (0.54ns)   --->   "%add_ln703_127 = add i11 %sext_ln1118_113, %sext_ln1118_114" [./example.h:267]   --->   Operation 245 'add' 'add_ln703_127' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i11 %add_ln703_127 to i12" [./example.h:267]   --->   Operation 246 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.53ns)   --->   "%add_ln703_128 = add i12 %sext_ln703_13, %sext_ln1118_112" [./example.h:267]   --->   Operation 247 'add' 'add_ln703_128' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i12 %add_ln703_128 to i14" [./example.h:267]   --->   Operation 248 'sext' 'sext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.54ns)   --->   "%add_ln703_129 = add i14 -36, %sext_ln708_65" [./example.h:267]   --->   Operation 249 'add' 'add_ln703_129' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_130 = add i14 %add_ln703_129, %sext_ln708_64" [./example.h:267]   --->   Operation 250 'add' 'add_ln703_130' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 251 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_131 = add i14 %add_ln703_130, %sext_ln703_14" [./example.h:267]   --->   Operation 251 'add' 'add_ln703_131' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln708_117 = call i11 @_ssdm_op_PartSelect.i11.i14.i32.i32(i14 %data_2_V_read_3, i32 3, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 252 'partselect' 'trunc_ln708_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln708_67 = sext i11 %trunc_ln708_117 to i14" [./example.h:142->./example.h:267]   --->   Operation 253 'sext' 'sext_ln708_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_68 = mul i21 -172, %sext_ln1118_62" [./example.h:142->./example.h:267]   --->   Operation 254 'mul' 'mul_ln1118_68' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln708_118 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_68, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 255 'partselect' 'trunc_ln708_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (1.90ns)   --->   "%mul_ln1118_69 = mul i19 11, %sext_ln1118_65" [./example.h:142->./example.h:267]   --->   Operation 256 'mul' 'mul_ln1118_69' <Predicate = true> <Delay = 1.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln708_119 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %mul_ln1118_69, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 257 'partselect' 'trunc_ln708_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln708_68 = sext i12 %trunc_ln708_119 to i14" [./example.h:142->./example.h:267]   --->   Operation 258 'sext' 'sext_ln708_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.60ns)   --->   "%sub_ln1118_49 = sub i17 0, %sext_ln1118_94" [./example.h:142->./example.h:267]   --->   Operation 259 'sub' 'sub_ln1118_49' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln708_120 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_49, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 260 'partselect' 'trunc_ln708_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln708_69 = sext i10 %trunc_ln708_120 to i14" [./example.h:142->./example.h:267]   --->   Operation 261 'sext' 'sext_ln708_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln1118_48 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_6_V_read11, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 262 'bitconcatenate' 'shl_ln1118_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1118_108 = sext i17 %shl_ln1118_48 to i20" [./example.h:142->./example.h:267]   --->   Operation 263 'sext' 'sext_ln1118_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.56ns)   --->   "%sub_ln1118_50 = sub i20 %sext_ln1118_108, %sext_ln1118_72" [./example.h:142->./example.h:267]   --->   Operation 264 'sub' 'sub_ln1118_50' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln708_121 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_50, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 265 'partselect' 'trunc_ln708_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln708_70 = sext i13 %trunc_ln708_121 to i14" [./example.h:142->./example.h:267]   --->   Operation 266 'sext' 'sext_ln708_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_70 = mul i21 -57, %sext_ln1118_74" [./example.h:142->./example.h:267]   --->   Operation 267 'mul' 'mul_ln1118_70' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln708_122 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_70, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 268 'partselect' 'trunc_ln708_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.58ns)   --->   "%sub_ln1118_51 = sub i16 0, %sext_ln1118_80" [./example.h:142->./example.h:267]   --->   Operation 269 'sub' 'sub_ln1118_51' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_16 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %sub_ln1118_51, i32 7, i32 15)" [./example.h:142->./example.h:267]   --->   Operation 270 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1118_115 = sext i9 %tmp_16 to i12" [./example.h:142->./example.h:267]   --->   Operation 271 'sext' 'sext_ln1118_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%shl_ln1118_49 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_9_V_read_1, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 272 'bitconcatenate' 'shl_ln1118_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1118_109 = sext i17 %shl_ln1118_49 to i18" [./example.h:142->./example.h:267]   --->   Operation 273 'sext' 'sext_ln1118_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln1118_50 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_9_V_read_1, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 274 'bitconcatenate' 'shl_ln1118_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1118_110 = sext i15 %shl_ln1118_50 to i18" [./example.h:142->./example.h:267]   --->   Operation 275 'sext' 'sext_ln1118_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.59ns)   --->   "%sub_ln1118_52 = sub i18 %sext_ln1118_110, %sext_ln1118_109" [./example.h:142->./example.h:267]   --->   Operation 276 'sub' 'sub_ln1118_52' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_17 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_52, i32 7, i32 17)" [./example.h:267]   --->   Operation 277 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln703_15 = sext i11 %tmp_17 to i12" [./example.h:267]   --->   Operation 278 'sext' 'sext_ln703_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_134 = add i14 %trunc_ln708_118, %sext_ln708_68" [./example.h:267]   --->   Operation 279 'add' 'add_ln703_134' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 280 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_135 = add i14 %add_ln703_134, %sext_ln708_67" [./example.h:267]   --->   Operation 280 'add' 'add_ln703_135' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 281 [1/1] (0.55ns)   --->   "%add_ln703_137 = add i14 %sext_ln708_70, %trunc_ln708_122" [./example.h:267]   --->   Operation 281 'add' 'add_ln703_137' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_138 = add i14 %add_ln703_137, %sext_ln708_69" [./example.h:267]   --->   Operation 282 'add' 'add_ln703_138' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_139 = add i12 -8, %sext_ln703_15" [./example.h:267]   --->   Operation 283 'add' 'add_ln703_139' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 284 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln703_140 = add i12 %add_ln703_139, %sext_ln1118_115" [./example.h:267]   --->   Operation 284 'add' 'add_ln703_140' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln703_16 = sext i12 %add_ln703_140 to i14" [./example.h:267]   --->   Operation 285 'sext' 'sext_ln703_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_141 = add i14 %sext_ln703_16, %add_ln703_138" [./example.h:267]   --->   Operation 286 'add' 'add_ln703_141' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %data_0_V_read_3 to i21" [./example.h:142->./example.h:267]   --->   Operation 287 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i14 %data_0_V_read_3 to i20" [./example.h:142->./example.h:267]   --->   Operation 288 'sext' 'sext_ln1118_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i21 151, %sext_ln1118" [./example.h:142->./example.h:267]   --->   Operation 289 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 290 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i14 %data_1_V_read_3 to i21" [./example.h:142->./example.h:267]   --->   Operation 291 'sext' 'sext_ln1118_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i14 %data_1_V_read_3 to i20" [./example.h:142->./example.h:267]   --->   Operation 292 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln708_32 = sext i8 %trunc_ln708_s to i14" [./example.h:142->./example.h:267]   --->   Operation 293 'sext' 'sext_ln708_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1118_67 = sext i14 %data_5_V_read_3 to i19" [./example.h:142->./example.h:267]   --->   Operation 294 'sext' 'sext_ln1118_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (1.90ns)   --->   "%mul_ln1118_29 = mul i19 11, %sext_ln1118_67" [./example.h:142->./example.h:267]   --->   Operation 295 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 1.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln708_57 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %mul_ln1118_29, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 296 'partselect' 'trunc_ln708_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln708_35 = sext i12 %trunc_ln708_57 to i14" [./example.h:142->./example.h:267]   --->   Operation 297 'sext' 'sext_ln708_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.55ns)   --->   "%add_ln703 = add i14 %trunc_ln, %sext_ln708_32" [./example.h:267]   --->   Operation 298 'add' 'add_ln703' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_66 = add i14 %add_ln703_65, %add_ln703" [./example.h:267]   --->   Operation 299 'add' 'add_ln703_66' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_68 = add i14 %add_ln703_67, %sext_ln708_35" [./example.h:267]   --->   Operation 300 'add' 'add_ln703_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 301 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_71 = add i14 %add_ln703_70, %add_ln703_68" [./example.h:267]   --->   Operation 301 'add' 'add_ln703_71' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 302 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_72 = add i14 %add_ln703_71, %add_ln703_66" [./example.h:267]   --->   Operation 302 'add' 'add_ln703_72' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 303 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_32 = mul i21 105, %sext_ln1118" [./example.h:142->./example.h:267]   --->   Operation 303 'mul' 'mul_ln1118_32' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln708_62 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_32, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 304 'partselect' 'trunc_ln708_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%shl_ln1118_31 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_1_V_read_3, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 305 'bitconcatenate' 'shl_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1118_84 = sext i18 %shl_ln1118_31 to i19" [./example.h:142->./example.h:267]   --->   Operation 306 'sext' 'sext_ln1118_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln1118_32 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_1_V_read_3, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 307 'bitconcatenate' 'shl_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1118_85 = sext i15 %shl_ln1118_32 to i20" [./example.h:142->./example.h:267]   --->   Operation 308 'sext' 'sext_ln1118_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln1118_86 = sext i15 %shl_ln1118_32 to i18" [./example.h:142->./example.h:267]   --->   Operation 309 'sext' 'sext_ln1118_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1118_87 = sext i15 %shl_ln1118_32 to i19" [./example.h:142->./example.h:267]   --->   Operation 310 'sext' 'sext_ln1118_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.58ns)   --->   "%add_ln1118_6 = add i19 %sext_ln1118_87, %sext_ln1118_84" [./example.h:142->./example.h:267]   --->   Operation 311 'add' 'add_ln1118_6' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln708_63 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %add_ln1118_6, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 312 'partselect' 'trunc_ln708_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln708_38 = sext i12 %trunc_ln708_63 to i14" [./example.h:142->./example.h:267]   --->   Operation 313 'sext' 'sext_ln708_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (1.90ns)   --->   "%mul_ln1118_35 = mul i19 -11, %sext_ln1118_67" [./example.h:142->./example.h:267]   --->   Operation 314 'mul' 'mul_ln1118_35' <Predicate = true> <Delay = 1.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln708_67 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %mul_ln1118_35, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 315 'partselect' 'trunc_ln708_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln708_41 = sext i12 %trunc_ln708_67 to i14" [./example.h:142->./example.h:267]   --->   Operation 316 'sext' 'sext_ln708_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.55ns)   --->   "%add_ln703_73 = add i14 %trunc_ln708_62, %sext_ln708_38" [./example.h:267]   --->   Operation 317 'add' 'add_ln703_73' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_76 = add i14 %add_ln703_75, %add_ln703_73" [./example.h:267]   --->   Operation 318 'add' 'add_ln703_76' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_78 = add i14 %add_ln703_77, %sext_ln708_41" [./example.h:267]   --->   Operation 319 'add' 'add_ln703_78' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 320 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_81 = add i14 %add_ln703_80, %add_ln703_78" [./example.h:267]   --->   Operation 320 'add' 'add_ln703_81' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 321 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_82 = add i14 %add_ln703_81, %add_ln703_76" [./example.h:267]   --->   Operation 321 'add' 'add_ln703_82' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 322 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_38 = mul i21 37, %sext_ln1118" [./example.h:142->./example.h:267]   --->   Operation 322 'mul' 'mul_ln1118_38' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln708_71 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_38, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 323 'partselect' 'trunc_ln708_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.58ns)   --->   "%sub_ln1118_35 = sub i19 %sext_ln1118_84, %sext_ln1118_87" [./example.h:142->./example.h:267]   --->   Operation 324 'sub' 'sub_ln1118_35' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln708_72 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_35, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 325 'partselect' 'trunc_ln708_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln708_43 = sext i12 %trunc_ln708_72 to i14" [./example.h:142->./example.h:267]   --->   Operation 326 'sext' 'sext_ln708_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (1.90ns)   --->   "%mul_ln1118_39 = mul i19 -13, %sext_ln1118_67" [./example.h:142->./example.h:267]   --->   Operation 327 'mul' 'mul_ln1118_39' <Predicate = true> <Delay = 1.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln708_76 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %mul_ln1118_39, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 328 'partselect' 'trunc_ln708_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln708_46 = sext i12 %trunc_ln708_76 to i14" [./example.h:142->./example.h:267]   --->   Operation 329 'sext' 'sext_ln708_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.55ns)   --->   "%add_ln703_83 = add i14 %trunc_ln708_71, %sext_ln708_43" [./example.h:267]   --->   Operation 330 'add' 'add_ln703_83' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_86 = add i14 %add_ln703_85, %add_ln703_83" [./example.h:267]   --->   Operation 331 'add' 'add_ln703_86' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_88 = add i14 %add_ln703_87, %sext_ln708_46" [./example.h:267]   --->   Operation 332 'add' 'add_ln703_88' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 333 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_91 = add i14 %add_ln703_90, %add_ln703_88" [./example.h:267]   --->   Operation 333 'add' 'add_ln703_91' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 334 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_92 = add i14 %add_ln703_91, %add_ln703_86" [./example.h:267]   --->   Operation 334 'add' 'add_ln703_92' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln1118_36 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_1_V_read_3, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 335 'bitconcatenate' 'shl_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln1118_92 = sext i19 %shl_ln1118_36 to i20" [./example.h:142->./example.h:267]   --->   Operation 336 'sext' 'sext_ln1118_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.56ns)   --->   "%add_ln1118_8 = add i20 %sext_ln1118_85, %sext_ln1118_92" [./example.h:142->./example.h:267]   --->   Operation 337 'add' 'add_ln1118_8' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln708_82 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %add_ln1118_8, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 338 'partselect' 'trunc_ln708_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln708_47 = sext i13 %trunc_ln708_82 to i14" [./example.h:142->./example.h:267]   --->   Operation 339 'sext' 'sext_ln708_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln708_48 = sext i12 %trunc_ln708_83 to i14" [./example.h:142->./example.h:267]   --->   Operation 340 'sext' 'sext_ln708_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.54ns)   --->   "%add_ln703_93 = add i14 %sext_ln708_47, %sext_ln708_48" [./example.h:267]   --->   Operation 341 'add' 'add_ln703_93' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_96 = add i14 %add_ln703_95, %add_ln703_93" [./example.h:267]   --->   Operation 342 'add' 'add_ln703_96' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 343 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_102 = add i14 %add_ln703_101, %add_ln703_96" [./example.h:267]   --->   Operation 343 'add' 'add_ln703_102' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 344 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_48 = mul i21 44, %sext_ln1118" [./example.h:142->./example.h:267]   --->   Operation 344 'mul' 'mul_ln1118_48' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln708_89 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_48, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 345 'partselect' 'trunc_ln708_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%shl_ln1118_41 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_1_V_read_3, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 346 'bitconcatenate' 'shl_ln1118_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1118_98 = sext i17 %shl_ln1118_41 to i18" [./example.h:142->./example.h:267]   --->   Operation 347 'sext' 'sext_ln1118_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.59ns)   --->   "%sub_ln1118_40 = sub i18 %sext_ln1118_98, %sext_ln1118_86" [./example.h:142->./example.h:267]   --->   Operation 348 'sub' 'sub_ln1118_40' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln708_90 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_40, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 349 'partselect' 'trunc_ln708_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln708_53 = sext i11 %trunc_ln708_90 to i14" [./example.h:142->./example.h:267]   --->   Operation 350 'sext' 'sext_ln708_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.55ns)   --->   "%add_ln703_103 = add i14 %trunc_ln708_89, %sext_ln708_53" [./example.h:267]   --->   Operation 351 'add' 'add_ln703_103' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_106 = add i14 %add_ln703_105, %add_ln703_103" [./example.h:267]   --->   Operation 352 'add' 'add_ln703_106' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 353 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_112 = add i14 %add_ln703_111, %add_ln703_106" [./example.h:267]   --->   Operation 353 'add' 'add_ln703_112' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 354 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_55 = mul i20 29, %sext_ln1118_55" [./example.h:142->./example.h:267]   --->   Operation 354 'mul' 'mul_ln1118_55' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln708_98 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_55, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 355 'partselect' 'trunc_ln708_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln708_55 = sext i13 %trunc_ln708_98 to i14" [./example.h:142->./example.h:267]   --->   Operation 356 'sext' 'sext_ln708_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_56 = mul i21 -52, %sext_ln1118_56" [./example.h:142->./example.h:267]   --->   Operation 357 'mul' 'mul_ln1118_56' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln708_99 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_56, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 358 'partselect' 'trunc_ln708_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%shl_ln1118_44 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_5_V_read_3, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 359 'bitconcatenate' 'shl_ln1118_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln1118_102 = sext i18 %shl_ln1118_44 to i19" [./example.h:142->./example.h:267]   --->   Operation 360 'sext' 'sext_ln1118_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln1118_45 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_5_V_read_3, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 361 'bitconcatenate' 'shl_ln1118_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln1118_103 = sext i15 %shl_ln1118_45 to i19" [./example.h:142->./example.h:267]   --->   Operation 362 'sext' 'sext_ln1118_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.58ns)   --->   "%sub_ln1118_43 = sub i19 %sext_ln1118_103, %sext_ln1118_102" [./example.h:142->./example.h:267]   --->   Operation 363 'sub' 'sub_ln1118_43' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln708_103 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_43, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 364 'partselect' 'trunc_ln708_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln708_57 = sext i12 %trunc_ln708_103 to i14" [./example.h:142->./example.h:267]   --->   Operation 365 'sext' 'sext_ln708_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.55ns)   --->   "%add_ln703_113 = add i14 %sext_ln708_55, %trunc_ln708_99" [./example.h:267]   --->   Operation 366 'add' 'add_ln703_113' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_116 = add i14 %add_ln703_115, %add_ln703_113" [./example.h:267]   --->   Operation 367 'add' 'add_ln703_116' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_118 = add i14 %add_ln703_117, %sext_ln708_57" [./example.h:267]   --->   Operation 368 'add' 'add_ln703_118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 369 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_121 = add i14 %add_ln703_120, %add_ln703_118" [./example.h:267]   --->   Operation 369 'add' 'add_ln703_121' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 370 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_122 = add i14 %add_ln703_121, %add_ln703_116" [./example.h:267]   --->   Operation 370 'add' 'add_ln703_122' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 371 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_62 = mul i20 -27, %sext_ln1118_55" [./example.h:142->./example.h:267]   --->   Operation 371 'mul' 'mul_ln1118_62' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln708_108 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_62, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 372 'partselect' 'trunc_ln708_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln708_60 = sext i13 %trunc_ln708_108 to i14" [./example.h:142->./example.h:267]   --->   Operation 373 'sext' 'sext_ln708_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_63 = mul i20 26, %sext_ln708" [./example.h:142->./example.h:267]   --->   Operation 374 'mul' 'mul_ln1118_63' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln708_109 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_63, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 375 'partselect' 'trunc_ln708_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln708_61 = sext i13 %trunc_ln708_109 to i14" [./example.h:142->./example.h:267]   --->   Operation 376 'sext' 'sext_ln708_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.54ns)   --->   "%add_ln703_123 = add i14 %sext_ln708_60, %sext_ln708_61" [./example.h:267]   --->   Operation 377 'add' 'add_ln703_123' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_126 = add i14 %add_ln703_125, %add_ln703_123" [./example.h:267]   --->   Operation 378 'add' 'add_ln703_126' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 379 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_132 = add i14 %add_ln703_131, %add_ln703_126" [./example.h:267]   --->   Operation 379 'add' 'add_ln703_132' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 380 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_67 = mul i21 -105, %sext_ln1118" [./example.h:142->./example.h:267]   --->   Operation 380 'mul' 'mul_ln1118_67' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln708_115 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_67, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 381 'partselect' 'trunc_ln708_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.58ns)   --->   "%sub_ln1118_48 = sub i19 0, %sext_ln1118_84" [./example.h:142->./example.h:267]   --->   Operation 382 'sub' 'sub_ln1118_48' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln708_116 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_48, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 383 'partselect' 'trunc_ln708_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln708_66 = sext i12 %trunc_ln708_116 to i14" [./example.h:142->./example.h:267]   --->   Operation 384 'sext' 'sext_ln708_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.55ns)   --->   "%add_ln703_133 = add i14 %trunc_ln708_115, %sext_ln708_66" [./example.h:267]   --->   Operation 385 'add' 'add_ln703_133' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_136 = add i14 %add_ln703_135, %add_ln703_133" [./example.h:267]   --->   Operation 386 'add' 'add_ln703_136' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 387 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_142 = add i14 %add_ln703_141, %add_ln703_136" [./example.h:267]   --->   Operation 387 'add' 'add_ln703_142' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } undef, i14 %add_ln703_72, 0" [./example.h:287]   --->   Operation 388 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv, i14 %add_ln703_82, 1" [./example.h:287]   --->   Operation 389 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_1, i14 %add_ln703_92, 2" [./example.h:287]   --->   Operation 390 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_2, i14 %add_ln703_102, 3" [./example.h:287]   --->   Operation 391 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_3, i14 %add_ln703_112, 4" [./example.h:287]   --->   Operation 392 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_4, i14 %add_ln703_122, 5" [./example.h:287]   --->   Operation 393 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_5, i14 %add_ln703_132, 6" [./example.h:287]   --->   Operation 394 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_6, i14 %add_ln703_142, 7" [./example.h:287]   --->   Operation 395 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "ret { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_7" [./example.h:287]   --->   Operation 396 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.8ns
The critical path consists of the following:
	wire read on port 'data_8_V_read' (./example.h:240) [12]  (0 ns)
	'mul' operation of DSP[245] ('mul_ln1118_54', ./example.h:142->./example.h:267) [245]  (2.53 ns)
	'add' operation ('add_ln703_110', ./example.h:267) [262]  (0.555 ns)
	'add' operation ('add_ln703_111', ./example.h:267) [263]  (0.716 ns)

 <State 2>: 3.8ns
The critical path consists of the following:
	'mul' operation of DSP[23] ('mul_ln1118', ./example.h:142->./example.h:267) [23]  (2.53 ns)
	'add' operation ('add_ln703', ./example.h:267) [84]  (0.555 ns)
	'add' operation ('add_ln703_66', ./example.h:267) [87]  (0 ns)
	'add' operation ('res[0].V', ./example.h:267) [93]  (0.716 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
