-- File: C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Design_A_CPU\CPU_Code\Application_Code\ANSITerm03\ANSITerm03.mif
-- Generated by pyAssemble_cpu_001.py
-- 
DEPTH = 44;
WIDTH = 16;
ADDRESS_RADIX = DEC;
DATA_RADIX = HEX;
CONTENT BEGIN
0: C01D C022 410C C027 411B C027 415B C027;
8: 4133 C027 4133 C027 416D C027 C011 C017;
16: D00E 6004 A001 E016 6105 7101 3008 6000;
24: A001 E01C 6101 7103 3008 4003 7002 4020;
32: 7002 3008 4003 7000 4020 7000 3008 6002;
40: A002 E027 7103 3008;
END;
