============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Apr 02 2024  07:27:02 pm
  Module:                 floating_point_adder_tree
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                              
  Gate   Instances    Area      Library   
------------------------------------------
AND2X1         858   2013.297    gscl45nm 
AOI21X1         34     95.737    gscl45nm 
AOI22X1        785   2578.803    gscl45nm 
BUFX2         1803   4230.739    gscl45nm 
FAX1           209   1863.590    gscl45nm 
HAX1            47    220.571    gscl45nm 
INVX1         2068   2911.537    gscl45nm 
MUX2X1         864   3243.802    gscl45nm 
NAND2X1        559   1049.355    gscl45nm 
NAND3X1        401    940.946    gscl45nm 
NOR2X1          31     72.741    gscl45nm 
NOR3X1         325    915.135    gscl45nm 
OAI21X1        765   2154.087    gscl45nm 
OR2X1         1384   3247.556    gscl45nm 
OR2X2           16     45.053    gscl45nm 
XNOR2X1        223   1046.539    gscl45nm 
XOR2X1         112    525.616    gscl45nm 
------------------------------------------
total        10484  27155.106             


                                          
     Type      Instances    Area   Area % 
------------------------------------------
inverter            2068  2911.537   10.7 
buffer              1803  4230.739   15.6 
logic               6613 20012.829   73.7 
physical_cells         0     0.000    0.0 
------------------------------------------
total              10484 27155.106  100.0 

