cycles,lut utilization,FF utilization,BRAM utilization,DSP utilization,URAM utilization,__PARA__L0,__PARA__L3,__PARA__L4,__PARA__L5,__PIPE__L0,__PIPE__L1,__PIPE__L3,__PIPE__L4,__TILE__L0,__TILE__L1,__TILE__L3,__TILE__L4,step
565336 (2.416ms),12043 (1%),11107 (~0%),62 (1%),22 (~0%),0 (~0%),1,1,1,1,off,off,off,off,1,1,1,1,0
113336 (0.484ms),45836 (3%),63803 (2%),66 (1%),300 (4%),0 (~0%),1,1,1,20,off,off,off,off,1,1,1,1,1
104336 (0.446ms),54246 (4%),76433 (3%),66 (1%),375 (5%),0 (~0%),1,1,1,25,off,off,off,off,1,1,1,1,2
8927 (0.038ms),754858 (63%),900554 (38%),60 (1%),7500 (109%),0 (~0%),1,1,1,100,off,off,off,off,1,1,1,1,3
104336 (0.446ms),54246 (4%),76433 (3%),66 (1%),375 (5%),0 (~0%),1,1,1,25,off,off,off,off,1,1,1,1,4
8927 (0.038ms),754858 (63%),900554 (38%),60 (1%),7500 (109%),0 (~0%),1,1,1,100,off,off,off,off,1,1,1,1,5
8053 (0.035ms),7273457 (615%),7663995 (324%),54 (1%),75000 (1096%),0 (~0%),1,10,1,100,off,off,off,off,1,1,1,1,6
