Analysis & Synthesis report for procesador
Mon Dec 11 18:42:14 2023
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Parameter Settings for User Entity Instance: Top-level Entity: |core
  6. Parameter Settings for User Entity Instance: REGBANK:REGBANK_inst
  7. Parameter Settings for User Entity Instance: mux_2to1:mux_2to1_inst1
  8. Parameter Settings for User Entity Instance: mux_4to1:mux_4to1_inst1
  9. Parameter Settings for User Entity Instance: mux_2to1:mux_2to1_inst2
 10. Parameter Settings for User Entity Instance: sumador:sumador_inst2
 11. Parameter Settings for User Entity Instance: sumador:sumador_inst1
 12. Parameter Settings for User Entity Instance: mux_2to1:mux_2to1_inst3
 13. Parameter Settings for User Entity Instance: PC:PC_inst
 14. Port Connectivity Checks: "sumador:sumador_inst1"
 15. Port Connectivity Checks: "mux_4to1:mux_4to1_inst1"
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                              ;
+------------------------------------+------------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Dec 11 18:42:14 2023                    ;
; Quartus Prime Version              ; 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition ;
; Revision Name                      ; procesador                                           ;
; Top-level Entity Name              ; core                                                 ;
; Family                             ; Cyclone IV E                                         ;
; Total logic elements               ; N/A until Partition Merge                            ;
;     Total combinational functions  ; N/A until Partition Merge                            ;
;     Dedicated logic registers      ; N/A until Partition Merge                            ;
; Total registers                    ; N/A until Partition Merge                            ;
; Total pins                         ; N/A until Partition Merge                            ;
; Total virtual pins                 ; N/A until Partition Merge                            ;
; Total memory bits                  ; N/A until Partition Merge                            ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                            ;
; Total PLLs                         ; N/A until Partition Merge                            ;
+------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; core               ; procesador         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |core ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; data_size      ; 1024  ; Signed Integer                              ;
; address_size   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGBANK:REGBANK_inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; mem_depth      ; 32    ; Signed Integer                           ;
; size           ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:mux_2to1_inst1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_4to1:mux_4to1_inst1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:mux_2to1_inst2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sumador:sumador_inst2 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sumador:sumador_inst1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2to1:mux_2to1_inst3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:PC_inst ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; size           ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------+
; Port Connectivity Checks: "sumador:sumador_inst1" ;
+--------------+-------+----------+-----------------+
; Port         ; Type  ; Severity ; Details         ;
+--------------+-------+----------+-----------------+
; datab[31..3] ; Input ; Info     ; Stuck at GND    ;
; datab[1..0]  ; Input ; Info     ; Stuck at GND    ;
; datab[2]     ; Input ; Info     ; Stuck at VCC    ;
+--------------+-------+----------+-----------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "mux_4to1:mux_4to1_inst1" ;
+-------+-------+----------+--------------------------+
; Port  ; Type  ; Severity ; Details                  ;
+-------+-------+----------+--------------------------+
; dato2 ; Input ; Info     ; Stuck at GND             ;
+-------+-------+----------+--------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition
    Info: Processing started: Mon Dec 11 18:41:41 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_alu.sv
    Info (12023): Found entity 1: tb_ALU File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/tb_ALU.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sumador.sv
    Info (12023): Found entity 1: sumador File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/sumador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regbank.sv
    Info (12023): Found entity 1: REGBANK File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/REGBANK.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.sv
    Info (12023): Found entity 1: RAM File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/RAM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: PC File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4to1.sv
    Info (12023): Found entity 1: mux_4to1 File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/mux_4to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1.sv
    Info (12023): Found entity 1: mux_2to1 File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/mux_2to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen.sv
    Info (12023): Found entity 1: Imm_Gen File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/Imm_Gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core.sv
    Info (12023): Found entity 1: core File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: control File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arom.sv
    Info (12023): Found entity 1: aROM File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/aROM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.sv
    Info (12023): Found entity 1: ALUcontrol File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/ALUcontrol.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/ALU.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at top.sv(35): created implicit net for "cableALumux" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/top.sv Line: 35
Warning (10236): Verilog HDL Implicit Net warning at core.sv(115): created implicit net for "sel_mux" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 115
Info (12127): Elaborating entity "core" for the top level hierarchy
Warning (10034): Output port "iaddr" at core.sv(17) has no driver File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 17
Warning (10034): Output port "d_rw" at core.sv(19) has no driver File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 19
Info (12128): Elaborating entity "REGBANK" for hierarchy "REGBANK:REGBANK_inst" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 52
Info (12128): Elaborating entity "Imm_Gen" for hierarchy "Imm_Gen:Imm_Gen_inst" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 58
Info (12128): Elaborating entity "mux_2to1" for hierarchy "mux_2to1:mux_2to1_inst1" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 66
Info (12128): Elaborating entity "mux_4to1" for hierarchy "mux_4to1:mux_4to1_inst1" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 75
Info (12128): Elaborating entity "ALUcontrol" for hierarchy "ALUcontrol:ALUcontrol_inst" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 82
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_inst" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 91
Warning (10764): Verilog HDL warning at ALU.sv(29): converting signed shift amount to unsigned File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/ALU.sv Line: 29
Warning (10230): Verilog HDL assignment warning at ALU.sv(36): truncated value with size 32 to match size of target (1) File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/ALU.sv Line: 36
Info (12128): Elaborating entity "control" for hierarchy "control:control_inst" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 113
Info (12128): Elaborating entity "sumador" for hierarchy "sumador:sumador_inst2" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 122
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC_inst" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 145
Error (12014): Net "idata[31]", which fans out to "sumador:sumador_inst1|dataa[31]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[31]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[31]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[30]", which fans out to "sumador:sumador_inst1|dataa[30]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[30]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[30]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[29]", which fans out to "sumador:sumador_inst1|dataa[29]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[29]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[29]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[28]", which fans out to "sumador:sumador_inst1|dataa[28]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[28]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[28]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[27]", which fans out to "sumador:sumador_inst1|dataa[27]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[27]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[27]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[26]", which fans out to "sumador:sumador_inst1|dataa[26]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[26]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[26]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[25]", which fans out to "sumador:sumador_inst1|dataa[25]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[25]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[25]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[24]", which fans out to "sumador:sumador_inst1|dataa[24]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[24]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[24]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[23]", which fans out to "sumador:sumador_inst1|dataa[23]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[23]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[23]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[22]", which fans out to "sumador:sumador_inst1|dataa[22]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[22]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[22]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[21]", which fans out to "sumador:sumador_inst1|dataa[21]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[21]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[21]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[20]", which fans out to "sumador:sumador_inst1|dataa[20]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[20]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[20]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[19]", which fans out to "sumador:sumador_inst1|dataa[19]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[19]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[19]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[18]", which fans out to "sumador:sumador_inst1|dataa[18]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[18]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[18]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[17]", which fans out to "sumador:sumador_inst1|dataa[17]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[17]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[17]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[16]", which fans out to "sumador:sumador_inst1|dataa[16]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[16]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[16]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[15]", which fans out to "sumador:sumador_inst1|dataa[15]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[15]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[15]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[14]", which fans out to "sumador:sumador_inst1|dataa[14]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[14]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[14]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[13]", which fans out to "sumador:sumador_inst1|dataa[13]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[13]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[13]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[12]", which fans out to "sumador:sumador_inst1|dataa[12]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[12]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[12]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[11]", which fans out to "sumador:sumador_inst1|dataa[11]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[11]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[11]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[10]", which fans out to "sumador:sumador_inst1|dataa[10]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[10]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[10]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[9]", which fans out to "sumador:sumador_inst1|dataa[9]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[9]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[9]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[8]", which fans out to "sumador:sumador_inst1|dataa[8]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[8]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[8]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[7]", which fans out to "sumador:sumador_inst1|dataa[7]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[7]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[7]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[6]", which fans out to "sumador:sumador_inst1|dataa[6]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[6]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[6]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[5]", which fans out to "sumador:sumador_inst1|dataa[5]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[5]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[5]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[4]", which fans out to "sumador:sumador_inst1|dataa[4]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[4]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[4]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[3]", which fans out to "sumador:sumador_inst1|dataa[3]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[3]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[3]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[2]", which fans out to "sumador:sumador_inst1|dataa[2]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[2]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[2]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[1]", which fans out to "sumador:sumador_inst1|dataa[1]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[1]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[1]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error (12014): Net "idata[0]", which fans out to "sumador:sumador_inst1|dataa[0]", cannot be assigned more than one value File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
    Error (12015): Net is fed by "PC:PC_inst|PC[0]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/PC.sv Line: 7
    Error (12015): Net is fed by "idata[0]" File: C:/Users/FERRAN-VAIO/Documents/GitHub/Microprocesador-Isdigi/core.sv Line: 16
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 96 errors, 7 warnings
    Error: Peak virtual memory: 4724 megabytes
    Error: Processing ended: Mon Dec 11 18:42:14 2023
    Error: Elapsed time: 00:00:33
    Error: Total CPU time (on all processors): 00:01:01


