{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558107905057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558107905062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 23:45:04 2019 " "Processing started: Fri May 17 23:45:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558107905062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558107905062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558107905062 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558107905504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558107905504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-debouncer_bev " "Found design unit 1: debouncer-debouncer_bev" {  } { { "debouncer.vhd" "" { Text "D:/Workplace/EDA_lab/counter/debouncer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558107917016 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "D:/Workplace/EDA_lab/counter/debouncer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558107917016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558107917016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transform_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transform_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transform_clk-transform " "Found design unit 1: transform_clk-transform" {  } { { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558107917018 ""} { "Info" "ISGN_ENTITY_NAME" "1 transform_clk " "Found entity 1: transform_clk" {  } { { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558107917018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558107917018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_bev " "Found design unit 1: counter-counter_bev" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558107917020 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558107917020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558107917020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_dec-counter_dec_bev " "Found design unit 1: counter_dec-counter_dec_bev" {  } { { "counter_dec.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter_dec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558107917022 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_dec " "Found entity 1: counter_dec" {  } { { "counter_dec.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter_dec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558107917022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558107917022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-d_ff_bev " "Found design unit 1: d_ff-d_ff_bev" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558107917024 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558107917024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558107917024 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter " "Elaborating entity \"counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558107917051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transform_clk transform_clk:timer " "Elaborating entity \"transform_clk\" for hierarchy \"transform_clk:timer\"" {  } { { "counter.vhd" "timer" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558107917052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:db " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:db\"" {  } { { "counter.vhd" "db" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558107917054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_dec counter_dec:dec_0 " "Elaborating entity \"counter_dec\" for hierarchy \"counter_dec:dec_0\"" {  } { { "counter.vhd" "dec_0" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558107917055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff counter_dec:dec_0\|d_ff:bit_0_ff " "Elaborating entity \"d_ff\" for hierarchy \"counter_dec:dec_0\|d_ff:bit_0_ff\"" {  } { { "counter_dec.vhd" "bit_0_ff" { Text "D:/Workplace/EDA_lab/counter/counter_dec.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558107917056 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_dec_0 " "Found clock multiplexer clk_dec_0" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 52 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1558107917121 "|counter|clk_dec_0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1558107917121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558107917363 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558107917363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558107917363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558107917363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558107917442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 23:45:17 2019 " "Processing ended: Fri May 17 23:45:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558107917442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558107917442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558107917442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558107917442 ""}
