
Sensor Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002a48  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000005bc  20070000  00082a48  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00000060  200705bc  00083004  000205bc  2**2
                  ALLOC
  3 .stack        00002004  2007061c  00083064  000205bc  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  000205bc  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000205e5  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000eb9e  00000000  00000000  0002063e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001fcd  00000000  00000000  0002f1dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000043bc  00000000  00000000  000311a9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000798  00000000  00000000  00035565  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000738  00000000  00000000  00035cfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00004c12  00000000  00000000  00036435  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000a7cb  00000000  00000000  0003b047  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00061126  00000000  00000000  00045812  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000022d8  00000000  00000000  000a6938  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	20 26 07 20 19 13 08 00 11 13 08 00 11 13 08 00      &. ............
   80010:	11 13 08 00 11 13 08 00 11 13 08 00 00 00 00 00     ................
	...
   8002c:	11 13 08 00 11 13 08 00 00 00 00 00 11 13 08 00     ................
   8003c:	b5 02 08 00 11 13 08 00 11 13 08 00 11 13 08 00     ................
   8004c:	11 13 08 00 11 13 08 00 11 13 08 00 11 13 08 00     ................
   8005c:	11 13 08 00 11 13 08 00 11 13 08 00 00 00 00 00     ................
   8006c:	11 13 08 00 11 13 08 00 11 13 08 00 11 13 08 00     ................
	...
   80084:	11 13 08 00 11 13 08 00 11 13 08 00 11 13 08 00     ................
   80094:	11 13 08 00 11 13 08 00 11 13 08 00 11 13 08 00     ................
   800a4:	00 00 00 00 11 13 08 00 11 13 08 00 11 13 08 00     ................
   800b4:	11 13 08 00 11 13 08 00 11 13 08 00 11 13 08 00     ................
   800c4:	11 13 08 00 11 13 08 00 11 13 08 00 11 13 08 00     ................
   800d4:	11 13 08 00 11 13 08 00 e5 17 08 00 11 13 08 00     ................
   800e4:	11 13 08 00 11 13 08 00 11 13 08 00 11 13 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200705bc 	.word	0x200705bc
   80110:	00000000 	.word	0x00000000
   80114:	00082a48 	.word	0x00082a48

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00082a48 	.word	0x00082a48
   80154:	200705c0 	.word	0x200705c0
   80158:	00082a48 	.word	0x00082a48
   8015c:	00000000 	.word	0x00000000

00080160 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   80160:	b480      	push	{r7}
   80162:	b087      	sub	sp, #28
   80164:	af00      	add	r7, sp, #0
   80166:	60f8      	str	r0, [r7, #12]
   80168:	60b9      	str	r1, [r7, #8]
   8016a:	607a      	str	r2, [r7, #4]
   8016c:	603b      	str	r3, [r7, #0]
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   8016e:	68fb      	ldr	r3, [r7, #12]
   80170:	2201      	movs	r2, #1
   80172:	601a      	str	r2, [r3, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   80174:	68fb      	ldr	r3, [r7, #12]
   80176:	2200      	movs	r2, #0
   80178:	605a      	str	r2, [r3, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   8017a:	68fb      	ldr	r3, [r7, #12]
   8017c:	f240 2202 	movw	r2, #514	; 0x202
   80180:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   80184:	68fb      	ldr	r3, [r7, #12]
   80186:	2200      	movs	r2, #0
   80188:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   8018c:	68fb      	ldr	r3, [r7, #12]
   8018e:	2200      	movs	r2, #0
   80190:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   80194:	687b      	ldr	r3, [r7, #4]
   80196:	005b      	lsls	r3, r3, #1
   80198:	68ba      	ldr	r2, [r7, #8]
   8019a:	fbb2 f3f3 	udiv	r3, r2, r3
   8019e:	3b01      	subs	r3, #1
   801a0:	617b      	str	r3, [r7, #20]
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   801a2:	68fb      	ldr	r3, [r7, #12]
   801a4:	685a      	ldr	r2, [r3, #4]
   801a6:	697b      	ldr	r3, [r7, #20]
   801a8:	021b      	lsls	r3, r3, #8
   801aa:	b299      	uxth	r1, r3
   801ac:	683b      	ldr	r3, [r7, #0]
   801ae:	430b      	orrs	r3, r1
   801b0:	431a      	orrs	r2, r3
   801b2:	68fb      	ldr	r3, [r7, #12]
   801b4:	605a      	str	r2, [r3, #4]
	return 0;
   801b6:	2300      	movs	r3, #0
}
   801b8:	4618      	mov	r0, r3
   801ba:	371c      	adds	r7, #28
   801bc:	46bd      	mov	sp, r7
   801be:	bc80      	pop	{r7}
   801c0:	4770      	bx	lr

000801c2 <adc_configure_trigger>:
 * ADC_MR_FREERUN_OFF disables freerun mode.
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
   801c2:	b480      	push	{r7}
   801c4:	b083      	sub	sp, #12
   801c6:	af00      	add	r7, sp, #0
   801c8:	6078      	str	r0, [r7, #4]
   801ca:	460b      	mov	r3, r1
   801cc:	70fb      	strb	r3, [r7, #3]
   801ce:	4613      	mov	r3, r2
   801d0:	70bb      	strb	r3, [r7, #2]
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   801d2:	687b      	ldr	r3, [r7, #4]
   801d4:	685a      	ldr	r2, [r3, #4]
   801d6:	78f9      	ldrb	r1, [r7, #3]
   801d8:	78bb      	ldrb	r3, [r7, #2]
   801da:	01db      	lsls	r3, r3, #7
   801dc:	b2db      	uxtb	r3, r3
   801de:	430b      	orrs	r3, r1
   801e0:	431a      	orrs	r2, r3
   801e2:	687b      	ldr	r3, [r7, #4]
   801e4:	605a      	str	r2, [r3, #4]
}
   801e6:	bf00      	nop
   801e8:	370c      	adds	r7, #12
   801ea:	46bd      	mov	sp, r7
   801ec:	bc80      	pop	{r7}
   801ee:	4770      	bx	lr

000801f0 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   801f0:	b480      	push	{r7}
   801f2:	b085      	sub	sp, #20
   801f4:	af00      	add	r7, sp, #0
   801f6:	60f8      	str	r0, [r7, #12]
   801f8:	607a      	str	r2, [r7, #4]
   801fa:	461a      	mov	r2, r3
   801fc:	460b      	mov	r3, r1
   801fe:	72fb      	strb	r3, [r7, #11]
   80200:	4613      	mov	r3, r2
   80202:	72bb      	strb	r3, [r7, #10]
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80204:	68fb      	ldr	r3, [r7, #12]
   80206:	685a      	ldr	r2, [r3, #4]
   80208:	7abb      	ldrb	r3, [r7, #10]
   8020a:	071b      	lsls	r3, r3, #28
   8020c:	f003 5140 	and.w	r1, r3, #805306368	; 0x30000000
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   80210:	687b      	ldr	r3, [r7, #4]
   80212:	4319      	orrs	r1, r3
   80214:	7afb      	ldrb	r3, [r7, #11]
   80216:	061b      	lsls	r3, r3, #24
   80218:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
   8021c:	430b      	orrs	r3, r1
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   8021e:	431a      	orrs	r2, r3
   80220:	68fb      	ldr	r3, [r7, #12]
   80222:	605a      	str	r2, [r3, #4]
}
   80224:	bf00      	nop
   80226:	3714      	adds	r7, #20
   80228:	46bd      	mov	sp, r7
   8022a:	bc80      	pop	{r7}
   8022c:	4770      	bx	lr

0008022e <adc_start>:
 *
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
   8022e:	b480      	push	{r7}
   80230:	b083      	sub	sp, #12
   80232:	af00      	add	r7, sp, #0
   80234:	6078      	str	r0, [r7, #4]
	p_adc->ADC_CR = ADC_CR_START;
   80236:	687b      	ldr	r3, [r7, #4]
   80238:	2202      	movs	r2, #2
   8023a:	601a      	str	r2, [r3, #0]
}
   8023c:	bf00      	nop
   8023e:	370c      	adds	r7, #12
   80240:	46bd      	mov	sp, r7
   80242:	bc80      	pop	{r7}
   80244:	4770      	bx	lr

00080246 <adc_enable_channel>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
   80246:	b480      	push	{r7}
   80248:	b083      	sub	sp, #12
   8024a:	af00      	add	r7, sp, #0
   8024c:	6078      	str	r0, [r7, #4]
   8024e:	460b      	mov	r3, r1
   80250:	70fb      	strb	r3, [r7, #3]
	p_adc->ADC_CHER = 1 << adc_ch;
   80252:	78fb      	ldrb	r3, [r7, #3]
   80254:	2201      	movs	r2, #1
   80256:	fa02 f303 	lsl.w	r3, r2, r3
   8025a:	461a      	mov	r2, r3
   8025c:	687b      	ldr	r3, [r7, #4]
   8025e:	611a      	str	r2, [r3, #16]
}
   80260:	bf00      	nop
   80262:	370c      	adds	r7, #12
   80264:	46bd      	mov	sp, r7
   80266:	bc80      	pop	{r7}
   80268:	4770      	bx	lr

0008026a <adc_get_channel_value>:
 * \param adc_ch ADC channel number.
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
   8026a:	b480      	push	{r7}
   8026c:	b085      	sub	sp, #20
   8026e:	af00      	add	r7, sp, #0
   80270:	6078      	str	r0, [r7, #4]
   80272:	460b      	mov	r3, r1
   80274:	70fb      	strb	r3, [r7, #3]
	uint32_t ul_data = 0;
   80276:	2300      	movs	r3, #0
   80278:	60fb      	str	r3, [r7, #12]

	if (15 >= adc_ch) {
   8027a:	78fb      	ldrb	r3, [r7, #3]
   8027c:	2b0f      	cmp	r3, #15
   8027e:	d807      	bhi.n	80290 <adc_get_channel_value+0x26>
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   80280:	687b      	ldr	r3, [r7, #4]
   80282:	f103 0250 	add.w	r2, r3, #80	; 0x50
   80286:	78fb      	ldrb	r3, [r7, #3]
   80288:	009b      	lsls	r3, r3, #2
   8028a:	4413      	add	r3, r2
   8028c:	681b      	ldr	r3, [r3, #0]
   8028e:	60fb      	str	r3, [r7, #12]
	}

	return ul_data;
   80290:	68fb      	ldr	r3, [r7, #12]
}
   80292:	4618      	mov	r0, r3
   80294:	3714      	adds	r7, #20
   80296:	46bd      	mov	sp, r7
   80298:	bc80      	pop	{r7}
   8029a:	4770      	bx	lr

0008029c <adc_get_status>:
 * \param p_adc Pointer to an ADC instance.
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
   8029c:	b480      	push	{r7}
   8029e:	b083      	sub	sp, #12
   802a0:	af00      	add	r7, sp, #0
   802a2:	6078      	str	r0, [r7, #4]
	return p_adc->ADC_ISR;
   802a4:	687b      	ldr	r3, [r7, #4]
   802a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
   802a8:	4618      	mov	r0, r3
   802aa:	370c      	adds	r7, #12
   802ac:	46bd      	mov	sp, r7
   802ae:	bc80      	pop	{r7}
   802b0:	4770      	bx	lr
	...

000802b4 <SysTick_Handler>:
float adc_bat_value;
uint8_t bat_percentage_prefiltered = 0;
uint8_t bat_percentage_filtered = 0;

void SysTick_Handler(void)
{
   802b4:	b480      	push	{r7}
   802b6:	af00      	add	r7, sp, #0
    g_ul_ms_ticks++;
   802b8:	4b04      	ldr	r3, [pc, #16]	; (802cc <SysTick_Handler+0x18>)
   802ba:	681b      	ldr	r3, [r3, #0]
   802bc:	3301      	adds	r3, #1
   802be:	4a03      	ldr	r2, [pc, #12]	; (802cc <SysTick_Handler+0x18>)
   802c0:	6013      	str	r3, [r2, #0]
}
   802c2:	bf00      	nop
   802c4:	46bd      	mov	sp, r7
   802c6:	bc80      	pop	{r7}
   802c8:	4770      	bx	lr
   802ca:	bf00      	nop
   802cc:	200705d8 	.word	0x200705d8

000802d0 <getTicks>:

uint32_t getTicks(void)
{
   802d0:	b480      	push	{r7}
   802d2:	af00      	add	r7, sp, #0
    return g_ul_ms_ticks;
   802d4:	4b02      	ldr	r3, [pc, #8]	; (802e0 <getTicks+0x10>)
   802d6:	681b      	ldr	r3, [r3, #0]
}
   802d8:	4618      	mov	r0, r3
   802da:	46bd      	mov	sp, r7
   802dc:	bc80      	pop	{r7}
   802de:	4770      	bx	lr
   802e0:	200705d8 	.word	0x200705d8

000802e4 <mdelay>:

void mdelay(uint32_t ul_dly_ticks)
{
   802e4:	b480      	push	{r7}
   802e6:	b085      	sub	sp, #20
   802e8:	af00      	add	r7, sp, #0
   802ea:	6078      	str	r0, [r7, #4]
    uint32_t ul_cur_ticks;

    ul_cur_ticks = g_ul_ms_ticks;
   802ec:	4b07      	ldr	r3, [pc, #28]	; (8030c <mdelay+0x28>)
   802ee:	681b      	ldr	r3, [r3, #0]
   802f0:	60fb      	str	r3, [r7, #12]
    while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
   802f2:	bf00      	nop
   802f4:	4b05      	ldr	r3, [pc, #20]	; (8030c <mdelay+0x28>)
   802f6:	681a      	ldr	r2, [r3, #0]
   802f8:	68fb      	ldr	r3, [r7, #12]
   802fa:	1ad2      	subs	r2, r2, r3
   802fc:	687b      	ldr	r3, [r7, #4]
   802fe:	429a      	cmp	r2, r3
   80300:	d3f8      	bcc.n	802f4 <mdelay+0x10>
}
   80302:	bf00      	nop
   80304:	3714      	adds	r7, #20
   80306:	46bd      	mov	sp, r7
   80308:	bc80      	pop	{r7}
   8030a:	4770      	bx	lr
   8030c:	200705d8 	.word	0x200705d8

00080310 <update_battery>:

void update_battery(void)
{
   80310:	b590      	push	{r4, r7, lr}
   80312:	b083      	sub	sp, #12
   80314:	af00      	add	r7, sp, #0
    if ((getTicks() - ul_ticks_bat) >= 500)
   80316:	4b52      	ldr	r3, [pc, #328]	; (80460 <update_battery+0x150>)
   80318:	4798      	blx	r3
   8031a:	4602      	mov	r2, r0
   8031c:	4b51      	ldr	r3, [pc, #324]	; (80464 <update_battery+0x154>)
   8031e:	681b      	ldr	r3, [r3, #0]
   80320:	1ad3      	subs	r3, r2, r3
   80322:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
   80326:	f0c0 8091 	bcc.w	8044c <update_battery+0x13c>
    {
        ul_ticks_bat = getTicks();
   8032a:	4b4d      	ldr	r3, [pc, #308]	; (80460 <update_battery+0x150>)
   8032c:	4798      	blx	r3
   8032e:	4602      	mov	r2, r0
   80330:	4b4c      	ldr	r3, [pc, #304]	; (80464 <update_battery+0x154>)
   80332:	601a      	str	r2, [r3, #0]
        
        while ((adc_get_status(ADC) & ADC_ISR_DRDY) != ADC_ISR_DRDY);
   80334:	bf00      	nop
   80336:	484c      	ldr	r0, [pc, #304]	; (80468 <update_battery+0x158>)
   80338:	4b4c      	ldr	r3, [pc, #304]	; (8046c <update_battery+0x15c>)
   8033a:	4798      	blx	r3
   8033c:	4603      	mov	r3, r0
   8033e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   80342:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
   80346:	d1f6      	bne.n	80336 <update_battery+0x26>
        
        adc_bat_value = (float)(adc_get_channel_value(ADC, BATTERY_VOLTAGE));
   80348:	2101      	movs	r1, #1
   8034a:	4847      	ldr	r0, [pc, #284]	; (80468 <update_battery+0x158>)
   8034c:	4b48      	ldr	r3, [pc, #288]	; (80470 <update_battery+0x160>)
   8034e:	4798      	blx	r3
   80350:	4602      	mov	r2, r0
   80352:	4b48      	ldr	r3, [pc, #288]	; (80474 <update_battery+0x164>)
   80354:	4610      	mov	r0, r2
   80356:	4798      	blx	r3
   80358:	4602      	mov	r2, r0
   8035a:	4b47      	ldr	r3, [pc, #284]	; (80478 <update_battery+0x168>)
   8035c:	601a      	str	r2, [r3, #0]
        //stm.bat_voltage = (uint8_t)(adc_bat_value / 18.0f);
        float y = adc_bat_value * 0.003472222;
   8035e:	4b46      	ldr	r3, [pc, #280]	; (80478 <update_battery+0x168>)
   80360:	681a      	ldr	r2, [r3, #0]
   80362:	4b46      	ldr	r3, [pc, #280]	; (8047c <update_battery+0x16c>)
   80364:	4610      	mov	r0, r2
   80366:	4798      	blx	r3
   80368:	4c45      	ldr	r4, [pc, #276]	; (80480 <update_battery+0x170>)
   8036a:	a33b      	add	r3, pc, #236	; (adr r3, 80458 <update_battery+0x148>)
   8036c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80370:	47a0      	blx	r4
   80372:	4603      	mov	r3, r0
   80374:	460c      	mov	r4, r1
   80376:	4619      	mov	r1, r3
   80378:	4622      	mov	r2, r4
   8037a:	4b42      	ldr	r3, [pc, #264]	; (80484 <update_battery+0x174>)
   8037c:	4608      	mov	r0, r1
   8037e:	4611      	mov	r1, r2
   80380:	4798      	blx	r3
   80382:	4603      	mov	r3, r0
   80384:	607b      	str	r3, [r7, #4]
        bat_percentage_prefiltered = (uint8_t)(-(y * y - 25.2f * y + 158.76f) / 0.04f + 100.0f);
   80386:	4b40      	ldr	r3, [pc, #256]	; (80488 <update_battery+0x178>)
   80388:	6879      	ldr	r1, [r7, #4]
   8038a:	6878      	ldr	r0, [r7, #4]
   8038c:	4798      	blx	r3
   8038e:	4603      	mov	r3, r0
   80390:	461c      	mov	r4, r3
   80392:	4b3d      	ldr	r3, [pc, #244]	; (80488 <update_battery+0x178>)
   80394:	493d      	ldr	r1, [pc, #244]	; (8048c <update_battery+0x17c>)
   80396:	6878      	ldr	r0, [r7, #4]
   80398:	4798      	blx	r3
   8039a:	4603      	mov	r3, r0
   8039c:	461a      	mov	r2, r3
   8039e:	4b3c      	ldr	r3, [pc, #240]	; (80490 <update_battery+0x180>)
   803a0:	4611      	mov	r1, r2
   803a2:	4620      	mov	r0, r4
   803a4:	4798      	blx	r3
   803a6:	4603      	mov	r3, r0
   803a8:	461a      	mov	r2, r3
   803aa:	4b3a      	ldr	r3, [pc, #232]	; (80494 <update_battery+0x184>)
   803ac:	493a      	ldr	r1, [pc, #232]	; (80498 <update_battery+0x188>)
   803ae:	4610      	mov	r0, r2
   803b0:	4798      	blx	r3
   803b2:	4603      	mov	r3, r0
   803b4:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
   803b8:	4b38      	ldr	r3, [pc, #224]	; (8049c <update_battery+0x18c>)
   803ba:	4939      	ldr	r1, [pc, #228]	; (804a0 <update_battery+0x190>)
   803bc:	4610      	mov	r0, r2
   803be:	4798      	blx	r3
   803c0:	4603      	mov	r3, r0
   803c2:	461a      	mov	r2, r3
   803c4:	4b33      	ldr	r3, [pc, #204]	; (80494 <update_battery+0x184>)
   803c6:	4937      	ldr	r1, [pc, #220]	; (804a4 <update_battery+0x194>)
   803c8:	4610      	mov	r0, r2
   803ca:	4798      	blx	r3
   803cc:	4603      	mov	r3, r0
   803ce:	461a      	mov	r2, r3
   803d0:	4b35      	ldr	r3, [pc, #212]	; (804a8 <update_battery+0x198>)
   803d2:	4610      	mov	r0, r2
   803d4:	4798      	blx	r3
   803d6:	4603      	mov	r3, r0
   803d8:	b2da      	uxtb	r2, r3
   803da:	4b34      	ldr	r3, [pc, #208]	; (804ac <update_battery+0x19c>)
   803dc:	701a      	strb	r2, [r3, #0]
        bat_percentage_prefiltered = (bat_percentage_prefiltered - 20.0) * 1.25;
   803de:	4b33      	ldr	r3, [pc, #204]	; (804ac <update_battery+0x19c>)
   803e0:	781b      	ldrb	r3, [r3, #0]
   803e2:	461a      	mov	r2, r3
   803e4:	4b32      	ldr	r3, [pc, #200]	; (804b0 <update_battery+0x1a0>)
   803e6:	4610      	mov	r0, r2
   803e8:	4798      	blx	r3
   803ea:	4c32      	ldr	r4, [pc, #200]	; (804b4 <update_battery+0x1a4>)
   803ec:	f04f 0200 	mov.w	r2, #0
   803f0:	4b31      	ldr	r3, [pc, #196]	; (804b8 <update_battery+0x1a8>)
   803f2:	47a0      	blx	r4
   803f4:	4603      	mov	r3, r0
   803f6:	460c      	mov	r4, r1
   803f8:	4618      	mov	r0, r3
   803fa:	4621      	mov	r1, r4
   803fc:	4c20      	ldr	r4, [pc, #128]	; (80480 <update_battery+0x170>)
   803fe:	f04f 0200 	mov.w	r2, #0
   80402:	4b2e      	ldr	r3, [pc, #184]	; (804bc <update_battery+0x1ac>)
   80404:	47a0      	blx	r4
   80406:	4603      	mov	r3, r0
   80408:	460c      	mov	r4, r1
   8040a:	4619      	mov	r1, r3
   8040c:	4622      	mov	r2, r4
   8040e:	4b2c      	ldr	r3, [pc, #176]	; (804c0 <update_battery+0x1b0>)
   80410:	4608      	mov	r0, r1
   80412:	4611      	mov	r1, r2
   80414:	4798      	blx	r3
   80416:	4603      	mov	r3, r0
   80418:	b2da      	uxtb	r2, r3
   8041a:	4b24      	ldr	r3, [pc, #144]	; (804ac <update_battery+0x19c>)
   8041c:	701a      	strb	r2, [r3, #0]
        bat_percentage_filtered = (bat_percentage_filtered * 3 + bat_percentage_prefiltered) / 4;
   8041e:	4b29      	ldr	r3, [pc, #164]	; (804c4 <update_battery+0x1b4>)
   80420:	781b      	ldrb	r3, [r3, #0]
   80422:	461a      	mov	r2, r3
   80424:	4613      	mov	r3, r2
   80426:	005b      	lsls	r3, r3, #1
   80428:	4413      	add	r3, r2
   8042a:	4a20      	ldr	r2, [pc, #128]	; (804ac <update_battery+0x19c>)
   8042c:	7812      	ldrb	r2, [r2, #0]
   8042e:	4413      	add	r3, r2
   80430:	2b00      	cmp	r3, #0
   80432:	da00      	bge.n	80436 <update_battery+0x126>
   80434:	3303      	adds	r3, #3
   80436:	109b      	asrs	r3, r3, #2
   80438:	b2da      	uxtb	r2, r3
   8043a:	4b22      	ldr	r3, [pc, #136]	; (804c4 <update_battery+0x1b4>)
   8043c:	701a      	strb	r2, [r3, #0]
        stm.bat_percentage = bat_percentage_filtered;
   8043e:	4b21      	ldr	r3, [pc, #132]	; (804c4 <update_battery+0x1b4>)
   80440:	781a      	ldrb	r2, [r3, #0]
   80442:	4b21      	ldr	r3, [pc, #132]	; (804c8 <update_battery+0x1b8>)
   80444:	705a      	strb	r2, [r3, #1]
        adc_start(ADC);
   80446:	4808      	ldr	r0, [pc, #32]	; (80468 <update_battery+0x158>)
   80448:	4b20      	ldr	r3, [pc, #128]	; (804cc <update_battery+0x1bc>)
   8044a:	4798      	blx	r3
    }
}
   8044c:	bf00      	nop
   8044e:	370c      	adds	r7, #12
   80450:	46bd      	mov	sp, r7
   80452:	bd90      	pop	{r4, r7, pc}
   80454:	f3af 8000 	nop.w
   80458:	fde70747 	.word	0xfde70747
   8045c:	3f6c71c6 	.word	0x3f6c71c6
   80460:	000802d1 	.word	0x000802d1
   80464:	200705dc 	.word	0x200705dc
   80468:	400c0000 	.word	0x400c0000
   8046c:	0008029d 	.word	0x0008029d
   80470:	0008026b 	.word	0x0008026b
   80474:	00082521 	.word	0x00082521
   80478:	200705e8 	.word	0x200705e8
   8047c:	00081e09 	.word	0x00081e09
   80480:	00081eb1 	.word	0x00081eb1
   80484:	00082315 	.word	0x00082315
   80488:	000825d1 	.word	0x000825d1
   8048c:	41c9999a 	.word	0x41c9999a
   80490:	000823bd 	.word	0x000823bd
   80494:	000823c1 	.word	0x000823c1
   80498:	431ec28f 	.word	0x431ec28f
   8049c:	00082739 	.word	0x00082739
   804a0:	3d23d70a 	.word	0x3d23d70a
   804a4:	42c80000 	.word	0x42c80000
   804a8:	00082871 	.word	0x00082871
   804ac:	200705e0 	.word	0x200705e0
   804b0:	00081de5 	.word	0x00081de5
   804b4:	00081b49 	.word	0x00081b49
   804b8:	40340000 	.word	0x40340000
   804bc:	3ff40000 	.word	0x3ff40000
   804c0:	000822d5 	.word	0x000822d5
   804c4:	200705e1 	.word	0x200705e1
   804c8:	200705f4 	.word	0x200705f4
   804cc:	0008022f 	.word	0x0008022f

000804d0 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
   804d0:	b480      	push	{r7}
   804d2:	b083      	sub	sp, #12
   804d4:	af00      	add	r7, sp, #0
   804d6:	6078      	str	r0, [r7, #4]
   804d8:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
   804da:	687b      	ldr	r3, [r7, #4]
   804dc:	685b      	ldr	r3, [r3, #4]
   804de:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
   804e2:	687b      	ldr	r3, [r7, #4]
   804e4:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
   804e6:	687b      	ldr	r3, [r7, #4]
   804e8:	685a      	ldr	r2, [r3, #4]
   804ea:	683b      	ldr	r3, [r7, #0]
   804ec:	041b      	lsls	r3, r3, #16
   804ee:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
   804f2:	431a      	orrs	r2, r3
   804f4:	687b      	ldr	r3, [r7, #4]
   804f6:	605a      	str	r2, [r3, #4]
}
   804f8:	bf00      	nop
   804fa:	370c      	adds	r7, #12
   804fc:	46bd      	mov	sp, r7
   804fe:	bc80      	pop	{r7}
   80500:	4770      	bx	lr

00080502 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
   80502:	b480      	push	{r7}
   80504:	b085      	sub	sp, #20
   80506:	af00      	add	r7, sp, #0
   80508:	60f8      	str	r0, [r7, #12]
   8050a:	60b9      	str	r1, [r7, #8]
   8050c:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
   8050e:	687b      	ldr	r3, [r7, #4]
   80510:	2b00      	cmp	r3, #0
   80512:	d00c      	beq.n	8052e <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
   80514:	68fb      	ldr	r3, [r7, #12]
   80516:	68ba      	ldr	r2, [r7, #8]
   80518:	320c      	adds	r2, #12
   8051a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   8051e:	f043 0101 	orr.w	r1, r3, #1
   80522:	68fb      	ldr	r3, [r7, #12]
   80524:	68ba      	ldr	r2, [r7, #8]
   80526:	320c      	adds	r2, #12
   80528:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
   8052c:	e00b      	b.n	80546 <spi_set_clock_polarity+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
   8052e:	68fb      	ldr	r3, [r7, #12]
   80530:	68ba      	ldr	r2, [r7, #8]
   80532:	320c      	adds	r2, #12
   80534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   80538:	f023 0101 	bic.w	r1, r3, #1
   8053c:	68fb      	ldr	r3, [r7, #12]
   8053e:	68ba      	ldr	r2, [r7, #8]
   80540:	320c      	adds	r2, #12
   80542:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   80546:	bf00      	nop
   80548:	3714      	adds	r7, #20
   8054a:	46bd      	mov	sp, r7
   8054c:	bc80      	pop	{r7}
   8054e:	4770      	bx	lr

00080550 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
   80550:	b480      	push	{r7}
   80552:	b085      	sub	sp, #20
   80554:	af00      	add	r7, sp, #0
   80556:	60f8      	str	r0, [r7, #12]
   80558:	60b9      	str	r1, [r7, #8]
   8055a:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
   8055c:	687b      	ldr	r3, [r7, #4]
   8055e:	2b00      	cmp	r3, #0
   80560:	d00c      	beq.n	8057c <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
   80562:	68fb      	ldr	r3, [r7, #12]
   80564:	68ba      	ldr	r2, [r7, #8]
   80566:	320c      	adds	r2, #12
   80568:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   8056c:	f043 0102 	orr.w	r1, r3, #2
   80570:	68fb      	ldr	r3, [r7, #12]
   80572:	68ba      	ldr	r2, [r7, #8]
   80574:	320c      	adds	r2, #12
   80576:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
   8057a:	e00b      	b.n	80594 <spi_set_clock_phase+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
   8057c:	68fb      	ldr	r3, [r7, #12]
   8057e:	68ba      	ldr	r2, [r7, #8]
   80580:	320c      	adds	r2, #12
   80582:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   80586:	f023 0102 	bic.w	r1, r3, #2
   8058a:	68fb      	ldr	r3, [r7, #12]
   8058c:	68ba      	ldr	r2, [r7, #8]
   8058e:	320c      	adds	r2, #12
   80590:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   80594:	bf00      	nop
   80596:	3714      	adds	r7, #20
   80598:	46bd      	mov	sp, r7
   8059a:	bc80      	pop	{r7}
   8059c:	4770      	bx	lr

0008059e <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
   8059e:	b480      	push	{r7}
   805a0:	b085      	sub	sp, #20
   805a2:	af00      	add	r7, sp, #0
   805a4:	60f8      	str	r0, [r7, #12]
   805a6:	60b9      	str	r1, [r7, #8]
   805a8:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
   805aa:	68fb      	ldr	r3, [r7, #12]
   805ac:	68ba      	ldr	r2, [r7, #8]
   805ae:	320c      	adds	r2, #12
   805b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   805b4:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
   805b8:	68fb      	ldr	r3, [r7, #12]
   805ba:	68ba      	ldr	r2, [r7, #8]
   805bc:	320c      	adds	r2, #12
   805be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
   805c2:	68fb      	ldr	r3, [r7, #12]
   805c4:	68ba      	ldr	r2, [r7, #8]
   805c6:	320c      	adds	r2, #12
   805c8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
   805cc:	687b      	ldr	r3, [r7, #4]
   805ce:	ea42 0103 	orr.w	r1, r2, r3
   805d2:	68fb      	ldr	r3, [r7, #12]
   805d4:	68ba      	ldr	r2, [r7, #8]
   805d6:	320c      	adds	r2, #12
   805d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   805dc:	bf00      	nop
   805de:	3714      	adds	r7, #20
   805e0:	46bd      	mov	sp, r7
   805e2:	bc80      	pop	{r7}
   805e4:	4770      	bx	lr
	...

000805e8 <dmac_init>:
 *
 * \param[in,out] p_dmac Module hardware register base address pointer
 */
void dmac_init(
		Dmac *p_dmac)
{
   805e8:	b580      	push	{r7, lr}
   805ea:	b082      	sub	sp, #8
   805ec:	af00      	add	r7, sp, #0
   805ee:	6078      	str	r0, [r7, #4]
	dmac_disable(p_dmac);
   805f0:	6878      	ldr	r0, [r7, #4]
   805f2:	4b03      	ldr	r3, [pc, #12]	; (80600 <dmac_init+0x18>)
   805f4:	4798      	blx	r3
}
   805f6:	bf00      	nop
   805f8:	3708      	adds	r7, #8
   805fa:	46bd      	mov	sp, r7
   805fc:	bd80      	pop	{r7, pc}
   805fe:	bf00      	nop
   80600:	00080643 	.word	0x00080643

00080604 <dmac_set_priority_mode>:
 * \param[in] mode       \ref dmac_priority_mode_t "Priority mode"
 */
void dmac_set_priority_mode(
		Dmac *p_dmac,
		dmac_priority_mode_t mode)
{
   80604:	b480      	push	{r7}
   80606:	b083      	sub	sp, #12
   80608:	af00      	add	r7, sp, #0
   8060a:	6078      	str	r0, [r7, #4]
   8060c:	460b      	mov	r3, r1
   8060e:	70fb      	strb	r3, [r7, #3]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_GCFG = (p_dmac->DMAC_GCFG & (~DMAC_GCFG_ARB_CFG)) | mode;
   80610:	687b      	ldr	r3, [r7, #4]
   80612:	681b      	ldr	r3, [r3, #0]
   80614:	f023 0210 	bic.w	r2, r3, #16
   80618:	78fb      	ldrb	r3, [r7, #3]
   8061a:	431a      	orrs	r2, r3
   8061c:	687b      	ldr	r3, [r7, #4]
   8061e:	601a      	str	r2, [r3, #0]
}
   80620:	bf00      	nop
   80622:	370c      	adds	r7, #12
   80624:	46bd      	mov	sp, r7
   80626:	bc80      	pop	{r7}
   80628:	4770      	bx	lr

0008062a <dmac_enable>:
 *
 * \param[out] p_dmac Module hardware register base address pointer
 */
void dmac_enable(
		Dmac *p_dmac)
{
   8062a:	b480      	push	{r7}
   8062c:	b083      	sub	sp, #12
   8062e:	af00      	add	r7, sp, #0
   80630:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EN = DMAC_EN_ENABLE;
   80632:	687b      	ldr	r3, [r7, #4]
   80634:	2201      	movs	r2, #1
   80636:	605a      	str	r2, [r3, #4]
}
   80638:	bf00      	nop
   8063a:	370c      	adds	r7, #12
   8063c:	46bd      	mov	sp, r7
   8063e:	bc80      	pop	{r7}
   80640:	4770      	bx	lr

00080642 <dmac_disable>:
 *
 * \param[in,out] p_dmac Module hardware register base address pointer
 */
void dmac_disable(
		Dmac *p_dmac)
{
   80642:	b480      	push	{r7}
   80644:	b083      	sub	sp, #12
   80646:	af00      	add	r7, sp, #0
   80648:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EN &= (~DMAC_EN_ENABLE);
   8064a:	687b      	ldr	r3, [r7, #4]
   8064c:	685b      	ldr	r3, [r3, #4]
   8064e:	f023 0201 	bic.w	r2, r3, #1
   80652:	687b      	ldr	r3, [r7, #4]
   80654:	605a      	str	r2, [r3, #4]
}
   80656:	bf00      	nop
   80658:	370c      	adds	r7, #12
   8065a:	46bd      	mov	sp, r7
   8065c:	bc80      	pop	{r7}
   8065e:	4770      	bx	lr

00080660 <dmac_enable_interrupt>:
 * </table>
 */
void dmac_enable_interrupt(
		Dmac *p_dmac,
		uint32_t ul_mask)
{
   80660:	b480      	push	{r7}
   80662:	b083      	sub	sp, #12
   80664:	af00      	add	r7, sp, #0
   80666:	6078      	str	r0, [r7, #4]
   80668:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EBCIER = ul_mask;
   8066a:	687b      	ldr	r3, [r7, #4]
   8066c:	683a      	ldr	r2, [r7, #0]
   8066e:	619a      	str	r2, [r3, #24]
}
   80670:	bf00      	nop
   80672:	370c      	adds	r7, #12
   80674:	46bd      	mov	sp, r7
   80676:	bc80      	pop	{r7}
   80678:	4770      	bx	lr

0008067a <dmac_get_status>:
 * Buffer Transfer and Chained Buffer Transfer Status Register" in the
 * device-specific datasheet for more information.
 */
uint32_t dmac_get_status(
		Dmac *p_dmac)
{
   8067a:	b480      	push	{r7}
   8067c:	b083      	sub	sp, #12
   8067e:	af00      	add	r7, sp, #0
   80680:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	return p_dmac->DMAC_EBCISR;
   80682:	687b      	ldr	r3, [r7, #4]
   80684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
   80686:	4618      	mov	r0, r3
   80688:	370c      	adds	r7, #12
   8068a:	46bd      	mov	sp, r7
   8068c:	bc80      	pop	{r7}
   8068e:	4770      	bx	lr

00080690 <dmac_channel_enable>:
 * \param[in] ul_num  DMA Channel number (range 0 to 3)
 */
void dmac_channel_enable(
		Dmac *p_dmac,
		uint32_t ul_num)
{
   80690:	b480      	push	{r7}
   80692:	b083      	sub	sp, #12
   80694:	af00      	add	r7, sp, #0
   80696:	6078      	str	r0, [r7, #4]
   80698:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CHER = DMAC_CHER_ENA0 << ul_num;
   8069a:	2201      	movs	r2, #1
   8069c:	683b      	ldr	r3, [r7, #0]
   8069e:	409a      	lsls	r2, r3
   806a0:	687b      	ldr	r3, [r7, #4]
   806a2:	629a      	str	r2, [r3, #40]	; 0x28
}
   806a4:	bf00      	nop
   806a6:	370c      	adds	r7, #12
   806a8:	46bd      	mov	sp, r7
   806aa:	bc80      	pop	{r7}
   806ac:	4770      	bx	lr

000806ae <dmac_channel_disable>:
 * \param[in] ul_num  DMA Channel number (range 0 to 3)
 */
void dmac_channel_disable(
		Dmac *p_dmac,
		uint32_t ul_num)
{
   806ae:	b480      	push	{r7}
   806b0:	b083      	sub	sp, #12
   806b2:	af00      	add	r7, sp, #0
   806b4:	6078      	str	r0, [r7, #4]
   806b6:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CHDR = DMAC_CHDR_DIS0 << ul_num;
   806b8:	2201      	movs	r2, #1
   806ba:	683b      	ldr	r3, [r7, #0]
   806bc:	409a      	lsls	r2, r3
   806be:	687b      	ldr	r3, [r7, #4]
   806c0:	62da      	str	r2, [r3, #44]	; 0x2c
}
   806c2:	bf00      	nop
   806c4:	370c      	adds	r7, #12
   806c6:	46bd      	mov	sp, r7
   806c8:	bc80      	pop	{r7}
   806ca:	4770      	bx	lr

000806cc <dmac_channel_set_source_addr>:
 */
void dmac_channel_set_source_addr(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_addr)
{
   806cc:	b480      	push	{r7}
   806ce:	b085      	sub	sp, #20
   806d0:	af00      	add	r7, sp, #0
   806d2:	60f8      	str	r0, [r7, #12]
   806d4:	60b9      	str	r1, [r7, #8]
   806d6:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_SADDR = ul_addr;
   806d8:	68f9      	ldr	r1, [r7, #12]
   806da:	68ba      	ldr	r2, [r7, #8]
   806dc:	4613      	mov	r3, r2
   806de:	009b      	lsls	r3, r3, #2
   806e0:	4413      	add	r3, r2
   806e2:	00db      	lsls	r3, r3, #3
   806e4:	440b      	add	r3, r1
   806e6:	333c      	adds	r3, #60	; 0x3c
   806e8:	687a      	ldr	r2, [r7, #4]
   806ea:	601a      	str	r2, [r3, #0]
}
   806ec:	bf00      	nop
   806ee:	3714      	adds	r7, #20
   806f0:	46bd      	mov	sp, r7
   806f2:	bc80      	pop	{r7}
   806f4:	4770      	bx	lr

000806f6 <dmac_channel_set_destination_addr>:
 */
void dmac_channel_set_destination_addr(
		Dmac *p_dmac, 
		uint32_t ul_num,
		uint32_t ul_addr)
{
   806f6:	b480      	push	{r7}
   806f8:	b085      	sub	sp, #20
   806fa:	af00      	add	r7, sp, #0
   806fc:	60f8      	str	r0, [r7, #12]
   806fe:	60b9      	str	r1, [r7, #8]
   80700:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_DADDR = ul_addr;
   80702:	68f9      	ldr	r1, [r7, #12]
   80704:	68ba      	ldr	r2, [r7, #8]
   80706:	4613      	mov	r3, r2
   80708:	009b      	lsls	r3, r3, #2
   8070a:	4413      	add	r3, r2
   8070c:	00db      	lsls	r3, r3, #3
   8070e:	440b      	add	r3, r1
   80710:	3340      	adds	r3, #64	; 0x40
   80712:	687a      	ldr	r2, [r7, #4]
   80714:	601a      	str	r2, [r3, #0]
}
   80716:	bf00      	nop
   80718:	3714      	adds	r7, #20
   8071a:	46bd      	mov	sp, r7
   8071c:	bc80      	pop	{r7}
   8071e:	4770      	bx	lr

00080720 <dmac_channel_set_descriptor_addr>:
 */
void dmac_channel_set_descriptor_addr(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_desc)
{
   80720:	b480      	push	{r7}
   80722:	b085      	sub	sp, #20
   80724:	af00      	add	r7, sp, #0
   80726:	60f8      	str	r0, [r7, #12]
   80728:	60b9      	str	r1, [r7, #8]
   8072a:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_DSCR = ul_desc;
   8072c:	68f9      	ldr	r1, [r7, #12]
   8072e:	68ba      	ldr	r2, [r7, #8]
   80730:	4613      	mov	r3, r2
   80732:	009b      	lsls	r3, r3, #2
   80734:	4413      	add	r3, r2
   80736:	00db      	lsls	r3, r3, #3
   80738:	440b      	add	r3, r1
   8073a:	3344      	adds	r3, #68	; 0x44
   8073c:	687a      	ldr	r2, [r7, #4]
   8073e:	601a      	str	r2, [r3, #0]
}
   80740:	bf00      	nop
   80742:	3714      	adds	r7, #20
   80744:	46bd      	mov	sp, r7
   80746:	bc80      	pop	{r7}
   80748:	4770      	bx	lr

0008074a <dmac_channel_set_ctrlA>:
 */
void dmac_channel_set_ctrlA(
		Dmac *p_dmac, 
		uint32_t ul_num, 
		uint32_t ul_ctrlA)
{
   8074a:	b480      	push	{r7}
   8074c:	b085      	sub	sp, #20
   8074e:	af00      	add	r7, sp, #0
   80750:	60f8      	str	r0, [r7, #12]
   80752:	60b9      	str	r1, [r7, #8]
   80754:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CTRLA = ul_ctrlA;
   80756:	68f9      	ldr	r1, [r7, #12]
   80758:	68ba      	ldr	r2, [r7, #8]
   8075a:	4613      	mov	r3, r2
   8075c:	009b      	lsls	r3, r3, #2
   8075e:	4413      	add	r3, r2
   80760:	00db      	lsls	r3, r3, #3
   80762:	440b      	add	r3, r1
   80764:	3348      	adds	r3, #72	; 0x48
   80766:	687a      	ldr	r2, [r7, #4]
   80768:	601a      	str	r2, [r3, #0]
}
   8076a:	bf00      	nop
   8076c:	3714      	adds	r7, #20
   8076e:	46bd      	mov	sp, r7
   80770:	bc80      	pop	{r7}
   80772:	4770      	bx	lr

00080774 <dmac_channel_set_ctrlB>:
 */
void dmac_channel_set_ctrlB(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_ctrlB)
{
   80774:	b480      	push	{r7}
   80776:	b085      	sub	sp, #20
   80778:	af00      	add	r7, sp, #0
   8077a:	60f8      	str	r0, [r7, #12]
   8077c:	60b9      	str	r1, [r7, #8]
   8077e:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CTRLB = ul_ctrlB;
   80780:	68f9      	ldr	r1, [r7, #12]
   80782:	68ba      	ldr	r2, [r7, #8]
   80784:	4613      	mov	r3, r2
   80786:	009b      	lsls	r3, r3, #2
   80788:	4413      	add	r3, r2
   8078a:	00db      	lsls	r3, r3, #3
   8078c:	440b      	add	r3, r1
   8078e:	334c      	adds	r3, #76	; 0x4c
   80790:	687a      	ldr	r2, [r7, #4]
   80792:	601a      	str	r2, [r3, #0]
}
   80794:	bf00      	nop
   80796:	3714      	adds	r7, #20
   80798:	46bd      	mov	sp, r7
   8079a:	bc80      	pop	{r7}
   8079c:	4770      	bx	lr

0008079e <dmac_channel_set_configuration>:
 */
void dmac_channel_set_configuration(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_cfg)
{
   8079e:	b480      	push	{r7}
   807a0:	b085      	sub	sp, #20
   807a2:	af00      	add	r7, sp, #0
   807a4:	60f8      	str	r0, [r7, #12]
   807a6:	60b9      	str	r1, [r7, #8]
   807a8:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CFG = ul_cfg;
   807aa:	68f9      	ldr	r1, [r7, #12]
   807ac:	68ba      	ldr	r2, [r7, #8]
   807ae:	4613      	mov	r3, r2
   807b0:	009b      	lsls	r3, r3, #2
   807b2:	4413      	add	r3, r2
   807b4:	00db      	lsls	r3, r3, #3
   807b6:	440b      	add	r3, r1
   807b8:	3350      	adds	r3, #80	; 0x50
   807ba:	687a      	ldr	r2, [r7, #4]
   807bc:	601a      	str	r2, [r3, #0]
}
   807be:	bf00      	nop
   807c0:	3714      	adds	r7, #20
   807c2:	46bd      	mov	sp, r7
   807c4:	bc80      	pop	{r7}
   807c6:	4770      	bx	lr

000807c8 <dmac_channel_single_buf_transfer_init>:
 */
void dmac_channel_single_buf_transfer_init(
		Dmac *p_dmac,
		uint32_t ul_num,
		dma_transfer_descriptor_t *p_desc)
{
   807c8:	b580      	push	{r7, lr}
   807ca:	b084      	sub	sp, #16
   807cc:	af00      	add	r7, sp, #0
   807ce:	60f8      	str	r0, [r7, #12]
   807d0:	60b9      	str	r1, [r7, #8]
   807d2:	607a      	str	r2, [r7, #4]
	Assert(p_dmac);
	Assert(ul_num<=3);
	Assert(p_desc);
	
	/* Clear any pending interrupts */
	p_dmac->DMAC_EBCISR;
   807d4:	68fb      	ldr	r3, [r7, #12]
   807d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24

	dmac_channel_set_source_addr(p_dmac, ul_num, p_desc->ul_source_addr);
   807d8:	687b      	ldr	r3, [r7, #4]
   807da:	681b      	ldr	r3, [r3, #0]
   807dc:	461a      	mov	r2, r3
   807de:	68b9      	ldr	r1, [r7, #8]
   807e0:	68f8      	ldr	r0, [r7, #12]
   807e2:	4b10      	ldr	r3, [pc, #64]	; (80824 <dmac_channel_single_buf_transfer_init+0x5c>)
   807e4:	4798      	blx	r3
	dmac_channel_set_destination_addr(p_dmac, ul_num,
   807e6:	687b      	ldr	r3, [r7, #4]
   807e8:	685b      	ldr	r3, [r3, #4]
   807ea:	461a      	mov	r2, r3
   807ec:	68b9      	ldr	r1, [r7, #8]
   807ee:	68f8      	ldr	r0, [r7, #12]
   807f0:	4b0d      	ldr	r3, [pc, #52]	; (80828 <dmac_channel_single_buf_transfer_init+0x60>)
   807f2:	4798      	blx	r3
			p_desc->ul_destination_addr);
	dmac_channel_set_descriptor_addr(p_dmac, ul_num, 0);
   807f4:	2200      	movs	r2, #0
   807f6:	68b9      	ldr	r1, [r7, #8]
   807f8:	68f8      	ldr	r0, [r7, #12]
   807fa:	4b0c      	ldr	r3, [pc, #48]	; (8082c <dmac_channel_single_buf_transfer_init+0x64>)
   807fc:	4798      	blx	r3
	dmac_channel_set_ctrlA(p_dmac, ul_num, p_desc->ul_ctrlA);
   807fe:	687b      	ldr	r3, [r7, #4]
   80800:	689b      	ldr	r3, [r3, #8]
   80802:	461a      	mov	r2, r3
   80804:	68b9      	ldr	r1, [r7, #8]
   80806:	68f8      	ldr	r0, [r7, #12]
   80808:	4b09      	ldr	r3, [pc, #36]	; (80830 <dmac_channel_single_buf_transfer_init+0x68>)
   8080a:	4798      	blx	r3
	dmac_channel_set_ctrlB(p_dmac, ul_num, p_desc->ul_ctrlB);
   8080c:	687b      	ldr	r3, [r7, #4]
   8080e:	68db      	ldr	r3, [r3, #12]
   80810:	461a      	mov	r2, r3
   80812:	68b9      	ldr	r1, [r7, #8]
   80814:	68f8      	ldr	r0, [r7, #12]
   80816:	4b07      	ldr	r3, [pc, #28]	; (80834 <dmac_channel_single_buf_transfer_init+0x6c>)
   80818:	4798      	blx	r3
}
   8081a:	bf00      	nop
   8081c:	3710      	adds	r7, #16
   8081e:	46bd      	mov	sp, r7
   80820:	bd80      	pop	{r7, pc}
   80822:	bf00      	nop
   80824:	000806cd 	.word	0x000806cd
   80828:	000806f7 	.word	0x000806f7
   8082c:	00080721 	.word	0x00080721
   80830:	0008074b 	.word	0x0008074b
   80834:	00080775 	.word	0x00080775

00080838 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
   80838:	b580      	push	{r7, lr}
   8083a:	b082      	sub	sp, #8
   8083c:	af00      	add	r7, sp, #0
   8083e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80840:	687b      	ldr	r3, [r7, #4]
   80842:	2b07      	cmp	r3, #7
   80844:	d831      	bhi.n	808aa <osc_enable+0x72>
   80846:	a201      	add	r2, pc, #4	; (adr r2, 8084c <osc_enable+0x14>)
   80848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8084c:	000808a9 	.word	0x000808a9
   80850:	0008086d 	.word	0x0008086d
   80854:	00080875 	.word	0x00080875
   80858:	0008087d 	.word	0x0008087d
   8085c:	00080885 	.word	0x00080885
   80860:	0008088d 	.word	0x0008088d
   80864:	00080895 	.word	0x00080895
   80868:	0008089f 	.word	0x0008089f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   8086c:	2000      	movs	r0, #0
   8086e:	4b11      	ldr	r3, [pc, #68]	; (808b4 <osc_enable+0x7c>)
   80870:	4798      	blx	r3
		break;
   80872:	e01a      	b.n	808aa <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   80874:	2001      	movs	r0, #1
   80876:	4b0f      	ldr	r3, [pc, #60]	; (808b4 <osc_enable+0x7c>)
   80878:	4798      	blx	r3
		break;
   8087a:	e016      	b.n	808aa <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   8087c:	2000      	movs	r0, #0
   8087e:	4b0e      	ldr	r3, [pc, #56]	; (808b8 <osc_enable+0x80>)
   80880:	4798      	blx	r3
		break;
   80882:	e012      	b.n	808aa <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   80884:	2010      	movs	r0, #16
   80886:	4b0c      	ldr	r3, [pc, #48]	; (808b8 <osc_enable+0x80>)
   80888:	4798      	blx	r3
		break;
   8088a:	e00e      	b.n	808aa <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   8088c:	2020      	movs	r0, #32
   8088e:	4b0a      	ldr	r3, [pc, #40]	; (808b8 <osc_enable+0x80>)
   80890:	4798      	blx	r3
		break;
   80892:	e00a      	b.n	808aa <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80894:	213e      	movs	r1, #62	; 0x3e
   80896:	2000      	movs	r0, #0
   80898:	4b08      	ldr	r3, [pc, #32]	; (808bc <osc_enable+0x84>)
   8089a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
   8089c:	e005      	b.n	808aa <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
   8089e:	213e      	movs	r1, #62	; 0x3e
   808a0:	2001      	movs	r0, #1
   808a2:	4b06      	ldr	r3, [pc, #24]	; (808bc <osc_enable+0x84>)
   808a4:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
   808a6:	e000      	b.n	808aa <osc_enable+0x72>
		break;
   808a8:	bf00      	nop
	}
}
   808aa:	bf00      	nop
   808ac:	3708      	adds	r7, #8
   808ae:	46bd      	mov	sp, r7
   808b0:	bd80      	pop	{r7, pc}
   808b2:	bf00      	nop
   808b4:	00080c25 	.word	0x00080c25
   808b8:	00080c91 	.word	0x00080c91
   808bc:	00080d01 	.word	0x00080d01

000808c0 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
   808c0:	b580      	push	{r7, lr}
   808c2:	b082      	sub	sp, #8
   808c4:	af00      	add	r7, sp, #0
   808c6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   808c8:	687b      	ldr	r3, [r7, #4]
   808ca:	2b07      	cmp	r3, #7
   808cc:	d826      	bhi.n	8091c <osc_is_ready+0x5c>
   808ce:	a201      	add	r2, pc, #4	; (adr r2, 808d4 <osc_is_ready+0x14>)
   808d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   808d4:	000808f5 	.word	0x000808f5
   808d8:	000808f9 	.word	0x000808f9
   808dc:	000808f9 	.word	0x000808f9
   808e0:	0008090b 	.word	0x0008090b
   808e4:	0008090b 	.word	0x0008090b
   808e8:	0008090b 	.word	0x0008090b
   808ec:	0008090b 	.word	0x0008090b
   808f0:	0008090b 	.word	0x0008090b
	case OSC_SLCK_32K_RC:
		return 1;
   808f4:	2301      	movs	r3, #1
   808f6:	e012      	b.n	8091e <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
   808f8:	4b0b      	ldr	r3, [pc, #44]	; (80928 <osc_is_ready+0x68>)
   808fa:	4798      	blx	r3
   808fc:	4603      	mov	r3, r0
   808fe:	2b00      	cmp	r3, #0
   80900:	bf14      	ite	ne
   80902:	2301      	movne	r3, #1
   80904:	2300      	moveq	r3, #0
   80906:	b2db      	uxtb	r3, r3
   80908:	e009      	b.n	8091e <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   8090a:	4b08      	ldr	r3, [pc, #32]	; (8092c <osc_is_ready+0x6c>)
   8090c:	4798      	blx	r3
   8090e:	4603      	mov	r3, r0
   80910:	2b00      	cmp	r3, #0
   80912:	bf14      	ite	ne
   80914:	2301      	movne	r3, #1
   80916:	2300      	moveq	r3, #0
   80918:	b2db      	uxtb	r3, r3
   8091a:	e000      	b.n	8091e <osc_is_ready+0x5e>
	}

	return 0;
   8091c:	2300      	movs	r3, #0
}
   8091e:	4618      	mov	r0, r3
   80920:	3708      	adds	r7, #8
   80922:	46bd      	mov	sp, r7
   80924:	bd80      	pop	{r7, pc}
   80926:	bf00      	nop
   80928:	00080c5d 	.word	0x00080c5d
   8092c:	00080d79 	.word	0x00080d79

00080930 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   80930:	b480      	push	{r7}
   80932:	b083      	sub	sp, #12
   80934:	af00      	add	r7, sp, #0
   80936:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80938:	687b      	ldr	r3, [r7, #4]
   8093a:	2b07      	cmp	r3, #7
   8093c:	d825      	bhi.n	8098a <osc_get_rate+0x5a>
   8093e:	a201      	add	r2, pc, #4	; (adr r2, 80944 <osc_get_rate+0x14>)
   80940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80944:	00080965 	.word	0x00080965
   80948:	0008096b 	.word	0x0008096b
   8094c:	00080971 	.word	0x00080971
   80950:	00080977 	.word	0x00080977
   80954:	0008097b 	.word	0x0008097b
   80958:	0008097f 	.word	0x0008097f
   8095c:	00080983 	.word	0x00080983
   80960:	00080987 	.word	0x00080987
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   80964:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80968:	e010      	b.n	8098c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   8096a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8096e:	e00d      	b.n	8098c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   80970:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80974:	e00a      	b.n	8098c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   80976:	4b08      	ldr	r3, [pc, #32]	; (80998 <osc_get_rate+0x68>)
   80978:	e008      	b.n	8098c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   8097a:	4b08      	ldr	r3, [pc, #32]	; (8099c <osc_get_rate+0x6c>)
   8097c:	e006      	b.n	8098c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   8097e:	4b08      	ldr	r3, [pc, #32]	; (809a0 <osc_get_rate+0x70>)
   80980:	e004      	b.n	8098c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   80982:	4b07      	ldr	r3, [pc, #28]	; (809a0 <osc_get_rate+0x70>)
   80984:	e002      	b.n	8098c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   80986:	4b06      	ldr	r3, [pc, #24]	; (809a0 <osc_get_rate+0x70>)
   80988:	e000      	b.n	8098c <osc_get_rate+0x5c>
	}

	return 0;
   8098a:	2300      	movs	r3, #0
}
   8098c:	4618      	mov	r0, r3
   8098e:	370c      	adds	r7, #12
   80990:	46bd      	mov	sp, r7
   80992:	bc80      	pop	{r7}
   80994:	4770      	bx	lr
   80996:	bf00      	nop
   80998:	003d0900 	.word	0x003d0900
   8099c:	007a1200 	.word	0x007a1200
   809a0:	00b71b00 	.word	0x00b71b00

000809a4 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   809a4:	b580      	push	{r7, lr}
   809a6:	b082      	sub	sp, #8
   809a8:	af00      	add	r7, sp, #0
   809aa:	4603      	mov	r3, r0
   809ac:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   809ae:	bf00      	nop
   809b0:	79fb      	ldrb	r3, [r7, #7]
   809b2:	4618      	mov	r0, r3
   809b4:	4b05      	ldr	r3, [pc, #20]	; (809cc <osc_wait_ready+0x28>)
   809b6:	4798      	blx	r3
   809b8:	4603      	mov	r3, r0
   809ba:	f083 0301 	eor.w	r3, r3, #1
   809be:	b2db      	uxtb	r3, r3
   809c0:	2b00      	cmp	r3, #0
   809c2:	d1f5      	bne.n	809b0 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   809c4:	bf00      	nop
   809c6:	3708      	adds	r7, #8
   809c8:	46bd      	mov	sp, r7
   809ca:	bd80      	pop	{r7, pc}
   809cc:	000808c1 	.word	0x000808c1

000809d0 <pll_config_init>:
 * \note The SAM3X PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   809d0:	b580      	push	{r7, lr}
   809d2:	b086      	sub	sp, #24
   809d4:	af00      	add	r7, sp, #0
   809d6:	60f8      	str	r0, [r7, #12]
   809d8:	607a      	str	r2, [r7, #4]
   809da:	603b      	str	r3, [r7, #0]
   809dc:	460b      	mov	r3, r1
   809de:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   809e0:	687b      	ldr	r3, [r7, #4]
   809e2:	2b00      	cmp	r3, #0
   809e4:	d107      	bne.n	809f6 <pll_config_init+0x26>
   809e6:	683b      	ldr	r3, [r7, #0]
   809e8:	2b00      	cmp	r3, #0
   809ea:	d104      	bne.n	809f6 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   809ec:	68fb      	ldr	r3, [r7, #12]
   809ee:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   809f2:	601a      	str	r2, [r3, #0]
   809f4:	e019      	b.n	80a2a <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   809f6:	7afb      	ldrb	r3, [r7, #11]
   809f8:	4618      	mov	r0, r3
   809fa:	4b0e      	ldr	r3, [pc, #56]	; (80a34 <pll_config_init+0x64>)
   809fc:	4798      	blx	r3
   809fe:	4602      	mov	r2, r0
   80a00:	687b      	ldr	r3, [r7, #4]
   80a02:	fbb2 f3f3 	udiv	r3, r2, r3
   80a06:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);

		vco_hz *= ul_mul;
   80a08:	697b      	ldr	r3, [r7, #20]
   80a0a:	683a      	ldr	r2, [r7, #0]
   80a0c:	fb02 f303 	mul.w	r3, r2, r3
   80a10:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
   80a12:	683b      	ldr	r3, [r7, #0]
   80a14:	3b01      	subs	r3, #1
   80a16:	041a      	lsls	r2, r3, #16
   80a18:	4b07      	ldr	r3, [pc, #28]	; (80a38 <pll_config_init+0x68>)
   80a1a:	4013      	ands	r3, r2
   80a1c:	687a      	ldr	r2, [r7, #4]
   80a1e:	b2d2      	uxtb	r2, r2
   80a20:	4313      	orrs	r3, r2
   80a22:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
   80a26:	68fb      	ldr	r3, [r7, #12]
   80a28:	601a      	str	r2, [r3, #0]
	}
}
   80a2a:	bf00      	nop
   80a2c:	3718      	adds	r7, #24
   80a2e:	46bd      	mov	sp, r7
   80a30:	bd80      	pop	{r7, pc}
   80a32:	bf00      	nop
   80a34:	00080931 	.word	0x00080931
   80a38:	07ff0000 	.word	0x07ff0000

00080a3c <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
   80a3c:	b580      	push	{r7, lr}
   80a3e:	b082      	sub	sp, #8
   80a40:	af00      	add	r7, sp, #0
   80a42:	6078      	str	r0, [r7, #4]
   80a44:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   80a46:	683b      	ldr	r3, [r7, #0]
   80a48:	2b00      	cmp	r3, #0
   80a4a:	d108      	bne.n	80a5e <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   80a4c:	4b09      	ldr	r3, [pc, #36]	; (80a74 <pll_enable+0x38>)
   80a4e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80a50:	4a09      	ldr	r2, [pc, #36]	; (80a78 <pll_enable+0x3c>)
   80a52:	687b      	ldr	r3, [r7, #4]
   80a54:	681b      	ldr	r3, [r3, #0]
   80a56:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80a5a:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
   80a5c:	e005      	b.n	80a6a <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   80a5e:	4a06      	ldr	r2, [pc, #24]	; (80a78 <pll_enable+0x3c>)
   80a60:	687b      	ldr	r3, [r7, #4]
   80a62:	681b      	ldr	r3, [r3, #0]
   80a64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80a68:	61d3      	str	r3, [r2, #28]
}
   80a6a:	bf00      	nop
   80a6c:	3708      	adds	r7, #8
   80a6e:	46bd      	mov	sp, r7
   80a70:	bd80      	pop	{r7, pc}
   80a72:	bf00      	nop
   80a74:	00080d91 	.word	0x00080d91
   80a78:	400e0600 	.word	0x400e0600

00080a7c <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   80a7c:	b580      	push	{r7, lr}
   80a7e:	b082      	sub	sp, #8
   80a80:	af00      	add	r7, sp, #0
   80a82:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   80a84:	687b      	ldr	r3, [r7, #4]
   80a86:	2b00      	cmp	r3, #0
   80a88:	d103      	bne.n	80a92 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   80a8a:	4b05      	ldr	r3, [pc, #20]	; (80aa0 <pll_is_locked+0x24>)
   80a8c:	4798      	blx	r3
   80a8e:	4603      	mov	r3, r0
   80a90:	e002      	b.n	80a98 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
   80a92:	4b04      	ldr	r3, [pc, #16]	; (80aa4 <pll_is_locked+0x28>)
   80a94:	4798      	blx	r3
   80a96:	4603      	mov	r3, r0
	}
}
   80a98:	4618      	mov	r0, r3
   80a9a:	3708      	adds	r7, #8
   80a9c:	46bd      	mov	sp, r7
   80a9e:	bd80      	pop	{r7, pc}
   80aa0:	00080da9 	.word	0x00080da9
   80aa4:	00080dc1 	.word	0x00080dc1

00080aa8 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   80aa8:	b580      	push	{r7, lr}
   80aaa:	b082      	sub	sp, #8
   80aac:	af00      	add	r7, sp, #0
   80aae:	4603      	mov	r3, r0
   80ab0:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   80ab2:	79fb      	ldrb	r3, [r7, #7]
   80ab4:	3b03      	subs	r3, #3
   80ab6:	2b04      	cmp	r3, #4
   80ab8:	d808      	bhi.n	80acc <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   80aba:	79fb      	ldrb	r3, [r7, #7]
   80abc:	4618      	mov	r0, r3
   80abe:	4b06      	ldr	r3, [pc, #24]	; (80ad8 <pll_enable_source+0x30>)
   80ac0:	4798      	blx	r3
		osc_wait_ready(e_src);
   80ac2:	79fb      	ldrb	r3, [r7, #7]
   80ac4:	4618      	mov	r0, r3
   80ac6:	4b05      	ldr	r3, [pc, #20]	; (80adc <pll_enable_source+0x34>)
   80ac8:	4798      	blx	r3
		break;
   80aca:	e000      	b.n	80ace <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   80acc:	bf00      	nop
	}
}
   80ace:	bf00      	nop
   80ad0:	3708      	adds	r7, #8
   80ad2:	46bd      	mov	sp, r7
   80ad4:	bd80      	pop	{r7, pc}
   80ad6:	bf00      	nop
   80ad8:	00080839 	.word	0x00080839
   80adc:	000809a5 	.word	0x000809a5

00080ae0 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   80ae0:	b580      	push	{r7, lr}
   80ae2:	b082      	sub	sp, #8
   80ae4:	af00      	add	r7, sp, #0
   80ae6:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80ae8:	bf00      	nop
   80aea:	6878      	ldr	r0, [r7, #4]
   80aec:	4b04      	ldr	r3, [pc, #16]	; (80b00 <pll_wait_for_lock+0x20>)
   80aee:	4798      	blx	r3
   80af0:	4603      	mov	r3, r0
   80af2:	2b00      	cmp	r3, #0
   80af4:	d0f9      	beq.n	80aea <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   80af6:	2300      	movs	r3, #0
}
   80af8:	4618      	mov	r0, r3
   80afa:	3708      	adds	r7, #8
   80afc:	46bd      	mov	sp, r7
   80afe:	bd80      	pop	{r7, pc}
   80b00:	00080a7d 	.word	0x00080a7d

00080b04 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   80b04:	b580      	push	{r7, lr}
   80b06:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
   80b08:	2006      	movs	r0, #6
   80b0a:	4b04      	ldr	r3, [pc, #16]	; (80b1c <sysclk_get_main_hz+0x18>)
   80b0c:	4798      	blx	r3
   80b0e:	4602      	mov	r2, r0
   80b10:	4613      	mov	r3, r2
   80b12:	00db      	lsls	r3, r3, #3
   80b14:	1a9b      	subs	r3, r3, r2
   80b16:	005b      	lsls	r3, r3, #1
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   80b18:	4618      	mov	r0, r3
   80b1a:	bd80      	pop	{r7, pc}
   80b1c:	00080931 	.word	0x00080931

00080b20 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   80b20:	b580      	push	{r7, lr}
   80b22:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
   80b24:	4b02      	ldr	r3, [pc, #8]	; (80b30 <sysclk_get_cpu_hz+0x10>)
   80b26:	4798      	blx	r3
   80b28:	4603      	mov	r3, r0
   80b2a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
   80b2c:	4618      	mov	r0, r3
   80b2e:	bd80      	pop	{r7, pc}
   80b30:	00080b05 	.word	0x00080b05

00080b34 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80b34:	b590      	push	{r4, r7, lr}
   80b36:	b083      	sub	sp, #12
   80b38:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80b3a:	4811      	ldr	r0, [pc, #68]	; (80b80 <sysclk_init+0x4c>)
   80b3c:	4b11      	ldr	r3, [pc, #68]	; (80b84 <sysclk_init+0x50>)
   80b3e:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
   80b40:	2006      	movs	r0, #6
   80b42:	4b11      	ldr	r3, [pc, #68]	; (80b88 <sysclk_init+0x54>)
   80b44:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
   80b46:	1d38      	adds	r0, r7, #4
   80b48:	230e      	movs	r3, #14
   80b4a:	2201      	movs	r2, #1
   80b4c:	2106      	movs	r1, #6
   80b4e:	4c0f      	ldr	r4, [pc, #60]	; (80b8c <sysclk_init+0x58>)
   80b50:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   80b52:	1d3b      	adds	r3, r7, #4
   80b54:	2100      	movs	r1, #0
   80b56:	4618      	mov	r0, r3
   80b58:	4b0d      	ldr	r3, [pc, #52]	; (80b90 <sysclk_init+0x5c>)
   80b5a:	4798      	blx	r3
		pll_wait_for_lock(0);
   80b5c:	2000      	movs	r0, #0
   80b5e:	4b0d      	ldr	r3, [pc, #52]	; (80b94 <sysclk_init+0x60>)
   80b60:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80b62:	2010      	movs	r0, #16
   80b64:	4b0c      	ldr	r3, [pc, #48]	; (80b98 <sysclk_init+0x64>)
   80b66:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80b68:	4b0c      	ldr	r3, [pc, #48]	; (80b9c <sysclk_init+0x68>)
   80b6a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80b6c:	4b0c      	ldr	r3, [pc, #48]	; (80ba0 <sysclk_init+0x6c>)
   80b6e:	4798      	blx	r3
   80b70:	4603      	mov	r3, r0
   80b72:	4618      	mov	r0, r3
   80b74:	4b03      	ldr	r3, [pc, #12]	; (80b84 <sysclk_init+0x50>)
   80b76:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   80b78:	bf00      	nop
   80b7a:	370c      	adds	r7, #12
   80b7c:	46bd      	mov	sp, r7
   80b7e:	bd90      	pop	{r4, r7, pc}
   80b80:	0501bd00 	.word	0x0501bd00
   80b84:	200700d1 	.word	0x200700d1
   80b88:	00080aa9 	.word	0x00080aa9
   80b8c:	000809d1 	.word	0x000809d1
   80b90:	00080a3d 	.word	0x00080a3d
   80b94:	00080ae1 	.word	0x00080ae1
   80b98:	00080ba5 	.word	0x00080ba5
   80b9c:	000813c1 	.word	0x000813c1
   80ba0:	00080b21 	.word	0x00080b21

00080ba4 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   80ba4:	b480      	push	{r7}
   80ba6:	b085      	sub	sp, #20
   80ba8:	af00      	add	r7, sp, #0
   80baa:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80bac:	491c      	ldr	r1, [pc, #112]	; (80c20 <pmc_switch_mck_to_pllack+0x7c>)
   80bae:	4b1c      	ldr	r3, [pc, #112]	; (80c20 <pmc_switch_mck_to_pllack+0x7c>)
   80bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80bb2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
   80bb6:	687b      	ldr	r3, [r7, #4]
   80bb8:	4313      	orrs	r3, r2
   80bba:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80bbc:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80bc0:	60fb      	str	r3, [r7, #12]
   80bc2:	e007      	b.n	80bd4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80bc4:	68fb      	ldr	r3, [r7, #12]
   80bc6:	2b00      	cmp	r3, #0
   80bc8:	d101      	bne.n	80bce <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   80bca:	2301      	movs	r3, #1
   80bcc:	e023      	b.n	80c16 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   80bce:	68fb      	ldr	r3, [r7, #12]
   80bd0:	3b01      	subs	r3, #1
   80bd2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80bd4:	4b12      	ldr	r3, [pc, #72]	; (80c20 <pmc_switch_mck_to_pllack+0x7c>)
   80bd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80bd8:	f003 0308 	and.w	r3, r3, #8
   80bdc:	2b00      	cmp	r3, #0
   80bde:	d0f1      	beq.n	80bc4 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80be0:	4a0f      	ldr	r2, [pc, #60]	; (80c20 <pmc_switch_mck_to_pllack+0x7c>)
   80be2:	4b0f      	ldr	r3, [pc, #60]	; (80c20 <pmc_switch_mck_to_pllack+0x7c>)
   80be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80be6:	f023 0303 	bic.w	r3, r3, #3
   80bea:	f043 0302 	orr.w	r3, r3, #2
   80bee:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80bf0:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80bf4:	60fb      	str	r3, [r7, #12]
   80bf6:	e007      	b.n	80c08 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80bf8:	68fb      	ldr	r3, [r7, #12]
   80bfa:	2b00      	cmp	r3, #0
   80bfc:	d101      	bne.n	80c02 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   80bfe:	2301      	movs	r3, #1
   80c00:	e009      	b.n	80c16 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   80c02:	68fb      	ldr	r3, [r7, #12]
   80c04:	3b01      	subs	r3, #1
   80c06:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80c08:	4b05      	ldr	r3, [pc, #20]	; (80c20 <pmc_switch_mck_to_pllack+0x7c>)
   80c0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80c0c:	f003 0308 	and.w	r3, r3, #8
   80c10:	2b00      	cmp	r3, #0
   80c12:	d0f1      	beq.n	80bf8 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
   80c14:	2300      	movs	r3, #0
}
   80c16:	4618      	mov	r0, r3
   80c18:	3714      	adds	r7, #20
   80c1a:	46bd      	mov	sp, r7
   80c1c:	bc80      	pop	{r7}
   80c1e:	4770      	bx	lr
   80c20:	400e0600 	.word	0x400e0600

00080c24 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   80c24:	b480      	push	{r7}
   80c26:	b083      	sub	sp, #12
   80c28:	af00      	add	r7, sp, #0
   80c2a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   80c2c:	687b      	ldr	r3, [r7, #4]
   80c2e:	2b01      	cmp	r3, #1
   80c30:	d107      	bne.n	80c42 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
   80c32:	4a08      	ldr	r2, [pc, #32]	; (80c54 <pmc_switch_sclk_to_32kxtal+0x30>)
   80c34:	4b07      	ldr	r3, [pc, #28]	; (80c54 <pmc_switch_sclk_to_32kxtal+0x30>)
   80c36:	689b      	ldr	r3, [r3, #8]
   80c38:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   80c3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   80c40:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
   80c42:	4b04      	ldr	r3, [pc, #16]	; (80c54 <pmc_switch_sclk_to_32kxtal+0x30>)
   80c44:	4a04      	ldr	r2, [pc, #16]	; (80c58 <pmc_switch_sclk_to_32kxtal+0x34>)
   80c46:	601a      	str	r2, [r3, #0]
}
   80c48:	bf00      	nop
   80c4a:	370c      	adds	r7, #12
   80c4c:	46bd      	mov	sp, r7
   80c4e:	bc80      	pop	{r7}
   80c50:	4770      	bx	lr
   80c52:	bf00      	nop
   80c54:	400e1a10 	.word	0x400e1a10
   80c58:	a5000008 	.word	0xa5000008

00080c5c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   80c5c:	b480      	push	{r7}
   80c5e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   80c60:	4b09      	ldr	r3, [pc, #36]	; (80c88 <pmc_osc_is_ready_32kxtal+0x2c>)
   80c62:	695b      	ldr	r3, [r3, #20]
   80c64:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   80c68:	2b00      	cmp	r3, #0
   80c6a:	d007      	beq.n	80c7c <pmc_osc_is_ready_32kxtal+0x20>
   80c6c:	4b07      	ldr	r3, [pc, #28]	; (80c8c <pmc_osc_is_ready_32kxtal+0x30>)
   80c6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80c70:	f003 0380 	and.w	r3, r3, #128	; 0x80
   80c74:	2b00      	cmp	r3, #0
   80c76:	d001      	beq.n	80c7c <pmc_osc_is_ready_32kxtal+0x20>
   80c78:	2301      	movs	r3, #1
   80c7a:	e000      	b.n	80c7e <pmc_osc_is_ready_32kxtal+0x22>
   80c7c:	2300      	movs	r3, #0
}
   80c7e:	4618      	mov	r0, r3
   80c80:	46bd      	mov	sp, r7
   80c82:	bc80      	pop	{r7}
   80c84:	4770      	bx	lr
   80c86:	bf00      	nop
   80c88:	400e1a10 	.word	0x400e1a10
   80c8c:	400e0600 	.word	0x400e0600

00080c90 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
   80c90:	b480      	push	{r7}
   80c92:	b083      	sub	sp, #12
   80c94:	af00      	add	r7, sp, #0
   80c96:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
   80c98:	4a18      	ldr	r2, [pc, #96]	; (80cfc <pmc_switch_mainck_to_fastrc+0x6c>)
   80c9a:	4b18      	ldr	r3, [pc, #96]	; (80cfc <pmc_switch_mainck_to_fastrc+0x6c>)
   80c9c:	6a1b      	ldr	r3, [r3, #32]
   80c9e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80ca2:	f043 0308 	orr.w	r3, r3, #8
   80ca6:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   80ca8:	bf00      	nop
   80caa:	4b14      	ldr	r3, [pc, #80]	; (80cfc <pmc_switch_mainck_to_fastrc+0x6c>)
   80cac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   80cb2:	2b00      	cmp	r3, #0
   80cb4:	d0f9      	beq.n	80caa <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   80cb6:	4911      	ldr	r1, [pc, #68]	; (80cfc <pmc_switch_mainck_to_fastrc+0x6c>)
   80cb8:	4b10      	ldr	r3, [pc, #64]	; (80cfc <pmc_switch_mainck_to_fastrc+0x6c>)
   80cba:	6a1b      	ldr	r3, [r3, #32]
   80cbc:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80cc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
   80cc4:	687a      	ldr	r2, [r7, #4]
   80cc6:	4313      	orrs	r3, r2
   80cc8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   80ccc:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   80cce:	bf00      	nop
   80cd0:	4b0a      	ldr	r3, [pc, #40]	; (80cfc <pmc_switch_mainck_to_fastrc+0x6c>)
   80cd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80cd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   80cd8:	2b00      	cmp	r3, #0
   80cda:	d0f9      	beq.n	80cd0 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
   80cdc:	4a07      	ldr	r2, [pc, #28]	; (80cfc <pmc_switch_mainck_to_fastrc+0x6c>)
   80cde:	4b07      	ldr	r3, [pc, #28]	; (80cfc <pmc_switch_mainck_to_fastrc+0x6c>)
   80ce0:	6a1b      	ldr	r3, [r3, #32]
   80ce2:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   80ce6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   80cea:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80cee:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
   80cf0:	bf00      	nop
   80cf2:	370c      	adds	r7, #12
   80cf4:	46bd      	mov	sp, r7
   80cf6:	bc80      	pop	{r7}
   80cf8:	4770      	bx	lr
   80cfa:	bf00      	nop
   80cfc:	400e0600 	.word	0x400e0600

00080d00 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
   80d00:	b480      	push	{r7}
   80d02:	b083      	sub	sp, #12
   80d04:	af00      	add	r7, sp, #0
   80d06:	6078      	str	r0, [r7, #4]
   80d08:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80d0a:	687b      	ldr	r3, [r7, #4]
   80d0c:	2b00      	cmp	r3, #0
   80d0e:	d008      	beq.n	80d22 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80d10:	4916      	ldr	r1, [pc, #88]	; (80d6c <pmc_switch_mainck_to_xtal+0x6c>)
   80d12:	4b16      	ldr	r3, [pc, #88]	; (80d6c <pmc_switch_mainck_to_xtal+0x6c>)
   80d14:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80d16:	4a16      	ldr	r2, [pc, #88]	; (80d70 <pmc_switch_mainck_to_xtal+0x70>)
   80d18:	401a      	ands	r2, r3
   80d1a:	4b16      	ldr	r3, [pc, #88]	; (80d74 <pmc_switch_mainck_to_xtal+0x74>)
   80d1c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80d1e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
   80d20:	e01e      	b.n	80d60 <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80d22:	4912      	ldr	r1, [pc, #72]	; (80d6c <pmc_switch_mainck_to_xtal+0x6c>)
   80d24:	4b11      	ldr	r3, [pc, #68]	; (80d6c <pmc_switch_mainck_to_xtal+0x6c>)
   80d26:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80d28:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80d2c:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80d30:	683a      	ldr	r2, [r7, #0]
   80d32:	0212      	lsls	r2, r2, #8
   80d34:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80d36:	4313      	orrs	r3, r2
   80d38:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80d3c:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80d40:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80d42:	bf00      	nop
   80d44:	4b09      	ldr	r3, [pc, #36]	; (80d6c <pmc_switch_mainck_to_xtal+0x6c>)
   80d46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80d48:	f003 0301 	and.w	r3, r3, #1
   80d4c:	2b00      	cmp	r3, #0
   80d4e:	d0f9      	beq.n	80d44 <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80d50:	4a06      	ldr	r2, [pc, #24]	; (80d6c <pmc_switch_mainck_to_xtal+0x6c>)
   80d52:	4b06      	ldr	r3, [pc, #24]	; (80d6c <pmc_switch_mainck_to_xtal+0x6c>)
   80d54:	6a1b      	ldr	r3, [r3, #32]
   80d56:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80d5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80d5e:	6213      	str	r3, [r2, #32]
}
   80d60:	bf00      	nop
   80d62:	370c      	adds	r7, #12
   80d64:	46bd      	mov	sp, r7
   80d66:	bc80      	pop	{r7}
   80d68:	4770      	bx	lr
   80d6a:	bf00      	nop
   80d6c:	400e0600 	.word	0x400e0600
   80d70:	fec8fffc 	.word	0xfec8fffc
   80d74:	01370002 	.word	0x01370002

00080d78 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   80d78:	b480      	push	{r7}
   80d7a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80d7c:	4b03      	ldr	r3, [pc, #12]	; (80d8c <pmc_osc_is_ready_mainck+0x14>)
   80d7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80d80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   80d84:	4618      	mov	r0, r3
   80d86:	46bd      	mov	sp, r7
   80d88:	bc80      	pop	{r7}
   80d8a:	4770      	bx	lr
   80d8c:	400e0600 	.word	0x400e0600

00080d90 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   80d90:	b480      	push	{r7}
   80d92:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80d94:	4b03      	ldr	r3, [pc, #12]	; (80da4 <pmc_disable_pllack+0x14>)
   80d96:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80d9a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
   80d9c:	bf00      	nop
   80d9e:	46bd      	mov	sp, r7
   80da0:	bc80      	pop	{r7}
   80da2:	4770      	bx	lr
   80da4:	400e0600 	.word	0x400e0600

00080da8 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   80da8:	b480      	push	{r7}
   80daa:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80dac:	4b03      	ldr	r3, [pc, #12]	; (80dbc <pmc_is_locked_pllack+0x14>)
   80dae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80db0:	f003 0302 	and.w	r3, r3, #2
}
   80db4:	4618      	mov	r0, r3
   80db6:	46bd      	mov	sp, r7
   80db8:	bc80      	pop	{r7}
   80dba:	4770      	bx	lr
   80dbc:	400e0600 	.word	0x400e0600

00080dc0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   80dc0:	b480      	push	{r7}
   80dc2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   80dc4:	4b03      	ldr	r3, [pc, #12]	; (80dd4 <pmc_is_locked_upll+0x14>)
   80dc6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80dc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   80dcc:	4618      	mov	r0, r3
   80dce:	46bd      	mov	sp, r7
   80dd0:	bc80      	pop	{r7}
   80dd2:	4770      	bx	lr
   80dd4:	400e0600 	.word	0x400e0600

00080dd8 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
   80dd8:	b480      	push	{r7}
   80dda:	b083      	sub	sp, #12
   80ddc:	af00      	add	r7, sp, #0
   80dde:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
   80de0:	687b      	ldr	r3, [r7, #4]
   80de2:	2b2c      	cmp	r3, #44	; 0x2c
   80de4:	d901      	bls.n	80dea <pmc_enable_periph_clk+0x12>
		return 1;
   80de6:	2301      	movs	r3, #1
   80de8:	e02f      	b.n	80e4a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
   80dea:	687b      	ldr	r3, [r7, #4]
   80dec:	2b1f      	cmp	r3, #31
   80dee:	d813      	bhi.n	80e18 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80df0:	4b18      	ldr	r3, [pc, #96]	; (80e54 <pmc_enable_periph_clk+0x7c>)
   80df2:	699a      	ldr	r2, [r3, #24]
   80df4:	2101      	movs	r1, #1
   80df6:	687b      	ldr	r3, [r7, #4]
   80df8:	fa01 f303 	lsl.w	r3, r1, r3
   80dfc:	401a      	ands	r2, r3
   80dfe:	2101      	movs	r1, #1
   80e00:	687b      	ldr	r3, [r7, #4]
   80e02:	fa01 f303 	lsl.w	r3, r1, r3
   80e06:	429a      	cmp	r2, r3
   80e08:	d01e      	beq.n	80e48 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
   80e0a:	4a12      	ldr	r2, [pc, #72]	; (80e54 <pmc_enable_periph_clk+0x7c>)
   80e0c:	2101      	movs	r1, #1
   80e0e:	687b      	ldr	r3, [r7, #4]
   80e10:	fa01 f303 	lsl.w	r3, r1, r3
   80e14:	6113      	str	r3, [r2, #16]
   80e16:	e017      	b.n	80e48 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   80e18:	687b      	ldr	r3, [r7, #4]
   80e1a:	3b20      	subs	r3, #32
   80e1c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80e1e:	4b0d      	ldr	r3, [pc, #52]	; (80e54 <pmc_enable_periph_clk+0x7c>)
   80e20:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   80e24:	2101      	movs	r1, #1
   80e26:	687b      	ldr	r3, [r7, #4]
   80e28:	fa01 f303 	lsl.w	r3, r1, r3
   80e2c:	401a      	ands	r2, r3
   80e2e:	2101      	movs	r1, #1
   80e30:	687b      	ldr	r3, [r7, #4]
   80e32:	fa01 f303 	lsl.w	r3, r1, r3
   80e36:	429a      	cmp	r2, r3
   80e38:	d006      	beq.n	80e48 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
   80e3a:	4a06      	ldr	r2, [pc, #24]	; (80e54 <pmc_enable_periph_clk+0x7c>)
   80e3c:	2101      	movs	r1, #1
   80e3e:	687b      	ldr	r3, [r7, #4]
   80e40:	fa01 f303 	lsl.w	r3, r1, r3
   80e44:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
   80e48:	2300      	movs	r3, #0
}
   80e4a:	4618      	mov	r0, r3
   80e4c:	370c      	adds	r7, #12
   80e4e:	46bd      	mov	sp, r7
   80e50:	bc80      	pop	{r7}
   80e52:	4770      	bx	lr
   80e54:	400e0600 	.word	0x400e0600

00080e58 <osc_get_rate>:
{
   80e58:	b480      	push	{r7}
   80e5a:	b083      	sub	sp, #12
   80e5c:	af00      	add	r7, sp, #0
   80e5e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80e60:	687b      	ldr	r3, [r7, #4]
   80e62:	2b07      	cmp	r3, #7
   80e64:	d825      	bhi.n	80eb2 <osc_get_rate+0x5a>
   80e66:	a201      	add	r2, pc, #4	; (adr r2, 80e6c <osc_get_rate+0x14>)
   80e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80e6c:	00080e8d 	.word	0x00080e8d
   80e70:	00080e93 	.word	0x00080e93
   80e74:	00080e99 	.word	0x00080e99
   80e78:	00080e9f 	.word	0x00080e9f
   80e7c:	00080ea3 	.word	0x00080ea3
   80e80:	00080ea7 	.word	0x00080ea7
   80e84:	00080eab 	.word	0x00080eab
   80e88:	00080eaf 	.word	0x00080eaf
		return OSC_SLCK_32K_RC_HZ;
   80e8c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80e90:	e010      	b.n	80eb4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   80e92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80e96:	e00d      	b.n	80eb4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   80e98:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80e9c:	e00a      	b.n	80eb4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   80e9e:	4b08      	ldr	r3, [pc, #32]	; (80ec0 <osc_get_rate+0x68>)
   80ea0:	e008      	b.n	80eb4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   80ea2:	4b08      	ldr	r3, [pc, #32]	; (80ec4 <osc_get_rate+0x6c>)
   80ea4:	e006      	b.n	80eb4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   80ea6:	4b08      	ldr	r3, [pc, #32]	; (80ec8 <osc_get_rate+0x70>)
   80ea8:	e004      	b.n	80eb4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   80eaa:	4b07      	ldr	r3, [pc, #28]	; (80ec8 <osc_get_rate+0x70>)
   80eac:	e002      	b.n	80eb4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   80eae:	4b06      	ldr	r3, [pc, #24]	; (80ec8 <osc_get_rate+0x70>)
   80eb0:	e000      	b.n	80eb4 <osc_get_rate+0x5c>
	return 0;
   80eb2:	2300      	movs	r3, #0
}
   80eb4:	4618      	mov	r0, r3
   80eb6:	370c      	adds	r7, #12
   80eb8:	46bd      	mov	sp, r7
   80eba:	bc80      	pop	{r7}
   80ebc:	4770      	bx	lr
   80ebe:	bf00      	nop
   80ec0:	003d0900 	.word	0x003d0900
   80ec4:	007a1200 	.word	0x007a1200
   80ec8:	00b71b00 	.word	0x00b71b00

00080ecc <sysclk_get_main_hz>:
{
   80ecc:	b580      	push	{r7, lr}
   80ece:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   80ed0:	2006      	movs	r0, #6
   80ed2:	4b04      	ldr	r3, [pc, #16]	; (80ee4 <sysclk_get_main_hz+0x18>)
   80ed4:	4798      	blx	r3
   80ed6:	4602      	mov	r2, r0
   80ed8:	4613      	mov	r3, r2
   80eda:	00db      	lsls	r3, r3, #3
   80edc:	1a9b      	subs	r3, r3, r2
   80ede:	005b      	lsls	r3, r3, #1
}
   80ee0:	4618      	mov	r0, r3
   80ee2:	bd80      	pop	{r7, pc}
   80ee4:	00080e59 	.word	0x00080e59

00080ee8 <sysclk_get_cpu_hz>:
{
   80ee8:	b580      	push	{r7, lr}
   80eea:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   80eec:	4b02      	ldr	r3, [pc, #8]	; (80ef8 <sysclk_get_cpu_hz+0x10>)
   80eee:	4798      	blx	r3
   80ef0:	4603      	mov	r3, r0
   80ef2:	085b      	lsrs	r3, r3, #1
}
   80ef4:	4618      	mov	r0, r3
   80ef6:	bd80      	pop	{r7, pc}
   80ef8:	00080ecd 	.word	0x00080ecd

00080efc <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
   80efc:	b580      	push	{r7, lr}
   80efe:	b082      	sub	sp, #8
   80f00:	af00      	add	r7, sp, #0
   80f02:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   80f04:	6878      	ldr	r0, [r7, #4]
   80f06:	4b03      	ldr	r3, [pc, #12]	; (80f14 <sysclk_enable_peripheral_clock+0x18>)
   80f08:	4798      	blx	r3
}
   80f0a:	bf00      	nop
   80f0c:	3708      	adds	r7, #8
   80f0e:	46bd      	mov	sp, r7
   80f10:	bd80      	pop	{r7, pc}
   80f12:	bf00      	nop
   80f14:	00080dd9 	.word	0x00080dd9

00080f18 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
   80f18:	b580      	push	{r7, lr}
   80f1a:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
   80f1c:	200b      	movs	r0, #11
   80f1e:	4b06      	ldr	r3, [pc, #24]	; (80f38 <ioport_init+0x20>)
   80f20:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
   80f22:	200c      	movs	r0, #12
   80f24:	4b04      	ldr	r3, [pc, #16]	; (80f38 <ioport_init+0x20>)
   80f26:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
   80f28:	200d      	movs	r0, #13
   80f2a:	4b03      	ldr	r3, [pc, #12]	; (80f38 <ioport_init+0x20>)
   80f2c:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
   80f2e:	200e      	movs	r0, #14
   80f30:	4b01      	ldr	r3, [pc, #4]	; (80f38 <ioport_init+0x20>)
   80f32:	4798      	blx	r3
	arch_ioport_init();
}
   80f34:	bf00      	nop
   80f36:	bd80      	pop	{r7, pc}
   80f38:	00080efd 	.word	0x00080efd

00080f3c <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
   80f3c:	b480      	push	{r7}
   80f3e:	b089      	sub	sp, #36	; 0x24
   80f40:	af00      	add	r7, sp, #0
   80f42:	6078      	str	r0, [r7, #4]
   80f44:	687b      	ldr	r3, [r7, #4]
   80f46:	61fb      	str	r3, [r7, #28]
   80f48:	69fb      	ldr	r3, [r7, #28]
   80f4a:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   80f4c:	69bb      	ldr	r3, [r7, #24]
   80f4e:	095a      	lsrs	r2, r3, #5
   80f50:	69fb      	ldr	r3, [r7, #28]
   80f52:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
   80f54:	697b      	ldr	r3, [r7, #20]
   80f56:	f003 031f 	and.w	r3, r3, #31
   80f5a:	2101      	movs	r1, #1
   80f5c:	fa01 f303 	lsl.w	r3, r1, r3
   80f60:	613a      	str	r2, [r7, #16]
   80f62:	60fb      	str	r3, [r7, #12]
   80f64:	693b      	ldr	r3, [r7, #16]
   80f66:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   80f68:	68bb      	ldr	r3, [r7, #8]
   80f6a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80f6e:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80f72:	025b      	lsls	r3, r3, #9
   80f74:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   80f76:	68fb      	ldr	r3, [r7, #12]
   80f78:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
   80f7a:	bf00      	nop
   80f7c:	3724      	adds	r7, #36	; 0x24
   80f7e:	46bd      	mov	sp, r7
   80f80:	bc80      	pop	{r7}
   80f82:	4770      	bx	lr

00080f84 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
   80f84:	b480      	push	{r7}
   80f86:	b08d      	sub	sp, #52	; 0x34
   80f88:	af00      	add	r7, sp, #0
   80f8a:	6078      	str	r0, [r7, #4]
   80f8c:	6039      	str	r1, [r7, #0]
   80f8e:	687b      	ldr	r3, [r7, #4]
   80f90:	62fb      	str	r3, [r7, #44]	; 0x2c
   80f92:	683b      	ldr	r3, [r7, #0]
   80f94:	62bb      	str	r3, [r7, #40]	; 0x28
   80f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   80f98:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
   80f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80f9c:	095a      	lsrs	r2, r3, #5
   80f9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   80fa0:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
   80fa2:	6a3b      	ldr	r3, [r7, #32]
   80fa4:	f003 031f 	and.w	r3, r3, #31
   80fa8:	2101      	movs	r1, #1
   80faa:	fa01 f303 	lsl.w	r3, r1, r3
   80fae:	61fa      	str	r2, [r7, #28]
   80fb0:	61bb      	str	r3, [r7, #24]
   80fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
   80fb4:	617b      	str	r3, [r7, #20]
   80fb6:	69fb      	ldr	r3, [r7, #28]
   80fb8:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   80fba:	693b      	ldr	r3, [r7, #16]
   80fbc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80fc0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80fc4:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
   80fc6:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
   80fc8:	697b      	ldr	r3, [r7, #20]
   80fca:	f003 0308 	and.w	r3, r3, #8
   80fce:	2b00      	cmp	r3, #0
   80fd0:	d003      	beq.n	80fda <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
   80fd2:	68fb      	ldr	r3, [r7, #12]
   80fd4:	69ba      	ldr	r2, [r7, #24]
   80fd6:	665a      	str	r2, [r3, #100]	; 0x64
   80fd8:	e002      	b.n	80fe0 <ioport_set_pin_mode+0x5c>
	} else {
		base->PIO_PUDR = mask;
   80fda:	68fb      	ldr	r3, [r7, #12]
   80fdc:	69ba      	ldr	r2, [r7, #24]
   80fde:	661a      	str	r2, [r3, #96]	; 0x60
	} else {
		base->PIO_PPDDR = mask;
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   80fe0:	697b      	ldr	r3, [r7, #20]
   80fe2:	f003 0320 	and.w	r3, r3, #32
   80fe6:	2b00      	cmp	r3, #0
   80fe8:	d003      	beq.n	80ff2 <ioport_set_pin_mode+0x6e>
		base->PIO_MDER = mask;
   80fea:	68fb      	ldr	r3, [r7, #12]
   80fec:	69ba      	ldr	r2, [r7, #24]
   80fee:	651a      	str	r2, [r3, #80]	; 0x50
   80ff0:	e002      	b.n	80ff8 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_MDDR = mask;
   80ff2:	68fb      	ldr	r3, [r7, #12]
   80ff4:	69ba      	ldr	r2, [r7, #24]
   80ff6:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   80ff8:	697b      	ldr	r3, [r7, #20]
   80ffa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   80ffe:	2b00      	cmp	r3, #0
   81000:	d003      	beq.n	8100a <ioport_set_pin_mode+0x86>
		base->PIO_IFER = mask;
   81002:	68fb      	ldr	r3, [r7, #12]
   81004:	69ba      	ldr	r2, [r7, #24]
   81006:	621a      	str	r2, [r3, #32]
   81008:	e002      	b.n	81010 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_IFDR = mask;
   8100a:	68fb      	ldr	r3, [r7, #12]
   8100c:	69ba      	ldr	r2, [r7, #24]
   8100e:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
   81010:	697b      	ldr	r3, [r7, #20]
   81012:	f003 0380 	and.w	r3, r3, #128	; 0x80
   81016:	2b00      	cmp	r3, #0
   81018:	d004      	beq.n	81024 <ioport_set_pin_mode+0xa0>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   8101a:	68fb      	ldr	r3, [r7, #12]
   8101c:	69ba      	ldr	r2, [r7, #24]
   8101e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
   81022:	e003      	b.n	8102c <ioport_set_pin_mode+0xa8>
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   81024:	68fb      	ldr	r3, [r7, #12]
   81026:	69ba      	ldr	r2, [r7, #24]
   81028:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_IFSCDR = mask;
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
   8102c:	697b      	ldr	r3, [r7, #20]
   8102e:	f003 0301 	and.w	r3, r3, #1
   81032:	2b00      	cmp	r3, #0
   81034:	d006      	beq.n	81044 <ioport_set_pin_mode+0xc0>
		base->PIO_ABSR |= mask;
   81036:	68fb      	ldr	r3, [r7, #12]
   81038:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   8103a:	69bb      	ldr	r3, [r7, #24]
   8103c:	431a      	orrs	r2, r3
   8103e:	68fb      	ldr	r3, [r7, #12]
   81040:	671a      	str	r2, [r3, #112]	; 0x70
	arch_ioport_set_pin_mode(pin, mode);
}
   81042:	e006      	b.n	81052 <ioport_set_pin_mode+0xce>
	} else {
		base->PIO_ABSR &= ~mask;
   81044:	68fb      	ldr	r3, [r7, #12]
   81046:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   81048:	69bb      	ldr	r3, [r7, #24]
   8104a:	43db      	mvns	r3, r3
   8104c:	401a      	ands	r2, r3
   8104e:	68fb      	ldr	r3, [r7, #12]
   81050:	671a      	str	r2, [r3, #112]	; 0x70
   81052:	bf00      	nop
   81054:	3734      	adds	r7, #52	; 0x34
   81056:	46bd      	mov	sp, r7
   81058:	bc80      	pop	{r7}
   8105a:	4770      	bx	lr

0008105c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
   8105c:	b480      	push	{r7}
   8105e:	b08d      	sub	sp, #52	; 0x34
   81060:	af00      	add	r7, sp, #0
   81062:	6078      	str	r0, [r7, #4]
   81064:	460b      	mov	r3, r1
   81066:	70fb      	strb	r3, [r7, #3]
   81068:	687b      	ldr	r3, [r7, #4]
   8106a:	62fb      	str	r3, [r7, #44]	; 0x2c
   8106c:	78fb      	ldrb	r3, [r7, #3]
   8106e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
   81072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   81074:	627b      	str	r3, [r7, #36]	; 0x24
   81076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81078:	623b      	str	r3, [r7, #32]
	return pin >> 5;
   8107a:	6a3b      	ldr	r3, [r7, #32]
   8107c:	095b      	lsrs	r3, r3, #5
   8107e:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   81080:	69fb      	ldr	r3, [r7, #28]
   81082:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81086:	f203 7307 	addw	r3, r3, #1799	; 0x707
   8108a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
   8108c:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
   8108e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
   81092:	2b01      	cmp	r3, #1
   81094:	d109      	bne.n	810aa <ioport_set_pin_dir+0x4e>
   81096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   81098:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
   8109a:	697b      	ldr	r3, [r7, #20]
   8109c:	f003 031f 	and.w	r3, r3, #31
   810a0:	2201      	movs	r2, #1
   810a2:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   810a4:	69bb      	ldr	r3, [r7, #24]
   810a6:	611a      	str	r2, [r3, #16]
   810a8:	e00c      	b.n	810c4 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
   810aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
   810ae:	2b00      	cmp	r3, #0
   810b0:	d108      	bne.n	810c4 <ioport_set_pin_dir+0x68>
   810b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   810b4:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
   810b6:	693b      	ldr	r3, [r7, #16]
   810b8:	f003 031f 	and.w	r3, r3, #31
   810bc:	2201      	movs	r2, #1
   810be:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   810c0:	69bb      	ldr	r3, [r7, #24]
   810c2:	615a      	str	r2, [r3, #20]
   810c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   810c6:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   810c8:	68fb      	ldr	r3, [r7, #12]
   810ca:	f003 031f 	and.w	r3, r3, #31
   810ce:	2201      	movs	r2, #1
   810d0:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   810d2:	69bb      	ldr	r3, [r7, #24]
   810d4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
   810d8:	bf00      	nop
   810da:	3734      	adds	r7, #52	; 0x34
   810dc:	46bd      	mov	sp, r7
   810de:	bc80      	pop	{r7}
   810e0:	4770      	bx	lr

000810e2 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
   810e2:	b480      	push	{r7}
   810e4:	b08b      	sub	sp, #44	; 0x2c
   810e6:	af00      	add	r7, sp, #0
   810e8:	6078      	str	r0, [r7, #4]
   810ea:	460b      	mov	r3, r1
   810ec:	70fb      	strb	r3, [r7, #3]
   810ee:	687b      	ldr	r3, [r7, #4]
   810f0:	627b      	str	r3, [r7, #36]	; 0x24
   810f2:	78fb      	ldrb	r3, [r7, #3]
   810f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   810f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   810fa:	61fb      	str	r3, [r7, #28]
   810fc:	69fb      	ldr	r3, [r7, #28]
   810fe:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   81100:	69bb      	ldr	r3, [r7, #24]
   81102:	095b      	lsrs	r3, r3, #5
   81104:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   81106:	697b      	ldr	r3, [r7, #20]
   81108:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8110c:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81110:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
   81112:	613b      	str	r3, [r7, #16]

	if (level) {
   81114:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   81118:	2b00      	cmp	r3, #0
   8111a:	d009      	beq.n	81130 <ioport_set_pin_level+0x4e>
   8111c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8111e:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   81120:	68fb      	ldr	r3, [r7, #12]
   81122:	f003 031f 	and.w	r3, r3, #31
   81126:	2201      	movs	r2, #1
   81128:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8112a:	693b      	ldr	r3, [r7, #16]
   8112c:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
   8112e:	e008      	b.n	81142 <ioport_set_pin_level+0x60>
   81130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81132:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   81134:	68bb      	ldr	r3, [r7, #8]
   81136:	f003 031f 	and.w	r3, r3, #31
   8113a:	2201      	movs	r2, #1
   8113c:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8113e:	693b      	ldr	r3, [r7, #16]
   81140:	635a      	str	r2, [r3, #52]	; 0x34
   81142:	bf00      	nop
   81144:	372c      	adds	r7, #44	; 0x2c
   81146:	46bd      	mov	sp, r7
   81148:	bc80      	pop	{r7}
   8114a:	4770      	bx	lr

0008114c <board_init>:
#include "asf.h"
#include "board.h"
#include "conf_board.h"

void board_init(void)
{
   8114c:	b598      	push	{r3, r4, r7, lr}
   8114e:	af00      	add	r7, sp, #0
	#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   81150:	4b61      	ldr	r3, [pc, #388]	; (812d8 <board_init+0x18c>)
   81152:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   81156:	605a      	str	r2, [r3, #4]
	#endif
	
	ioport_init();
   81158:	4b60      	ldr	r3, [pc, #384]	; (812dc <board_init+0x190>)
   8115a:	4798      	blx	r3
	
	/* Configure LED pins */
	ioport_set_pin_dir(LED_ONBOARD, IOPORT_DIR_OUTPUT);
   8115c:	2101      	movs	r1, #1
   8115e:	2063      	movs	r0, #99	; 0x63
   81160:	4b5f      	ldr	r3, [pc, #380]	; (812e0 <board_init+0x194>)
   81162:	4798      	blx	r3
	ioport_set_pin_level(LED_ONBOARD, 0);
   81164:	2100      	movs	r1, #0
   81166:	2063      	movs	r0, #99	; 0x63
   81168:	4b5e      	ldr	r3, [pc, #376]	; (812e4 <board_init+0x198>)
   8116a:	4798      	blx	r3
	ioport_set_pin_dir(LED_S1, IOPORT_DIR_OUTPUT);
   8116c:	2101      	movs	r1, #1
   8116e:	2062      	movs	r0, #98	; 0x62
   81170:	4b5b      	ldr	r3, [pc, #364]	; (812e0 <board_init+0x194>)
   81172:	4798      	blx	r3
	ioport_set_pin_level(LED_S1, 0);
   81174:	2100      	movs	r1, #0
   81176:	2062      	movs	r0, #98	; 0x62
   81178:	4b5a      	ldr	r3, [pc, #360]	; (812e4 <board_init+0x198>)
   8117a:	4798      	blx	r3
	ioport_set_pin_dir(LED_S2, IOPORT_DIR_OUTPUT);
   8117c:	2101      	movs	r1, #1
   8117e:	2061      	movs	r0, #97	; 0x61
   81180:	4b57      	ldr	r3, [pc, #348]	; (812e0 <board_init+0x194>)
   81182:	4798      	blx	r3
	ioport_set_pin_level(LED_S2, 0);
   81184:	2100      	movs	r1, #0
   81186:	2061      	movs	r0, #97	; 0x61
   81188:	4b56      	ldr	r3, [pc, #344]	; (812e4 <board_init+0x198>)
   8118a:	4798      	blx	r3
	ioport_set_pin_dir(LED_S3, IOPORT_DIR_OUTPUT);
   8118c:	2101      	movs	r1, #1
   8118e:	2060      	movs	r0, #96	; 0x60
   81190:	4b53      	ldr	r3, [pc, #332]	; (812e0 <board_init+0x194>)
   81192:	4798      	blx	r3
	ioport_set_pin_level(LED_S3, 0);
   81194:	2100      	movs	r1, #0
   81196:	2060      	movs	r0, #96	; 0x60
   81198:	4b52      	ldr	r3, [pc, #328]	; (812e4 <board_init+0x198>)
   8119a:	4798      	blx	r3
	
	/* Configure SPI pins */
	ioport_set_pin_mode(SPI0_MISO, IOPORT_MODE_MUX_A);
   8119c:	2100      	movs	r1, #0
   8119e:	2019      	movs	r0, #25
   811a0:	4b51      	ldr	r3, [pc, #324]	; (812e8 <board_init+0x19c>)
   811a2:	4798      	blx	r3
	ioport_disable_pin(SPI0_MISO);
   811a4:	2019      	movs	r0, #25
   811a6:	4b51      	ldr	r3, [pc, #324]	; (812ec <board_init+0x1a0>)
   811a8:	4798      	blx	r3
	ioport_set_pin_mode(SPI0_MOSI, IOPORT_MODE_MUX_A);
   811aa:	2100      	movs	r1, #0
   811ac:	201a      	movs	r0, #26
   811ae:	4b4e      	ldr	r3, [pc, #312]	; (812e8 <board_init+0x19c>)
   811b0:	4798      	blx	r3
	ioport_disable_pin(SPI0_MOSI);
   811b2:	201a      	movs	r0, #26
   811b4:	4b4d      	ldr	r3, [pc, #308]	; (812ec <board_init+0x1a0>)
   811b6:	4798      	blx	r3
	ioport_set_pin_mode(SPI0_SPCK, IOPORT_MODE_MUX_A);
   811b8:	2100      	movs	r1, #0
   811ba:	201b      	movs	r0, #27
   811bc:	4b4a      	ldr	r3, [pc, #296]	; (812e8 <board_init+0x19c>)
   811be:	4798      	blx	r3
	ioport_disable_pin(SPI0_SPCK);
   811c0:	201b      	movs	r0, #27
   811c2:	4b4a      	ldr	r3, [pc, #296]	; (812ec <board_init+0x1a0>)
   811c4:	4798      	blx	r3
	ioport_set_pin_mode(SPI0_NPCS0, IOPORT_MODE_MUX_A);
   811c6:	2100      	movs	r1, #0
   811c8:	201c      	movs	r0, #28
   811ca:	4b47      	ldr	r3, [pc, #284]	; (812e8 <board_init+0x19c>)
   811cc:	4798      	blx	r3
	ioport_disable_pin(SPI0_NPCS0);
   811ce:	201c      	movs	r0, #28
   811d0:	4b46      	ldr	r3, [pc, #280]	; (812ec <board_init+0x1a0>)
   811d2:	4798      	blx	r3
    
    
    
    /* Configure Line Sensor pins */
    ioport_set_pin_mode(LINE1_B, LINE_FLAGS);
   811d4:	2108      	movs	r1, #8
   811d6:	2052      	movs	r0, #82	; 0x52
   811d8:	4b43      	ldr	r3, [pc, #268]	; (812e8 <board_init+0x19c>)
   811da:	4798      	blx	r3
    ioport_set_pin_mode(LINE2_B, LINE_FLAGS);
   811dc:	2108      	movs	r1, #8
   811de:	205d      	movs	r0, #93	; 0x5d
   811e0:	4b41      	ldr	r3, [pc, #260]	; (812e8 <board_init+0x19c>)
   811e2:	4798      	blx	r3
    ioport_set_pin_mode(LINE3_B, LINE_FLAGS);
   811e4:	2108      	movs	r1, #8
   811e6:	204a      	movs	r0, #74	; 0x4a
   811e8:	4b3f      	ldr	r3, [pc, #252]	; (812e8 <board_init+0x19c>)
   811ea:	4798      	blx	r3
    ioport_set_pin_mode(LINE4_B, LINE_FLAGS);
   811ec:	2108      	movs	r1, #8
   811ee:	2055      	movs	r0, #85	; 0x55
   811f0:	4b3d      	ldr	r3, [pc, #244]	; (812e8 <board_init+0x19c>)
   811f2:	4798      	blx	r3
    ioport_set_pin_mode(LINE5_B, LINE_FLAGS);
   811f4:	2108      	movs	r1, #8
   811f6:	2057      	movs	r0, #87	; 0x57
   811f8:	4b3b      	ldr	r3, [pc, #236]	; (812e8 <board_init+0x19c>)
   811fa:	4798      	blx	r3
    ioport_set_pin_mode(LINE6_B, LINE_FLAGS);
   811fc:	2108      	movs	r1, #8
   811fe:	205a      	movs	r0, #90	; 0x5a
   81200:	4b39      	ldr	r3, [pc, #228]	; (812e8 <board_init+0x19c>)
   81202:	4798      	blx	r3
    ioport_set_pin_mode(LINE7_B, LINE_FLAGS);
   81204:	2108      	movs	r1, #8
   81206:	2041      	movs	r0, #65	; 0x41
   81208:	4b37      	ldr	r3, [pc, #220]	; (812e8 <board_init+0x19c>)
   8120a:	4798      	blx	r3
    ioport_set_pin_mode(LINE8_B, LINE_FLAGS);
   8120c:	2108      	movs	r1, #8
   8120e:	2045      	movs	r0, #69	; 0x45
   81210:	4b35      	ldr	r3, [pc, #212]	; (812e8 <board_init+0x19c>)
   81212:	4798      	blx	r3
    ioport_set_pin_mode(LINE9_B, LINE_FLAGS);
   81214:	2108      	movs	r1, #8
   81216:	2049      	movs	r0, #73	; 0x49
   81218:	4b33      	ldr	r3, [pc, #204]	; (812e8 <board_init+0x19c>)
   8121a:	4798      	blx	r3
    ioport_set_pin_mode(LINE10_B, LINE_FLAGS);
   8121c:	2108      	movs	r1, #8
   8121e:	204c      	movs	r0, #76	; 0x4c
   81220:	4b31      	ldr	r3, [pc, #196]	; (812e8 <board_init+0x19c>)
   81222:	4798      	blx	r3
    ioport_set_pin_mode(LINE11_B, LINE_FLAGS);
   81224:	2108      	movs	r1, #8
   81226:	204e      	movs	r0, #78	; 0x4e
   81228:	4b2f      	ldr	r3, [pc, #188]	; (812e8 <board_init+0x19c>)
   8122a:	4798      	blx	r3
    ioport_set_pin_mode(LINE12_B, LINE_FLAGS);
   8122c:	2108      	movs	r1, #8
   8122e:	2050      	movs	r0, #80	; 0x50
   81230:	4b2d      	ldr	r3, [pc, #180]	; (812e8 <board_init+0x19c>)
   81232:	4798      	blx	r3
    
    ioport_set_pin_mode(LINE1_W, LINE_FLAGS);
   81234:	2108      	movs	r1, #8
   81236:	2051      	movs	r0, #81	; 0x51
   81238:	4b2b      	ldr	r3, [pc, #172]	; (812e8 <board_init+0x19c>)
   8123a:	4798      	blx	r3
    ioport_set_pin_mode(LINE2_W, LINE_FLAGS);
   8123c:	2108      	movs	r1, #8
   8123e:	2053      	movs	r0, #83	; 0x53
   81240:	4b29      	ldr	r3, [pc, #164]	; (812e8 <board_init+0x19c>)
   81242:	4798      	blx	r3
    ioport_set_pin_mode(LINE3_W, LINE_FLAGS);
   81244:	2108      	movs	r1, #8
   81246:	205e      	movs	r0, #94	; 0x5e
   81248:	4b27      	ldr	r3, [pc, #156]	; (812e8 <board_init+0x19c>)
   8124a:	4798      	blx	r3
    ioport_set_pin_mode(LINE4_W, LINE_FLAGS);
   8124c:	2108      	movs	r1, #8
   8124e:	2054      	movs	r0, #84	; 0x54
   81250:	4b25      	ldr	r3, [pc, #148]	; (812e8 <board_init+0x19c>)
   81252:	4798      	blx	r3
    ioport_set_pin_mode(LINE5_W, LINE_FLAGS);
   81254:	2108      	movs	r1, #8
   81256:	2056      	movs	r0, #86	; 0x56
   81258:	4b23      	ldr	r3, [pc, #140]	; (812e8 <board_init+0x19c>)
   8125a:	4798      	blx	r3
    ioport_set_pin_mode(LINE6_W, LINE_FLAGS);
   8125c:	2108      	movs	r1, #8
   8125e:	2058      	movs	r0, #88	; 0x58
   81260:	4b21      	ldr	r3, [pc, #132]	; (812e8 <board_init+0x19c>)
   81262:	4798      	blx	r3
    ioport_set_pin_mode(LINE7_W, LINE_FLAGS);
   81264:	2108      	movs	r1, #8
   81266:	205b      	movs	r0, #91	; 0x5b
   81268:	4b1f      	ldr	r3, [pc, #124]	; (812e8 <board_init+0x19c>)
   8126a:	4798      	blx	r3
    ioport_set_pin_mode(LINE8_W, LINE_FLAGS);
   8126c:	2108      	movs	r1, #8
   8126e:	2043      	movs	r0, #67	; 0x43
   81270:	4b1d      	ldr	r3, [pc, #116]	; (812e8 <board_init+0x19c>)
   81272:	4798      	blx	r3
    ioport_set_pin_mode(LINE9_W, LINE_FLAGS);
   81274:	2108      	movs	r1, #8
   81276:	2047      	movs	r0, #71	; 0x47
   81278:	4b1b      	ldr	r3, [pc, #108]	; (812e8 <board_init+0x19c>)
   8127a:	4798      	blx	r3
    ioport_set_pin_mode(LINE10_W, LINE_FLAGS);
   8127c:	2108      	movs	r1, #8
   8127e:	204b      	movs	r0, #75	; 0x4b
   81280:	4b19      	ldr	r3, [pc, #100]	; (812e8 <board_init+0x19c>)
   81282:	4798      	blx	r3
    ioport_set_pin_mode(LINE11_W, LINE_FLAGS);
   81284:	2108      	movs	r1, #8
   81286:	204d      	movs	r0, #77	; 0x4d
   81288:	4b17      	ldr	r3, [pc, #92]	; (812e8 <board_init+0x19c>)
   8128a:	4798      	blx	r3
    ioport_set_pin_mode(LINE12_W, LINE_FLAGS);
   8128c:	2108      	movs	r1, #8
   8128e:	204f      	movs	r0, #79	; 0x4f
   81290:	4b15      	ldr	r3, [pc, #84]	; (812e8 <board_init+0x19c>)
   81292:	4798      	blx	r3
    
    /* Configure ADC */
    pmc_enable_periph_clk(ID_ADC);
   81294:	2025      	movs	r0, #37	; 0x25
   81296:	4b16      	ldr	r3, [pc, #88]	; (812f0 <board_init+0x1a4>)
   81298:	4798      	blx	r3
    adc_init(ADC, sysclk_get_cpu_hz(), 6400000, ADC_STARTUP_TIME_4);
   8129a:	4b16      	ldr	r3, [pc, #88]	; (812f4 <board_init+0x1a8>)
   8129c:	4798      	blx	r3
   8129e:	4601      	mov	r1, r0
   812a0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
   812a4:	4a14      	ldr	r2, [pc, #80]	; (812f8 <board_init+0x1ac>)
   812a6:	4815      	ldr	r0, [pc, #84]	; (812fc <board_init+0x1b0>)
   812a8:	4c15      	ldr	r4, [pc, #84]	; (81300 <board_init+0x1b4>)
   812aa:	47a0      	blx	r4
    adc_configure_timing(ADC, 1, ADC_SETTLING_TIME_3, 1);
   812ac:	2301      	movs	r3, #1
   812ae:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   812b2:	2101      	movs	r1, #1
   812b4:	4811      	ldr	r0, [pc, #68]	; (812fc <board_init+0x1b0>)
   812b6:	4c13      	ldr	r4, [pc, #76]	; (81304 <board_init+0x1b8>)
   812b8:	47a0      	blx	r4
    adc_enable_channel(ADC, BATTERY_VOLTAGE);
   812ba:	2101      	movs	r1, #1
   812bc:	480f      	ldr	r0, [pc, #60]	; (812fc <board_init+0x1b0>)
   812be:	4b12      	ldr	r3, [pc, #72]	; (81308 <board_init+0x1bc>)
   812c0:	4798      	blx	r3
    adc_enable_channel(ADC, LIGHT_BARRIER_RX);
   812c2:	2102      	movs	r1, #2
   812c4:	480d      	ldr	r0, [pc, #52]	; (812fc <board_init+0x1b0>)
   812c6:	4b10      	ldr	r3, [pc, #64]	; (81308 <board_init+0x1bc>)
   812c8:	4798      	blx	r3
    adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
   812ca:	2200      	movs	r2, #0
   812cc:	2100      	movs	r1, #0
   812ce:	480b      	ldr	r0, [pc, #44]	; (812fc <board_init+0x1b0>)
   812d0:	4b0e      	ldr	r3, [pc, #56]	; (8130c <board_init+0x1c0>)
   812d2:	4798      	blx	r3
}
   812d4:	bf00      	nop
   812d6:	bd98      	pop	{r3, r4, r7, pc}
   812d8:	400e1a50 	.word	0x400e1a50
   812dc:	00080f19 	.word	0x00080f19
   812e0:	0008105d 	.word	0x0008105d
   812e4:	000810e3 	.word	0x000810e3
   812e8:	00080f85 	.word	0x00080f85
   812ec:	00080f3d 	.word	0x00080f3d
   812f0:	00080dd9 	.word	0x00080dd9
   812f4:	00080ee9 	.word	0x00080ee9
   812f8:	0061a800 	.word	0x0061a800
   812fc:	400c0000 	.word	0x400c0000
   81300:	00080161 	.word	0x00080161
   81304:	000801f1 	.word	0x000801f1
   81308:	00080247 	.word	0x00080247
   8130c:	000801c3 	.word	0x000801c3

00081310 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81310:	b480      	push	{r7}
   81312:	af00      	add	r7, sp, #0
	while (1) {
   81314:	e7fe      	b.n	81314 <Dummy_Handler+0x4>
	...

00081318 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   81318:	b580      	push	{r7, lr}
   8131a:	b082      	sub	sp, #8
   8131c:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   8131e:	4b1e      	ldr	r3, [pc, #120]	; (81398 <Reset_Handler+0x80>)
   81320:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   81322:	4b1e      	ldr	r3, [pc, #120]	; (8139c <Reset_Handler+0x84>)
   81324:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   81326:	687a      	ldr	r2, [r7, #4]
   81328:	683b      	ldr	r3, [r7, #0]
   8132a:	429a      	cmp	r2, r3
   8132c:	d00c      	beq.n	81348 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   8132e:	e007      	b.n	81340 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   81330:	683b      	ldr	r3, [r7, #0]
   81332:	1d1a      	adds	r2, r3, #4
   81334:	603a      	str	r2, [r7, #0]
   81336:	687a      	ldr	r2, [r7, #4]
   81338:	1d11      	adds	r1, r2, #4
   8133a:	6079      	str	r1, [r7, #4]
   8133c:	6812      	ldr	r2, [r2, #0]
   8133e:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
   81340:	683b      	ldr	r3, [r7, #0]
   81342:	4a17      	ldr	r2, [pc, #92]	; (813a0 <Reset_Handler+0x88>)
   81344:	4293      	cmp	r3, r2
   81346:	d3f3      	bcc.n	81330 <Reset_Handler+0x18>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81348:	4b16      	ldr	r3, [pc, #88]	; (813a4 <Reset_Handler+0x8c>)
   8134a:	603b      	str	r3, [r7, #0]
   8134c:	e004      	b.n	81358 <Reset_Handler+0x40>
		*pDest++ = 0;
   8134e:	683b      	ldr	r3, [r7, #0]
   81350:	1d1a      	adds	r2, r3, #4
   81352:	603a      	str	r2, [r7, #0]
   81354:	2200      	movs	r2, #0
   81356:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
   81358:	683b      	ldr	r3, [r7, #0]
   8135a:	4a13      	ldr	r2, [pc, #76]	; (813a8 <Reset_Handler+0x90>)
   8135c:	4293      	cmp	r3, r2
   8135e:	d3f6      	bcc.n	8134e <Reset_Handler+0x36>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   81360:	4b12      	ldr	r3, [pc, #72]	; (813ac <Reset_Handler+0x94>)
   81362:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   81364:	4a12      	ldr	r2, [pc, #72]	; (813b0 <Reset_Handler+0x98>)
   81366:	687b      	ldr	r3, [r7, #4]
   81368:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   8136c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   81370:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81372:	687b      	ldr	r3, [r7, #4]
   81374:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   81378:	d309      	bcc.n	8138e <Reset_Handler+0x76>
   8137a:	687b      	ldr	r3, [r7, #4]
   8137c:	4a0d      	ldr	r2, [pc, #52]	; (813b4 <Reset_Handler+0x9c>)
   8137e:	4293      	cmp	r3, r2
   81380:	d805      	bhi.n	8138e <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   81382:	4a0b      	ldr	r2, [pc, #44]	; (813b0 <Reset_Handler+0x98>)
   81384:	4b0a      	ldr	r3, [pc, #40]	; (813b0 <Reset_Handler+0x98>)
   81386:	689b      	ldr	r3, [r3, #8]
   81388:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   8138c:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8138e:	4b0a      	ldr	r3, [pc, #40]	; (813b8 <Reset_Handler+0xa0>)
   81390:	4798      	blx	r3

	/* Branch to main function */
	main();
   81392:	4b0a      	ldr	r3, [pc, #40]	; (813bc <Reset_Handler+0xa4>)
   81394:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   81396:	e7fe      	b.n	81396 <Reset_Handler+0x7e>
   81398:	00082a48 	.word	0x00082a48
   8139c:	20070000 	.word	0x20070000
   813a0:	200705bc 	.word	0x200705bc
   813a4:	200705bc 	.word	0x200705bc
   813a8:	2007061c 	.word	0x2007061c
   813ac:	00080000 	.word	0x00080000
   813b0:	e000ed00 	.word	0xe000ed00
   813b4:	200fffff 	.word	0x200fffff
   813b8:	000828b1 	.word	0x000828b1
   813bc:	00081a11 	.word	0x00081a11

000813c0 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   813c0:	b480      	push	{r7}
   813c2:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   813c4:	4b57      	ldr	r3, [pc, #348]	; (81524 <SystemCoreClockUpdate+0x164>)
   813c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   813c8:	f003 0303 	and.w	r3, r3, #3
   813cc:	2b03      	cmp	r3, #3
   813ce:	f200 808a 	bhi.w	814e6 <SystemCoreClockUpdate+0x126>
   813d2:	a201      	add	r2, pc, #4	; (adr r2, 813d8 <SystemCoreClockUpdate+0x18>)
   813d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   813d8:	000813e9 	.word	0x000813e9
   813dc:	00081409 	.word	0x00081409
   813e0:	00081459 	.word	0x00081459
   813e4:	00081459 	.word	0x00081459
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   813e8:	4b4f      	ldr	r3, [pc, #316]	; (81528 <SystemCoreClockUpdate+0x168>)
   813ea:	695b      	ldr	r3, [r3, #20]
   813ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
   813f0:	2b00      	cmp	r3, #0
   813f2:	d004      	beq.n	813fe <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   813f4:	4b4d      	ldr	r3, [pc, #308]	; (8152c <SystemCoreClockUpdate+0x16c>)
   813f6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   813fa:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   813fc:	e073      	b.n	814e6 <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   813fe:	4b4b      	ldr	r3, [pc, #300]	; (8152c <SystemCoreClockUpdate+0x16c>)
   81400:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   81404:	601a      	str	r2, [r3, #0]
		break;
   81406:	e06e      	b.n	814e6 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81408:	4b46      	ldr	r3, [pc, #280]	; (81524 <SystemCoreClockUpdate+0x164>)
   8140a:	6a1b      	ldr	r3, [r3, #32]
   8140c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   81410:	2b00      	cmp	r3, #0
   81412:	d003      	beq.n	8141c <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81414:	4b45      	ldr	r3, [pc, #276]	; (8152c <SystemCoreClockUpdate+0x16c>)
   81416:	4a46      	ldr	r2, [pc, #280]	; (81530 <SystemCoreClockUpdate+0x170>)
   81418:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		break;
   8141a:	e064      	b.n	814e6 <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8141c:	4b43      	ldr	r3, [pc, #268]	; (8152c <SystemCoreClockUpdate+0x16c>)
   8141e:	4a45      	ldr	r2, [pc, #276]	; (81534 <SystemCoreClockUpdate+0x174>)
   81420:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81422:	4b40      	ldr	r3, [pc, #256]	; (81524 <SystemCoreClockUpdate+0x164>)
   81424:	6a1b      	ldr	r3, [r3, #32]
   81426:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8142a:	2b10      	cmp	r3, #16
   8142c:	d004      	beq.n	81438 <SystemCoreClockUpdate+0x78>
   8142e:	2b20      	cmp	r3, #32
   81430:	d008      	beq.n	81444 <SystemCoreClockUpdate+0x84>
   81432:	2b00      	cmp	r3, #0
   81434:	d00e      	beq.n	81454 <SystemCoreClockUpdate+0x94>
				break;
   81436:	e00e      	b.n	81456 <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 2U;
   81438:	4b3c      	ldr	r3, [pc, #240]	; (8152c <SystemCoreClockUpdate+0x16c>)
   8143a:	681b      	ldr	r3, [r3, #0]
   8143c:	005b      	lsls	r3, r3, #1
   8143e:	4a3b      	ldr	r2, [pc, #236]	; (8152c <SystemCoreClockUpdate+0x16c>)
   81440:	6013      	str	r3, [r2, #0]
				break;
   81442:	e008      	b.n	81456 <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 3U;
   81444:	4b39      	ldr	r3, [pc, #228]	; (8152c <SystemCoreClockUpdate+0x16c>)
   81446:	681a      	ldr	r2, [r3, #0]
   81448:	4613      	mov	r3, r2
   8144a:	005b      	lsls	r3, r3, #1
   8144c:	4413      	add	r3, r2
   8144e:	4a37      	ldr	r2, [pc, #220]	; (8152c <SystemCoreClockUpdate+0x16c>)
   81450:	6013      	str	r3, [r2, #0]
				break;
   81452:	e000      	b.n	81456 <SystemCoreClockUpdate+0x96>
				break;
   81454:	bf00      	nop
		break;
   81456:	e046      	b.n	814e6 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81458:	4b32      	ldr	r3, [pc, #200]	; (81524 <SystemCoreClockUpdate+0x164>)
   8145a:	6a1b      	ldr	r3, [r3, #32]
   8145c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   81460:	2b00      	cmp	r3, #0
   81462:	d003      	beq.n	8146c <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81464:	4b31      	ldr	r3, [pc, #196]	; (8152c <SystemCoreClockUpdate+0x16c>)
   81466:	4a32      	ldr	r2, [pc, #200]	; (81530 <SystemCoreClockUpdate+0x170>)
   81468:	601a      	str	r2, [r3, #0]
   8146a:	e01c      	b.n	814a6 <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8146c:	4b2f      	ldr	r3, [pc, #188]	; (8152c <SystemCoreClockUpdate+0x16c>)
   8146e:	4a31      	ldr	r2, [pc, #196]	; (81534 <SystemCoreClockUpdate+0x174>)
   81470:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81472:	4b2c      	ldr	r3, [pc, #176]	; (81524 <SystemCoreClockUpdate+0x164>)
   81474:	6a1b      	ldr	r3, [r3, #32]
   81476:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8147a:	2b10      	cmp	r3, #16
   8147c:	d004      	beq.n	81488 <SystemCoreClockUpdate+0xc8>
   8147e:	2b20      	cmp	r3, #32
   81480:	d008      	beq.n	81494 <SystemCoreClockUpdate+0xd4>
   81482:	2b00      	cmp	r3, #0
   81484:	d00e      	beq.n	814a4 <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   81486:	e00e      	b.n	814a6 <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 2U;
   81488:	4b28      	ldr	r3, [pc, #160]	; (8152c <SystemCoreClockUpdate+0x16c>)
   8148a:	681b      	ldr	r3, [r3, #0]
   8148c:	005b      	lsls	r3, r3, #1
   8148e:	4a27      	ldr	r2, [pc, #156]	; (8152c <SystemCoreClockUpdate+0x16c>)
   81490:	6013      	str	r3, [r2, #0]
				break;
   81492:	e008      	b.n	814a6 <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 3U;
   81494:	4b25      	ldr	r3, [pc, #148]	; (8152c <SystemCoreClockUpdate+0x16c>)
   81496:	681a      	ldr	r2, [r3, #0]
   81498:	4613      	mov	r3, r2
   8149a:	005b      	lsls	r3, r3, #1
   8149c:	4413      	add	r3, r2
   8149e:	4a23      	ldr	r2, [pc, #140]	; (8152c <SystemCoreClockUpdate+0x16c>)
   814a0:	6013      	str	r3, [r2, #0]
				break;
   814a2:	e000      	b.n	814a6 <SystemCoreClockUpdate+0xe6>
				break;
   814a4:	bf00      	nop
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   814a6:	4b1f      	ldr	r3, [pc, #124]	; (81524 <SystemCoreClockUpdate+0x164>)
   814a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   814aa:	f003 0303 	and.w	r3, r3, #3
   814ae:	2b02      	cmp	r3, #2
   814b0:	d115      	bne.n	814de <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   814b2:	4b1c      	ldr	r3, [pc, #112]	; (81524 <SystemCoreClockUpdate+0x164>)
   814b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   814b6:	0c1b      	lsrs	r3, r3, #16
   814b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
				                            CKGR_PLLAR_MULA_Pos) + 1U);
   814bc:	3301      	adds	r3, #1
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   814be:	4a1b      	ldr	r2, [pc, #108]	; (8152c <SystemCoreClockUpdate+0x16c>)
   814c0:	6812      	ldr	r2, [r2, #0]
   814c2:	fb02 f303 	mul.w	r3, r2, r3
   814c6:	4a19      	ldr	r2, [pc, #100]	; (8152c <SystemCoreClockUpdate+0x16c>)
   814c8:	6013      	str	r3, [r2, #0]
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   814ca:	4b16      	ldr	r3, [pc, #88]	; (81524 <SystemCoreClockUpdate+0x164>)
   814cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   814ce:	b2db      	uxtb	r3, r3
   814d0:	4a16      	ldr	r2, [pc, #88]	; (8152c <SystemCoreClockUpdate+0x16c>)
   814d2:	6812      	ldr	r2, [r2, #0]
   814d4:	fbb2 f3f3 	udiv	r3, r2, r3
   814d8:	4a14      	ldr	r2, [pc, #80]	; (8152c <SystemCoreClockUpdate+0x16c>)
   814da:	6013      	str	r3, [r2, #0]
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   814dc:	e002      	b.n	814e4 <SystemCoreClockUpdate+0x124>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   814de:	4b13      	ldr	r3, [pc, #76]	; (8152c <SystemCoreClockUpdate+0x16c>)
   814e0:	4a15      	ldr	r2, [pc, #84]	; (81538 <SystemCoreClockUpdate+0x178>)
   814e2:	601a      	str	r2, [r3, #0]
		break;
   814e4:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   814e6:	4b0f      	ldr	r3, [pc, #60]	; (81524 <SystemCoreClockUpdate+0x164>)
   814e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   814ea:	f003 0370 	and.w	r3, r3, #112	; 0x70
   814ee:	2b70      	cmp	r3, #112	; 0x70
   814f0:	d108      	bne.n	81504 <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   814f2:	4b0e      	ldr	r3, [pc, #56]	; (8152c <SystemCoreClockUpdate+0x16c>)
   814f4:	681b      	ldr	r3, [r3, #0]
   814f6:	4a11      	ldr	r2, [pc, #68]	; (8153c <SystemCoreClockUpdate+0x17c>)
   814f8:	fba2 2303 	umull	r2, r3, r2, r3
   814fc:	085b      	lsrs	r3, r3, #1
   814fe:	4a0b      	ldr	r2, [pc, #44]	; (8152c <SystemCoreClockUpdate+0x16c>)
   81500:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
			                          PMC_MCKR_PRES_Pos);
	}
}
   81502:	e00a      	b.n	8151a <SystemCoreClockUpdate+0x15a>
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81504:	4b07      	ldr	r3, [pc, #28]	; (81524 <SystemCoreClockUpdate+0x164>)
   81506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81508:	091b      	lsrs	r3, r3, #4
   8150a:	f003 0307 	and.w	r3, r3, #7
   8150e:	4a07      	ldr	r2, [pc, #28]	; (8152c <SystemCoreClockUpdate+0x16c>)
   81510:	6812      	ldr	r2, [r2, #0]
   81512:	fa22 f303 	lsr.w	r3, r2, r3
   81516:	4a05      	ldr	r2, [pc, #20]	; (8152c <SystemCoreClockUpdate+0x16c>)
   81518:	6013      	str	r3, [r2, #0]
}
   8151a:	bf00      	nop
   8151c:	46bd      	mov	sp, r7
   8151e:	bc80      	pop	{r7}
   81520:	4770      	bx	lr
   81522:	bf00      	nop
   81524:	400e0600 	.word	0x400e0600
   81528:	400e1a10 	.word	0x400e1a10
   8152c:	2007018c 	.word	0x2007018c
   81530:	00b71b00 	.word	0x00b71b00
   81534:	003d0900 	.word	0x003d0900
   81538:	0e4e1c00 	.word	0x0e4e1c00
   8153c:	aaaaaaab 	.word	0xaaaaaaab

00081540 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   81540:	b480      	push	{r7}
   81542:	b083      	sub	sp, #12
   81544:	af00      	add	r7, sp, #0
   81546:	4603      	mov	r3, r0
   81548:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8154a:	4908      	ldr	r1, [pc, #32]	; (8156c <NVIC_EnableIRQ+0x2c>)
   8154c:	f997 3007 	ldrsb.w	r3, [r7, #7]
   81550:	095b      	lsrs	r3, r3, #5
   81552:	79fa      	ldrb	r2, [r7, #7]
   81554:	f002 021f 	and.w	r2, r2, #31
   81558:	2001      	movs	r0, #1
   8155a:	fa00 f202 	lsl.w	r2, r0, r2
   8155e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   81562:	bf00      	nop
   81564:	370c      	adds	r7, #12
   81566:	46bd      	mov	sp, r7
   81568:	bc80      	pop	{r7}
   8156a:	4770      	bx	lr
   8156c:	e000e100 	.word	0xe000e100

00081570 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
   81570:	b480      	push	{r7}
   81572:	b083      	sub	sp, #12
   81574:	af00      	add	r7, sp, #0
   81576:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
   81578:	687b      	ldr	r3, [r7, #4]
   8157a:	2280      	movs	r2, #128	; 0x80
   8157c:	601a      	str	r2, [r3, #0]
}
   8157e:	bf00      	nop
   81580:	370c      	adds	r7, #12
   81582:	46bd      	mov	sp, r7
   81584:	bc80      	pop	{r7}
   81586:	4770      	bx	lr

00081588 <spi_enable>:
 * \brief Enable SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
   81588:	b480      	push	{r7}
   8158a:	b083      	sub	sp, #12
   8158c:	af00      	add	r7, sp, #0
   8158e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
   81590:	687b      	ldr	r3, [r7, #4]
   81592:	2201      	movs	r2, #1
   81594:	601a      	str	r2, [r3, #0]
}
   81596:	bf00      	nop
   81598:	370c      	adds	r7, #12
   8159a:	46bd      	mov	sp, r7
   8159c:	bc80      	pop	{r7}
   8159e:	4770      	bx	lr

000815a0 <spi_disable>:
 * should check TX_EMPTY before disabling SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
   815a0:	b480      	push	{r7}
   815a2:	b083      	sub	sp, #12
   815a4:	af00      	add	r7, sp, #0
   815a6:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
   815a8:	687b      	ldr	r3, [r7, #4]
   815aa:	2202      	movs	r2, #2
   815ac:	601a      	str	r2, [r3, #0]
}
   815ae:	bf00      	nop
   815b0:	370c      	adds	r7, #12
   815b2:	46bd      	mov	sp, r7
   815b4:	bc80      	pop	{r7}
   815b6:	4770      	bx	lr

000815b8 <spi_set_slave_mode>:
 * \brief Set SPI to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_slave_mode(Spi *p_spi)
{
   815b8:	b480      	push	{r7}
   815ba:	b083      	sub	sp, #12
   815bc:	af00      	add	r7, sp, #0
   815be:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_MSTR);
   815c0:	687b      	ldr	r3, [r7, #4]
   815c2:	685b      	ldr	r3, [r3, #4]
   815c4:	f023 0201 	bic.w	r2, r3, #1
   815c8:	687b      	ldr	r3, [r7, #4]
   815ca:	605a      	str	r2, [r3, #4]
}
   815cc:	bf00      	nop
   815ce:	370c      	adds	r7, #12
   815d0:	46bd      	mov	sp, r7
   815d2:	bc80      	pop	{r7}
   815d4:	4770      	bx	lr

000815d6 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
   815d6:	b480      	push	{r7}
   815d8:	b083      	sub	sp, #12
   815da:	af00      	add	r7, sp, #0
   815dc:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
   815de:	687b      	ldr	r3, [r7, #4]
   815e0:	685b      	ldr	r3, [r3, #4]
   815e2:	f043 0210 	orr.w	r2, r3, #16
   815e6:	687b      	ldr	r3, [r7, #4]
   815e8:	605a      	str	r2, [r3, #4]
}
   815ea:	bf00      	nop
   815ec:	370c      	adds	r7, #12
   815ee:	46bd      	mov	sp, r7
   815f0:	bc80      	pop	{r7}
   815f2:	4770      	bx	lr

000815f4 <spi_init>:

static Bool received_data = 0;
uint8_t sens_buf[sizeof(mts)];

void spi_init(void)
{
   815f4:	b580      	push	{r7, lr}
   815f6:	af00      	add	r7, sp, #0
    configure_dmac();
   815f8:	4b02      	ldr	r3, [pc, #8]	; (81604 <spi_init+0x10>)
   815fa:	4798      	blx	r3
    spi_slave_initialize();
   815fc:	4b02      	ldr	r3, [pc, #8]	; (81608 <spi_init+0x14>)
   815fe:	4798      	blx	r3
}
   81600:	bf00      	nop
   81602:	bd80      	pop	{r7, pc}
   81604:	00081759 	.word	0x00081759
   81608:	000816a5 	.word	0x000816a5

0008160c <spi_slave_transfer>:

void spi_slave_transfer(void *p_buf, uint32_t ul_size)
{
   8160c:	b580      	push	{r7, lr}
   8160e:	b088      	sub	sp, #32
   81610:	af00      	add	r7, sp, #0
   81612:	6078      	str	r0, [r7, #4]
   81614:	6039      	str	r1, [r7, #0]
    dma_transfer_descriptor_t dmac_trans;

    dmac_channel_disable(DMAC, 1);
   81616:	2101      	movs	r1, #1
   81618:	481a      	ldr	r0, [pc, #104]	; (81684 <spi_slave_transfer+0x78>)
   8161a:	4b1b      	ldr	r3, [pc, #108]	; (81688 <spi_slave_transfer+0x7c>)
   8161c:	4798      	blx	r3
    dmac_trans.ul_source_addr = (uint32_t) p_buf;
   8161e:	687b      	ldr	r3, [r7, #4]
   81620:	60fb      	str	r3, [r7, #12]
    dmac_trans.ul_destination_addr = (uint32_t) & SPI0->SPI_TDR;
   81622:	4b1a      	ldr	r3, [pc, #104]	; (8168c <spi_slave_transfer+0x80>)
   81624:	613b      	str	r3, [r7, #16]
    dmac_trans.ul_ctrlA = ul_size | DMAC_CTRLA_SRC_WIDTH_BYTE | DMAC_CTRLA_DST_WIDTH_BYTE;
   81626:	683b      	ldr	r3, [r7, #0]
   81628:	617b      	str	r3, [r7, #20]
    dmac_trans.ul_ctrlB = DMAC_CTRLB_SRC_DSCR | DMAC_CTRLB_DST_DSCR | DMAC_CTRLB_FC_MEM2PER_DMA_FC | DMAC_CTRLB_SRC_INCR_INCREMENTING | DMAC_CTRLB_DST_INCR_FIXED;
   8162a:	4b19      	ldr	r3, [pc, #100]	; (81690 <spi_slave_transfer+0x84>)
   8162c:	61bb      	str	r3, [r7, #24]
    dmac_trans.ul_descriptor_addr = 0;
   8162e:	2300      	movs	r3, #0
   81630:	61fb      	str	r3, [r7, #28]
    dmac_channel_single_buf_transfer_init(DMAC, 1, &dmac_trans);
   81632:	f107 030c 	add.w	r3, r7, #12
   81636:	461a      	mov	r2, r3
   81638:	2101      	movs	r1, #1
   8163a:	4812      	ldr	r0, [pc, #72]	; (81684 <spi_slave_transfer+0x78>)
   8163c:	4b15      	ldr	r3, [pc, #84]	; (81694 <spi_slave_transfer+0x88>)
   8163e:	4798      	blx	r3
    dmac_channel_enable(DMAC, 1);
   81640:	2101      	movs	r1, #1
   81642:	4810      	ldr	r0, [pc, #64]	; (81684 <spi_slave_transfer+0x78>)
   81644:	4b14      	ldr	r3, [pc, #80]	; (81698 <spi_slave_transfer+0x8c>)
   81646:	4798      	blx	r3

    dmac_channel_disable(DMAC, 0);
   81648:	2100      	movs	r1, #0
   8164a:	480e      	ldr	r0, [pc, #56]	; (81684 <spi_slave_transfer+0x78>)
   8164c:	4b0e      	ldr	r3, [pc, #56]	; (81688 <spi_slave_transfer+0x7c>)
   8164e:	4798      	blx	r3
    dmac_trans.ul_source_addr = (uint32_t) & SPI0->SPI_RDR;
   81650:	4b12      	ldr	r3, [pc, #72]	; (8169c <spi_slave_transfer+0x90>)
   81652:	60fb      	str	r3, [r7, #12]
    dmac_trans.ul_destination_addr = (uint32_t) p_buf;
   81654:	687b      	ldr	r3, [r7, #4]
   81656:	613b      	str	r3, [r7, #16]
    dmac_trans.ul_ctrlA = ul_size | DMAC_CTRLA_SRC_WIDTH_BYTE | DMAC_CTRLA_DST_WIDTH_BYTE;
   81658:	683b      	ldr	r3, [r7, #0]
   8165a:	617b      	str	r3, [r7, #20]
    dmac_trans.ul_ctrlB = DMAC_CTRLB_SRC_DSCR | DMAC_CTRLB_DST_DSCR | DMAC_CTRLB_FC_PER2MEM_DMA_FC | DMAC_CTRLB_SRC_INCR_FIXED | DMAC_CTRLB_DST_INCR_INCREMENTING;
   8165c:	4b10      	ldr	r3, [pc, #64]	; (816a0 <spi_slave_transfer+0x94>)
   8165e:	61bb      	str	r3, [r7, #24]
    dmac_trans.ul_descriptor_addr = 0;
   81660:	2300      	movs	r3, #0
   81662:	61fb      	str	r3, [r7, #28]
    dmac_channel_single_buf_transfer_init(DMAC, 0, (dma_transfer_descriptor_t *) & dmac_trans);
   81664:	f107 030c 	add.w	r3, r7, #12
   81668:	461a      	mov	r2, r3
   8166a:	2100      	movs	r1, #0
   8166c:	4805      	ldr	r0, [pc, #20]	; (81684 <spi_slave_transfer+0x78>)
   8166e:	4b09      	ldr	r3, [pc, #36]	; (81694 <spi_slave_transfer+0x88>)
   81670:	4798      	blx	r3
    dmac_channel_enable(DMAC, 0);
   81672:	2100      	movs	r1, #0
   81674:	4803      	ldr	r0, [pc, #12]	; (81684 <spi_slave_transfer+0x78>)
   81676:	4b08      	ldr	r3, [pc, #32]	; (81698 <spi_slave_transfer+0x8c>)
   81678:	4798      	blx	r3
}
   8167a:	bf00      	nop
   8167c:	3720      	adds	r7, #32
   8167e:	46bd      	mov	sp, r7
   81680:	bd80      	pop	{r7, pc}
   81682:	bf00      	nop
   81684:	400c4000 	.word	0x400c4000
   81688:	000806af 	.word	0x000806af
   8168c:	4000800c 	.word	0x4000800c
   81690:	20310000 	.word	0x20310000
   81694:	000807c9 	.word	0x000807c9
   81698:	00080691 	.word	0x00080691
   8169c:	40008008 	.word	0x40008008
   816a0:	02510000 	.word	0x02510000

000816a4 <spi_slave_initialize>:

void spi_slave_initialize(void)
{
   816a4:	b580      	push	{r7, lr}
   816a6:	af00      	add	r7, sp, #0
    dmac_channel_disable(DMAC, 1);
   816a8:	2101      	movs	r1, #1
   816aa:	481b      	ldr	r0, [pc, #108]	; (81718 <spi_slave_initialize+0x74>)
   816ac:	4b1b      	ldr	r3, [pc, #108]	; (8171c <spi_slave_initialize+0x78>)
   816ae:	4798      	blx	r3
    dmac_channel_disable(DMAC, 0);
   816b0:	2100      	movs	r1, #0
   816b2:	4819      	ldr	r0, [pc, #100]	; (81718 <spi_slave_initialize+0x74>)
   816b4:	4b19      	ldr	r3, [pc, #100]	; (8171c <spi_slave_initialize+0x78>)
   816b6:	4798      	blx	r3
    pmc_enable_periph_clk(ID_SPI0);
   816b8:	2018      	movs	r0, #24
   816ba:	4b19      	ldr	r3, [pc, #100]	; (81720 <spi_slave_initialize+0x7c>)
   816bc:	4798      	blx	r3
    spi_disable(SPI0);
   816be:	4819      	ldr	r0, [pc, #100]	; (81724 <spi_slave_initialize+0x80>)
   816c0:	4b19      	ldr	r3, [pc, #100]	; (81728 <spi_slave_initialize+0x84>)
   816c2:	4798      	blx	r3
    spi_reset(SPI0);
   816c4:	4817      	ldr	r0, [pc, #92]	; (81724 <spi_slave_initialize+0x80>)
   816c6:	4b19      	ldr	r3, [pc, #100]	; (8172c <spi_slave_initialize+0x88>)
   816c8:	4798      	blx	r3
    spi_set_slave_mode(SPI0);
   816ca:	4816      	ldr	r0, [pc, #88]	; (81724 <spi_slave_initialize+0x80>)
   816cc:	4b18      	ldr	r3, [pc, #96]	; (81730 <spi_slave_initialize+0x8c>)
   816ce:	4798      	blx	r3
    spi_disable_mode_fault_detect(SPI0);
   816d0:	4814      	ldr	r0, [pc, #80]	; (81724 <spi_slave_initialize+0x80>)
   816d2:	4b18      	ldr	r3, [pc, #96]	; (81734 <spi_slave_initialize+0x90>)
   816d4:	4798      	blx	r3
    spi_set_peripheral_chip_select_value(SPI0, spi_get_pcs(0));
   816d6:	210e      	movs	r1, #14
   816d8:	4812      	ldr	r0, [pc, #72]	; (81724 <spi_slave_initialize+0x80>)
   816da:	4b17      	ldr	r3, [pc, #92]	; (81738 <spi_slave_initialize+0x94>)
   816dc:	4798      	blx	r3
    spi_set_clock_polarity(SPI0, 0, 0);
   816de:	2200      	movs	r2, #0
   816e0:	2100      	movs	r1, #0
   816e2:	4810      	ldr	r0, [pc, #64]	; (81724 <spi_slave_initialize+0x80>)
   816e4:	4b15      	ldr	r3, [pc, #84]	; (8173c <spi_slave_initialize+0x98>)
   816e6:	4798      	blx	r3
    spi_set_clock_phase(SPI0, 0, 1);
   816e8:	2201      	movs	r2, #1
   816ea:	2100      	movs	r1, #0
   816ec:	480d      	ldr	r0, [pc, #52]	; (81724 <spi_slave_initialize+0x80>)
   816ee:	4b14      	ldr	r3, [pc, #80]	; (81740 <spi_slave_initialize+0x9c>)
   816f0:	4798      	blx	r3
    spi_set_bits_per_transfer(SPI0, 0, SPI_CSR_BITS_8_BIT);
   816f2:	2200      	movs	r2, #0
   816f4:	2100      	movs	r1, #0
   816f6:	480b      	ldr	r0, [pc, #44]	; (81724 <spi_slave_initialize+0x80>)
   816f8:	4b12      	ldr	r3, [pc, #72]	; (81744 <spi_slave_initialize+0xa0>)
   816fa:	4798      	blx	r3
    spi_enable(SPI0);
   816fc:	4809      	ldr	r0, [pc, #36]	; (81724 <spi_slave_initialize+0x80>)
   816fe:	4b12      	ldr	r3, [pc, #72]	; (81748 <spi_slave_initialize+0xa4>)
   81700:	4798      	blx	r3

    /* Start waiting command. */
    memcpy(&sens_buf, &stm, sizeof(stm));
   81702:	4b12      	ldr	r3, [pc, #72]	; (8174c <spi_slave_initialize+0xa8>)
   81704:	881b      	ldrh	r3, [r3, #0]
   81706:	b29b      	uxth	r3, r3
   81708:	4a11      	ldr	r2, [pc, #68]	; (81750 <spi_slave_initialize+0xac>)
   8170a:	8013      	strh	r3, [r2, #0]
    spi_slave_transfer(&sens_buf, sizeof(sens_buf));
   8170c:	2102      	movs	r1, #2
   8170e:	4810      	ldr	r0, [pc, #64]	; (81750 <spi_slave_initialize+0xac>)
   81710:	4b10      	ldr	r3, [pc, #64]	; (81754 <spi_slave_initialize+0xb0>)
   81712:	4798      	blx	r3
}
   81714:	bf00      	nop
   81716:	bd80      	pop	{r7, pc}
   81718:	400c4000 	.word	0x400c4000
   8171c:	000806af 	.word	0x000806af
   81720:	00080dd9 	.word	0x00080dd9
   81724:	40008000 	.word	0x40008000
   81728:	000815a1 	.word	0x000815a1
   8172c:	00081571 	.word	0x00081571
   81730:	000815b9 	.word	0x000815b9
   81734:	000815d7 	.word	0x000815d7
   81738:	000804d1 	.word	0x000804d1
   8173c:	00080503 	.word	0x00080503
   81740:	00080551 	.word	0x00080551
   81744:	0008059f 	.word	0x0008059f
   81748:	00081589 	.word	0x00081589
   8174c:	200705f4 	.word	0x200705f4
   81750:	200705ec 	.word	0x200705ec
   81754:	0008160d 	.word	0x0008160d

00081758 <configure_dmac>:

void configure_dmac(void)
{
   81758:	b580      	push	{r7, lr}
   8175a:	b082      	sub	sp, #8
   8175c:	af00      	add	r7, sp, #0
    uint32_t ul_cfg;

    /* Initialize and enable DMA controller. */
    pmc_enable_periph_clk(ID_DMAC);
   8175e:	2027      	movs	r0, #39	; 0x27
   81760:	4b18      	ldr	r3, [pc, #96]	; (817c4 <configure_dmac+0x6c>)
   81762:	4798      	blx	r3
    dmac_init(DMAC);
   81764:	4818      	ldr	r0, [pc, #96]	; (817c8 <configure_dmac+0x70>)
   81766:	4b19      	ldr	r3, [pc, #100]	; (817cc <configure_dmac+0x74>)
   81768:	4798      	blx	r3
    dmac_set_priority_mode(DMAC, DMAC_PRIORITY_ROUND_ROBIN);
   8176a:	2110      	movs	r1, #16
   8176c:	4816      	ldr	r0, [pc, #88]	; (817c8 <configure_dmac+0x70>)
   8176e:	4b18      	ldr	r3, [pc, #96]	; (817d0 <configure_dmac+0x78>)
   81770:	4798      	blx	r3
    dmac_enable(DMAC);
   81772:	4815      	ldr	r0, [pc, #84]	; (817c8 <configure_dmac+0x70>)
   81774:	4b17      	ldr	r3, [pc, #92]	; (817d4 <configure_dmac+0x7c>)
   81776:	4798      	blx	r3

    /* Configure DMA RX channel. */
    ul_cfg = 0;
   81778:	2300      	movs	r3, #0
   8177a:	607b      	str	r3, [r7, #4]
    ul_cfg |= DMAC_CFG_SRC_PER(2) |
   8177c:	687b      	ldr	r3, [r7, #4]
   8177e:	f443 3381 	orr.w	r3, r3, #66048	; 0x10200
   81782:	f043 0302 	orr.w	r3, r3, #2
   81786:	607b      	str	r3, [r7, #4]
    DMAC_CFG_SRC_H2SEL |
    DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
    dmac_channel_set_configuration(DMAC, 0, ul_cfg);
   81788:	687a      	ldr	r2, [r7, #4]
   8178a:	2100      	movs	r1, #0
   8178c:	480e      	ldr	r0, [pc, #56]	; (817c8 <configure_dmac+0x70>)
   8178e:	4b12      	ldr	r3, [pc, #72]	; (817d8 <configure_dmac+0x80>)
   81790:	4798      	blx	r3

    /* Configure DMA TX channel. */
    ul_cfg = 0;
   81792:	2300      	movs	r3, #0
   81794:	607b      	str	r3, [r7, #4]
    ul_cfg |= DMAC_CFG_DST_PER(1) |
   81796:	687b      	ldr	r3, [r7, #4]
   81798:	f443 3390 	orr.w	r3, r3, #73728	; 0x12000
   8179c:	f043 0310 	orr.w	r3, r3, #16
   817a0:	607b      	str	r3, [r7, #4]
    DMAC_CFG_DST_H2SEL |
    DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
    dmac_channel_set_configuration(DMAC, 1, ul_cfg);
   817a2:	687a      	ldr	r2, [r7, #4]
   817a4:	2101      	movs	r1, #1
   817a6:	4808      	ldr	r0, [pc, #32]	; (817c8 <configure_dmac+0x70>)
   817a8:	4b0b      	ldr	r3, [pc, #44]	; (817d8 <configure_dmac+0x80>)
   817aa:	4798      	blx	r3

    /* Enable receive channel interrupt for DMAC. */
    NVIC_EnableIRQ(DMAC_IRQn);
   817ac:	2027      	movs	r0, #39	; 0x27
   817ae:	4b0b      	ldr	r3, [pc, #44]	; (817dc <configure_dmac+0x84>)
   817b0:	4798      	blx	r3
    dmac_enable_interrupt(DMAC, (1 << 0));
   817b2:	2101      	movs	r1, #1
   817b4:	4804      	ldr	r0, [pc, #16]	; (817c8 <configure_dmac+0x70>)
   817b6:	4b0a      	ldr	r3, [pc, #40]	; (817e0 <configure_dmac+0x88>)
   817b8:	4798      	blx	r3
}
   817ba:	bf00      	nop
   817bc:	3708      	adds	r7, #8
   817be:	46bd      	mov	sp, r7
   817c0:	bd80      	pop	{r7, pc}
   817c2:	bf00      	nop
   817c4:	00080dd9 	.word	0x00080dd9
   817c8:	400c4000 	.word	0x400c4000
   817cc:	000805e9 	.word	0x000805e9
   817d0:	00080605 	.word	0x00080605
   817d4:	0008062b 	.word	0x0008062b
   817d8:	0008079f 	.word	0x0008079f
   817dc:	00081541 	.word	0x00081541
   817e0:	00080661 	.word	0x00080661

000817e4 <DMAC_Handler>:

void DMAC_Handler(void)
{
   817e4:	b580      	push	{r7, lr}
   817e6:	af00      	add	r7, sp, #0
    static uint32_t ul_status;

    ul_status = dmac_get_status(DMAC);
   817e8:	480a      	ldr	r0, [pc, #40]	; (81814 <DMAC_Handler+0x30>)
   817ea:	4b0b      	ldr	r3, [pc, #44]	; (81818 <DMAC_Handler+0x34>)
   817ec:	4798      	blx	r3
   817ee:	4602      	mov	r2, r0
   817f0:	4b0a      	ldr	r3, [pc, #40]	; (8181c <DMAC_Handler+0x38>)
   817f2:	601a      	str	r2, [r3, #0]
    
    if (ul_status & 1)
   817f4:	4b09      	ldr	r3, [pc, #36]	; (8181c <DMAC_Handler+0x38>)
   817f6:	681b      	ldr	r3, [r3, #0]
   817f8:	f003 0301 	and.w	r3, r3, #1
   817fc:	2b00      	cmp	r3, #0
   817fe:	d007      	beq.n	81810 <DMAC_Handler+0x2c>
    {
        memcpy(&mts, &sens_buf, sizeof(mts));
   81800:	4b07      	ldr	r3, [pc, #28]	; (81820 <DMAC_Handler+0x3c>)
   81802:	881b      	ldrh	r3, [r3, #0]
   81804:	b29b      	uxth	r3, r3
   81806:	4a07      	ldr	r2, [pc, #28]	; (81824 <DMAC_Handler+0x40>)
   81808:	8013      	strh	r3, [r2, #0]
        received_data = true;
   8180a:	4b07      	ldr	r3, [pc, #28]	; (81828 <DMAC_Handler+0x44>)
   8180c:	2201      	movs	r2, #1
   8180e:	701a      	strb	r2, [r3, #0]
    }
}
   81810:	bf00      	nop
   81812:	bd80      	pop	{r7, pc}
   81814:	400c4000 	.word	0x400c4000
   81818:	0008067b 	.word	0x0008067b
   8181c:	200705e4 	.word	0x200705e4
   81820:	200705ec 	.word	0x200705ec
   81824:	200705f0 	.word	0x200705f0
   81828:	200705e2 	.word	0x200705e2

0008182c <PrepareValuesToSend>:

void PrepareValuesToSend(void)
{
   8182c:	b580      	push	{r7, lr}
   8182e:	af00      	add	r7, sp, #0
    if (received_data)
   81830:	4b08      	ldr	r3, [pc, #32]	; (81854 <PrepareValuesToSend+0x28>)
   81832:	781b      	ldrb	r3, [r3, #0]
   81834:	2b00      	cmp	r3, #0
   81836:	d00b      	beq.n	81850 <PrepareValuesToSend+0x24>
    {
        received_data = false;
   81838:	4b06      	ldr	r3, [pc, #24]	; (81854 <PrepareValuesToSend+0x28>)
   8183a:	2200      	movs	r2, #0
   8183c:	701a      	strb	r2, [r3, #0]
        memcpy(&sens_buf, &stm, sizeof(stm));
   8183e:	4b06      	ldr	r3, [pc, #24]	; (81858 <PrepareValuesToSend+0x2c>)
   81840:	881b      	ldrh	r3, [r3, #0]
   81842:	b29b      	uxth	r3, r3
   81844:	4a05      	ldr	r2, [pc, #20]	; (8185c <PrepareValuesToSend+0x30>)
   81846:	8013      	strh	r3, [r2, #0]
        spi_slave_transfer(&sens_buf, sizeof(sens_buf));
   81848:	2102      	movs	r1, #2
   8184a:	4804      	ldr	r0, [pc, #16]	; (8185c <PrepareValuesToSend+0x30>)
   8184c:	4b04      	ldr	r3, [pc, #16]	; (81860 <PrepareValuesToSend+0x34>)
   8184e:	4798      	blx	r3
    }
   81850:	bf00      	nop
   81852:	bd80      	pop	{r7, pc}
   81854:	200705e2 	.word	0x200705e2
   81858:	200705f4 	.word	0x200705f4
   8185c:	200705ec 	.word	0x200705ec
   81860:	0008160d 	.word	0x0008160d

00081864 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
   81864:	b480      	push	{r7}
   81866:	b083      	sub	sp, #12
   81868:	af00      	add	r7, sp, #0
   8186a:	4603      	mov	r3, r0
   8186c:	6039      	str	r1, [r7, #0]
   8186e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
   81870:	f997 3007 	ldrsb.w	r3, [r7, #7]
   81874:	2b00      	cmp	r3, #0
   81876:	da0b      	bge.n	81890 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   81878:	490d      	ldr	r1, [pc, #52]	; (818b0 <NVIC_SetPriority+0x4c>)
   8187a:	79fb      	ldrb	r3, [r7, #7]
   8187c:	f003 030f 	and.w	r3, r3, #15
   81880:	3b04      	subs	r3, #4
   81882:	683a      	ldr	r2, [r7, #0]
   81884:	b2d2      	uxtb	r2, r2
   81886:	0112      	lsls	r2, r2, #4
   81888:	b2d2      	uxtb	r2, r2
   8188a:	440b      	add	r3, r1
   8188c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
   8188e:	e009      	b.n	818a4 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   81890:	4908      	ldr	r1, [pc, #32]	; (818b4 <NVIC_SetPriority+0x50>)
   81892:	f997 3007 	ldrsb.w	r3, [r7, #7]
   81896:	683a      	ldr	r2, [r7, #0]
   81898:	b2d2      	uxtb	r2, r2
   8189a:	0112      	lsls	r2, r2, #4
   8189c:	b2d2      	uxtb	r2, r2
   8189e:	440b      	add	r3, r1
   818a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
   818a4:	bf00      	nop
   818a6:	370c      	adds	r7, #12
   818a8:	46bd      	mov	sp, r7
   818aa:	bc80      	pop	{r7}
   818ac:	4770      	bx	lr
   818ae:	bf00      	nop
   818b0:	e000ed00 	.word	0xe000ed00
   818b4:	e000e100 	.word	0xe000e100

000818b8 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
   818b8:	b580      	push	{r7, lr}
   818ba:	b082      	sub	sp, #8
   818bc:	af00      	add	r7, sp, #0
   818be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
   818c0:	687b      	ldr	r3, [r7, #4]
   818c2:	3b01      	subs	r3, #1
   818c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
   818c8:	d301      	bcc.n	818ce <SysTick_Config+0x16>
   818ca:	2301      	movs	r3, #1
   818cc:	e00f      	b.n	818ee <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
   818ce:	4a0a      	ldr	r2, [pc, #40]	; (818f8 <SysTick_Config+0x40>)
   818d0:	687b      	ldr	r3, [r7, #4]
   818d2:	3b01      	subs	r3, #1
   818d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
   818d6:	210f      	movs	r1, #15
   818d8:	f04f 30ff 	mov.w	r0, #4294967295
   818dc:	4b07      	ldr	r3, [pc, #28]	; (818fc <SysTick_Config+0x44>)
   818de:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
   818e0:	4b05      	ldr	r3, [pc, #20]	; (818f8 <SysTick_Config+0x40>)
   818e2:	2200      	movs	r2, #0
   818e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
   818e6:	4b04      	ldr	r3, [pc, #16]	; (818f8 <SysTick_Config+0x40>)
   818e8:	2207      	movs	r2, #7
   818ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
   818ec:	2300      	movs	r3, #0
}
   818ee:	4618      	mov	r0, r3
   818f0:	3708      	adds	r7, #8
   818f2:	46bd      	mov	sp, r7
   818f4:	bd80      	pop	{r7, pc}
   818f6:	bf00      	nop
   818f8:	e000e010 	.word	0xe000e010
   818fc:	00081865 	.word	0x00081865

00081900 <osc_get_rate>:
{
   81900:	b480      	push	{r7}
   81902:	b083      	sub	sp, #12
   81904:	af00      	add	r7, sp, #0
   81906:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   81908:	687b      	ldr	r3, [r7, #4]
   8190a:	2b07      	cmp	r3, #7
   8190c:	d825      	bhi.n	8195a <osc_get_rate+0x5a>
   8190e:	a201      	add	r2, pc, #4	; (adr r2, 81914 <osc_get_rate+0x14>)
   81910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81914:	00081935 	.word	0x00081935
   81918:	0008193b 	.word	0x0008193b
   8191c:	00081941 	.word	0x00081941
   81920:	00081947 	.word	0x00081947
   81924:	0008194b 	.word	0x0008194b
   81928:	0008194f 	.word	0x0008194f
   8192c:	00081953 	.word	0x00081953
   81930:	00081957 	.word	0x00081957
		return OSC_SLCK_32K_RC_HZ;
   81934:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   81938:	e010      	b.n	8195c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   8193a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8193e:	e00d      	b.n	8195c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   81940:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   81944:	e00a      	b.n	8195c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   81946:	4b08      	ldr	r3, [pc, #32]	; (81968 <osc_get_rate+0x68>)
   81948:	e008      	b.n	8195c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   8194a:	4b08      	ldr	r3, [pc, #32]	; (8196c <osc_get_rate+0x6c>)
   8194c:	e006      	b.n	8195c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   8194e:	4b08      	ldr	r3, [pc, #32]	; (81970 <osc_get_rate+0x70>)
   81950:	e004      	b.n	8195c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   81952:	4b07      	ldr	r3, [pc, #28]	; (81970 <osc_get_rate+0x70>)
   81954:	e002      	b.n	8195c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   81956:	4b06      	ldr	r3, [pc, #24]	; (81970 <osc_get_rate+0x70>)
   81958:	e000      	b.n	8195c <osc_get_rate+0x5c>
	return 0;
   8195a:	2300      	movs	r3, #0
}
   8195c:	4618      	mov	r0, r3
   8195e:	370c      	adds	r7, #12
   81960:	46bd      	mov	sp, r7
   81962:	bc80      	pop	{r7}
   81964:	4770      	bx	lr
   81966:	bf00      	nop
   81968:	003d0900 	.word	0x003d0900
   8196c:	007a1200 	.word	0x007a1200
   81970:	00b71b00 	.word	0x00b71b00

00081974 <sysclk_get_main_hz>:
{
   81974:	b580      	push	{r7, lr}
   81976:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   81978:	2006      	movs	r0, #6
   8197a:	4b04      	ldr	r3, [pc, #16]	; (8198c <sysclk_get_main_hz+0x18>)
   8197c:	4798      	blx	r3
   8197e:	4602      	mov	r2, r0
   81980:	4613      	mov	r3, r2
   81982:	00db      	lsls	r3, r3, #3
   81984:	1a9b      	subs	r3, r3, r2
   81986:	005b      	lsls	r3, r3, #1
}
   81988:	4618      	mov	r0, r3
   8198a:	bd80      	pop	{r7, pc}
   8198c:	00081901 	.word	0x00081901

00081990 <sysclk_get_cpu_hz>:
{
   81990:	b580      	push	{r7, lr}
   81992:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   81994:	4b02      	ldr	r3, [pc, #8]	; (819a0 <sysclk_get_cpu_hz+0x10>)
   81996:	4798      	blx	r3
   81998:	4603      	mov	r3, r0
   8199a:	085b      	lsrs	r3, r3, #1
}
   8199c:	4618      	mov	r0, r3
   8199e:	bd80      	pop	{r7, pc}
   819a0:	00081975 	.word	0x00081975

000819a4 <ioport_set_pin_level>:
{
   819a4:	b480      	push	{r7}
   819a6:	b08b      	sub	sp, #44	; 0x2c
   819a8:	af00      	add	r7, sp, #0
   819aa:	6078      	str	r0, [r7, #4]
   819ac:	460b      	mov	r3, r1
   819ae:	70fb      	strb	r3, [r7, #3]
   819b0:	687b      	ldr	r3, [r7, #4]
   819b2:	627b      	str	r3, [r7, #36]	; 0x24
   819b4:	78fb      	ldrb	r3, [r7, #3]
   819b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   819ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   819bc:	61fb      	str	r3, [r7, #28]
   819be:	69fb      	ldr	r3, [r7, #28]
   819c0:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   819c2:	69bb      	ldr	r3, [r7, #24]
   819c4:	095b      	lsrs	r3, r3, #5
   819c6:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   819c8:	697b      	ldr	r3, [r7, #20]
   819ca:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   819ce:	f203 7307 	addw	r3, r3, #1799	; 0x707
   819d2:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   819d4:	613b      	str	r3, [r7, #16]
	if (level) {
   819d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   819da:	2b00      	cmp	r3, #0
   819dc:	d009      	beq.n	819f2 <ioport_set_pin_level+0x4e>
   819de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   819e0:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   819e2:	68fb      	ldr	r3, [r7, #12]
   819e4:	f003 031f 	and.w	r3, r3, #31
   819e8:	2201      	movs	r2, #1
   819ea:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   819ec:	693b      	ldr	r3, [r7, #16]
   819ee:	631a      	str	r2, [r3, #48]	; 0x30
}
   819f0:	e008      	b.n	81a04 <ioport_set_pin_level+0x60>
   819f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   819f4:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   819f6:	68bb      	ldr	r3, [r7, #8]
   819f8:	f003 031f 	and.w	r3, r3, #31
   819fc:	2201      	movs	r2, #1
   819fe:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81a00:	693b      	ldr	r3, [r7, #16]
   81a02:	635a      	str	r2, [r3, #52]	; 0x34
   81a04:	bf00      	nop
   81a06:	372c      	adds	r7, #44	; 0x2c
   81a08:	46bd      	mov	sp, r7
   81a0a:	bc80      	pop	{r7}
   81a0c:	4770      	bx	lr
	...

00081a10 <main>:
#include "asf.h"
#include "comm.h"
#include "timing.h"

int main(void)
{
   81a10:	b580      	push	{r7, lr}
   81a12:	b082      	sub	sp, #8
   81a14:	af00      	add	r7, sp, #0
    sysclk_init();
   81a16:	4b3c      	ldr	r3, [pc, #240]	; (81b08 <main+0xf8>)
   81a18:	4798      	blx	r3
    board_init();
   81a1a:	4b3c      	ldr	r3, [pc, #240]	; (81b0c <main+0xfc>)
   81a1c:	4798      	blx	r3
    SysTick_Config(sysclk_get_cpu_hz() / 1000);
   81a1e:	4b3c      	ldr	r3, [pc, #240]	; (81b10 <main+0x100>)
   81a20:	4798      	blx	r3
   81a22:	4602      	mov	r2, r0
   81a24:	4b3b      	ldr	r3, [pc, #236]	; (81b14 <main+0x104>)
   81a26:	fba3 2302 	umull	r2, r3, r3, r2
   81a2a:	099b      	lsrs	r3, r3, #6
   81a2c:	4618      	mov	r0, r3
   81a2e:	4b3a      	ldr	r3, [pc, #232]	; (81b18 <main+0x108>)
   81a30:	4798      	blx	r3
    
    spi_init();
   81a32:	4b3a      	ldr	r3, [pc, #232]	; (81b1c <main+0x10c>)
   81a34:	4798      	blx	r3
    
    adc_start(ADC);
   81a36:	483a      	ldr	r0, [pc, #232]	; (81b20 <main+0x110>)
   81a38:	4b3a      	ldr	r3, [pc, #232]	; (81b24 <main+0x114>)
   81a3a:	4798      	blx	r3
    
    for(int i = 0; i< 3; i++)
   81a3c:	2300      	movs	r3, #0
   81a3e:	607b      	str	r3, [r7, #4]
   81a40:	e028      	b.n	81a94 <main+0x84>
    {
        ioport_set_pin_level(LED_ONBOARD, 1);
   81a42:	2101      	movs	r1, #1
   81a44:	2063      	movs	r0, #99	; 0x63
   81a46:	4b38      	ldr	r3, [pc, #224]	; (81b28 <main+0x118>)
   81a48:	4798      	blx	r3
        ioport_set_pin_level(LED_S1, 1);
   81a4a:	2101      	movs	r1, #1
   81a4c:	2062      	movs	r0, #98	; 0x62
   81a4e:	4b36      	ldr	r3, [pc, #216]	; (81b28 <main+0x118>)
   81a50:	4798      	blx	r3
        ioport_set_pin_level(LED_S2, 1);
   81a52:	2101      	movs	r1, #1
   81a54:	2061      	movs	r0, #97	; 0x61
   81a56:	4b34      	ldr	r3, [pc, #208]	; (81b28 <main+0x118>)
   81a58:	4798      	blx	r3
        ioport_set_pin_level(LED_S3, 1);
   81a5a:	2101      	movs	r1, #1
   81a5c:	2060      	movs	r0, #96	; 0x60
   81a5e:	4b32      	ldr	r3, [pc, #200]	; (81b28 <main+0x118>)
   81a60:	4798      	blx	r3
        mdelay(100);
   81a62:	2064      	movs	r0, #100	; 0x64
   81a64:	4b31      	ldr	r3, [pc, #196]	; (81b2c <main+0x11c>)
   81a66:	4798      	blx	r3
        ioport_set_pin_level(LED_ONBOARD, 0);
   81a68:	2100      	movs	r1, #0
   81a6a:	2063      	movs	r0, #99	; 0x63
   81a6c:	4b2e      	ldr	r3, [pc, #184]	; (81b28 <main+0x118>)
   81a6e:	4798      	blx	r3
        ioport_set_pin_level(LED_S1, 0);
   81a70:	2100      	movs	r1, #0
   81a72:	2062      	movs	r0, #98	; 0x62
   81a74:	4b2c      	ldr	r3, [pc, #176]	; (81b28 <main+0x118>)
   81a76:	4798      	blx	r3
        ioport_set_pin_level(LED_S2, 0);
   81a78:	2100      	movs	r1, #0
   81a7a:	2061      	movs	r0, #97	; 0x61
   81a7c:	4b2a      	ldr	r3, [pc, #168]	; (81b28 <main+0x118>)
   81a7e:	4798      	blx	r3
        ioport_set_pin_level(LED_S3, 0);
   81a80:	2100      	movs	r1, #0
   81a82:	2060      	movs	r0, #96	; 0x60
   81a84:	4b28      	ldr	r3, [pc, #160]	; (81b28 <main+0x118>)
   81a86:	4798      	blx	r3
        mdelay(100);
   81a88:	2064      	movs	r0, #100	; 0x64
   81a8a:	4b28      	ldr	r3, [pc, #160]	; (81b2c <main+0x11c>)
   81a8c:	4798      	blx	r3
    for(int i = 0; i< 3; i++)
   81a8e:	687b      	ldr	r3, [r7, #4]
   81a90:	3301      	adds	r3, #1
   81a92:	607b      	str	r3, [r7, #4]
   81a94:	687b      	ldr	r3, [r7, #4]
   81a96:	2b02      	cmp	r3, #2
   81a98:	ddd3      	ble.n	81a42 <main+0x32>
    }
    
    while (1)
    {
        update_battery();
   81a9a:	4b25      	ldr	r3, [pc, #148]	; (81b30 <main+0x120>)
   81a9c:	4798      	blx	r3
        
        if (mts.ibit.heartbeat)
   81a9e:	4b25      	ldr	r3, [pc, #148]	; (81b34 <main+0x124>)
   81aa0:	781b      	ldrb	r3, [r3, #0]
   81aa2:	f003 0301 	and.w	r3, r3, #1
   81aa6:	b2db      	uxtb	r3, r3
   81aa8:	2b00      	cmp	r3, #0
   81aaa:	d00d      	beq.n	81ac8 <main+0xb8>
        {
            ioport_set_pin_level(LED_ONBOARD, 1);
   81aac:	2101      	movs	r1, #1
   81aae:	2063      	movs	r0, #99	; 0x63
   81ab0:	4b1d      	ldr	r3, [pc, #116]	; (81b28 <main+0x118>)
   81ab2:	4798      	blx	r3
            ioport_set_pin_level(LED_S1, 1);
   81ab4:	2101      	movs	r1, #1
   81ab6:	2062      	movs	r0, #98	; 0x62
   81ab8:	4b1b      	ldr	r3, [pc, #108]	; (81b28 <main+0x118>)
   81aba:	4798      	blx	r3
            stm.ibit.heartbeat = 1;
   81abc:	4a1e      	ldr	r2, [pc, #120]	; (81b38 <main+0x128>)
   81abe:	7813      	ldrb	r3, [r2, #0]
   81ac0:	f043 0301 	orr.w	r3, r3, #1
   81ac4:	7013      	strb	r3, [r2, #0]
   81ac6:	e00c      	b.n	81ae2 <main+0xd2>
        }
        else
        {
            ioport_set_pin_level(LED_ONBOARD, 0);
   81ac8:	2100      	movs	r1, #0
   81aca:	2063      	movs	r0, #99	; 0x63
   81acc:	4b16      	ldr	r3, [pc, #88]	; (81b28 <main+0x118>)
   81ace:	4798      	blx	r3
            ioport_set_pin_level(LED_S1, 0);
   81ad0:	2100      	movs	r1, #0
   81ad2:	2062      	movs	r0, #98	; 0x62
   81ad4:	4b14      	ldr	r3, [pc, #80]	; (81b28 <main+0x118>)
   81ad6:	4798      	blx	r3
            stm.ibit.heartbeat = 0;
   81ad8:	4a17      	ldr	r2, [pc, #92]	; (81b38 <main+0x128>)
   81ada:	7813      	ldrb	r3, [r2, #0]
   81adc:	f36f 0300 	bfc	r3, #0, #1
   81ae0:	7013      	strb	r3, [r2, #0]
        }
        
        if (mts.ibit.button)
   81ae2:	4b14      	ldr	r3, [pc, #80]	; (81b34 <main+0x124>)
   81ae4:	781b      	ldrb	r3, [r3, #0]
   81ae6:	f003 0302 	and.w	r3, r3, #2
   81aea:	b2db      	uxtb	r3, r3
   81aec:	2b00      	cmp	r3, #0
   81aee:	d004      	beq.n	81afa <main+0xea>
        {
            ioport_set_pin_level(LED_S2, 1);
   81af0:	2101      	movs	r1, #1
   81af2:	2061      	movs	r0, #97	; 0x61
   81af4:	4b0c      	ldr	r3, [pc, #48]	; (81b28 <main+0x118>)
   81af6:	4798      	blx	r3
   81af8:	e003      	b.n	81b02 <main+0xf2>
        }
        else
        {
            ioport_set_pin_level(LED_S2, 0);
   81afa:	2100      	movs	r1, #0
   81afc:	2061      	movs	r0, #97	; 0x61
   81afe:	4b0a      	ldr	r3, [pc, #40]	; (81b28 <main+0x118>)
   81b00:	4798      	blx	r3
        }
        
        PrepareValuesToSend();
   81b02:	4b0e      	ldr	r3, [pc, #56]	; (81b3c <main+0x12c>)
   81b04:	4798      	blx	r3
        update_battery();
   81b06:	e7c8      	b.n	81a9a <main+0x8a>
   81b08:	00080b35 	.word	0x00080b35
   81b0c:	0008114d 	.word	0x0008114d
   81b10:	00081991 	.word	0x00081991
   81b14:	10624dd3 	.word	0x10624dd3
   81b18:	000818b9 	.word	0x000818b9
   81b1c:	000815f5 	.word	0x000815f5
   81b20:	400c0000 	.word	0x400c0000
   81b24:	0008022f 	.word	0x0008022f
   81b28:	000819a5 	.word	0x000819a5
   81b2c:	000802e5 	.word	0x000802e5
   81b30:	00080311 	.word	0x00080311
   81b34:	200705f0 	.word	0x200705f0
   81b38:	200705f4 	.word	0x200705f4
   81b3c:	0008182d 	.word	0x0008182d

00081b40 <__aeabi_drsub>:
   81b40:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   81b44:	e002      	b.n	81b4c <__adddf3>
   81b46:	bf00      	nop

00081b48 <__aeabi_dsub>:
   81b48:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00081b4c <__adddf3>:
   81b4c:	b530      	push	{r4, r5, lr}
   81b4e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   81b52:	ea4f 0543 	mov.w	r5, r3, lsl #1
   81b56:	ea94 0f05 	teq	r4, r5
   81b5a:	bf08      	it	eq
   81b5c:	ea90 0f02 	teqeq	r0, r2
   81b60:	bf1f      	itttt	ne
   81b62:	ea54 0c00 	orrsne.w	ip, r4, r0
   81b66:	ea55 0c02 	orrsne.w	ip, r5, r2
   81b6a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   81b6e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81b72:	f000 80e2 	beq.w	81d3a <__adddf3+0x1ee>
   81b76:	ea4f 5454 	mov.w	r4, r4, lsr #21
   81b7a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   81b7e:	bfb8      	it	lt
   81b80:	426d      	neglt	r5, r5
   81b82:	dd0c      	ble.n	81b9e <__adddf3+0x52>
   81b84:	442c      	add	r4, r5
   81b86:	ea80 0202 	eor.w	r2, r0, r2
   81b8a:	ea81 0303 	eor.w	r3, r1, r3
   81b8e:	ea82 0000 	eor.w	r0, r2, r0
   81b92:	ea83 0101 	eor.w	r1, r3, r1
   81b96:	ea80 0202 	eor.w	r2, r0, r2
   81b9a:	ea81 0303 	eor.w	r3, r1, r3
   81b9e:	2d36      	cmp	r5, #54	; 0x36
   81ba0:	bf88      	it	hi
   81ba2:	bd30      	pophi	{r4, r5, pc}
   81ba4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81ba8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81bac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   81bb0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   81bb4:	d002      	beq.n	81bbc <__adddf3+0x70>
   81bb6:	4240      	negs	r0, r0
   81bb8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81bbc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   81bc0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81bc4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   81bc8:	d002      	beq.n	81bd0 <__adddf3+0x84>
   81bca:	4252      	negs	r2, r2
   81bcc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   81bd0:	ea94 0f05 	teq	r4, r5
   81bd4:	f000 80a7 	beq.w	81d26 <__adddf3+0x1da>
   81bd8:	f1a4 0401 	sub.w	r4, r4, #1
   81bdc:	f1d5 0e20 	rsbs	lr, r5, #32
   81be0:	db0d      	blt.n	81bfe <__adddf3+0xb2>
   81be2:	fa02 fc0e 	lsl.w	ip, r2, lr
   81be6:	fa22 f205 	lsr.w	r2, r2, r5
   81bea:	1880      	adds	r0, r0, r2
   81bec:	f141 0100 	adc.w	r1, r1, #0
   81bf0:	fa03 f20e 	lsl.w	r2, r3, lr
   81bf4:	1880      	adds	r0, r0, r2
   81bf6:	fa43 f305 	asr.w	r3, r3, r5
   81bfa:	4159      	adcs	r1, r3
   81bfc:	e00e      	b.n	81c1c <__adddf3+0xd0>
   81bfe:	f1a5 0520 	sub.w	r5, r5, #32
   81c02:	f10e 0e20 	add.w	lr, lr, #32
   81c06:	2a01      	cmp	r2, #1
   81c08:	fa03 fc0e 	lsl.w	ip, r3, lr
   81c0c:	bf28      	it	cs
   81c0e:	f04c 0c02 	orrcs.w	ip, ip, #2
   81c12:	fa43 f305 	asr.w	r3, r3, r5
   81c16:	18c0      	adds	r0, r0, r3
   81c18:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   81c1c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81c20:	d507      	bpl.n	81c32 <__adddf3+0xe6>
   81c22:	f04f 0e00 	mov.w	lr, #0
   81c26:	f1dc 0c00 	rsbs	ip, ip, #0
   81c2a:	eb7e 0000 	sbcs.w	r0, lr, r0
   81c2e:	eb6e 0101 	sbc.w	r1, lr, r1
   81c32:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   81c36:	d31b      	bcc.n	81c70 <__adddf3+0x124>
   81c38:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   81c3c:	d30c      	bcc.n	81c58 <__adddf3+0x10c>
   81c3e:	0849      	lsrs	r1, r1, #1
   81c40:	ea5f 0030 	movs.w	r0, r0, rrx
   81c44:	ea4f 0c3c 	mov.w	ip, ip, rrx
   81c48:	f104 0401 	add.w	r4, r4, #1
   81c4c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   81c50:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   81c54:	f080 809a 	bcs.w	81d8c <__adddf3+0x240>
   81c58:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81c5c:	bf08      	it	eq
   81c5e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81c62:	f150 0000 	adcs.w	r0, r0, #0
   81c66:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81c6a:	ea41 0105 	orr.w	r1, r1, r5
   81c6e:	bd30      	pop	{r4, r5, pc}
   81c70:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   81c74:	4140      	adcs	r0, r0
   81c76:	eb41 0101 	adc.w	r1, r1, r1
   81c7a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81c7e:	f1a4 0401 	sub.w	r4, r4, #1
   81c82:	d1e9      	bne.n	81c58 <__adddf3+0x10c>
   81c84:	f091 0f00 	teq	r1, #0
   81c88:	bf04      	itt	eq
   81c8a:	4601      	moveq	r1, r0
   81c8c:	2000      	moveq	r0, #0
   81c8e:	fab1 f381 	clz	r3, r1
   81c92:	bf08      	it	eq
   81c94:	3320      	addeq	r3, #32
   81c96:	f1a3 030b 	sub.w	r3, r3, #11
   81c9a:	f1b3 0220 	subs.w	r2, r3, #32
   81c9e:	da0c      	bge.n	81cba <__adddf3+0x16e>
   81ca0:	320c      	adds	r2, #12
   81ca2:	dd08      	ble.n	81cb6 <__adddf3+0x16a>
   81ca4:	f102 0c14 	add.w	ip, r2, #20
   81ca8:	f1c2 020c 	rsb	r2, r2, #12
   81cac:	fa01 f00c 	lsl.w	r0, r1, ip
   81cb0:	fa21 f102 	lsr.w	r1, r1, r2
   81cb4:	e00c      	b.n	81cd0 <__adddf3+0x184>
   81cb6:	f102 0214 	add.w	r2, r2, #20
   81cba:	bfd8      	it	le
   81cbc:	f1c2 0c20 	rsble	ip, r2, #32
   81cc0:	fa01 f102 	lsl.w	r1, r1, r2
   81cc4:	fa20 fc0c 	lsr.w	ip, r0, ip
   81cc8:	bfdc      	itt	le
   81cca:	ea41 010c 	orrle.w	r1, r1, ip
   81cce:	4090      	lslle	r0, r2
   81cd0:	1ae4      	subs	r4, r4, r3
   81cd2:	bfa2      	ittt	ge
   81cd4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   81cd8:	4329      	orrge	r1, r5
   81cda:	bd30      	popge	{r4, r5, pc}
   81cdc:	ea6f 0404 	mvn.w	r4, r4
   81ce0:	3c1f      	subs	r4, #31
   81ce2:	da1c      	bge.n	81d1e <__adddf3+0x1d2>
   81ce4:	340c      	adds	r4, #12
   81ce6:	dc0e      	bgt.n	81d06 <__adddf3+0x1ba>
   81ce8:	f104 0414 	add.w	r4, r4, #20
   81cec:	f1c4 0220 	rsb	r2, r4, #32
   81cf0:	fa20 f004 	lsr.w	r0, r0, r4
   81cf4:	fa01 f302 	lsl.w	r3, r1, r2
   81cf8:	ea40 0003 	orr.w	r0, r0, r3
   81cfc:	fa21 f304 	lsr.w	r3, r1, r4
   81d00:	ea45 0103 	orr.w	r1, r5, r3
   81d04:	bd30      	pop	{r4, r5, pc}
   81d06:	f1c4 040c 	rsb	r4, r4, #12
   81d0a:	f1c4 0220 	rsb	r2, r4, #32
   81d0e:	fa20 f002 	lsr.w	r0, r0, r2
   81d12:	fa01 f304 	lsl.w	r3, r1, r4
   81d16:	ea40 0003 	orr.w	r0, r0, r3
   81d1a:	4629      	mov	r1, r5
   81d1c:	bd30      	pop	{r4, r5, pc}
   81d1e:	fa21 f004 	lsr.w	r0, r1, r4
   81d22:	4629      	mov	r1, r5
   81d24:	bd30      	pop	{r4, r5, pc}
   81d26:	f094 0f00 	teq	r4, #0
   81d2a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   81d2e:	bf06      	itte	eq
   81d30:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   81d34:	3401      	addeq	r4, #1
   81d36:	3d01      	subne	r5, #1
   81d38:	e74e      	b.n	81bd8 <__adddf3+0x8c>
   81d3a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81d3e:	bf18      	it	ne
   81d40:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81d44:	d029      	beq.n	81d9a <__adddf3+0x24e>
   81d46:	ea94 0f05 	teq	r4, r5
   81d4a:	bf08      	it	eq
   81d4c:	ea90 0f02 	teqeq	r0, r2
   81d50:	d005      	beq.n	81d5e <__adddf3+0x212>
   81d52:	ea54 0c00 	orrs.w	ip, r4, r0
   81d56:	bf04      	itt	eq
   81d58:	4619      	moveq	r1, r3
   81d5a:	4610      	moveq	r0, r2
   81d5c:	bd30      	pop	{r4, r5, pc}
   81d5e:	ea91 0f03 	teq	r1, r3
   81d62:	bf1e      	ittt	ne
   81d64:	2100      	movne	r1, #0
   81d66:	2000      	movne	r0, #0
   81d68:	bd30      	popne	{r4, r5, pc}
   81d6a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   81d6e:	d105      	bne.n	81d7c <__adddf3+0x230>
   81d70:	0040      	lsls	r0, r0, #1
   81d72:	4149      	adcs	r1, r1
   81d74:	bf28      	it	cs
   81d76:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   81d7a:	bd30      	pop	{r4, r5, pc}
   81d7c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   81d80:	bf3c      	itt	cc
   81d82:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   81d86:	bd30      	popcc	{r4, r5, pc}
   81d88:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81d8c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   81d90:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81d94:	f04f 0000 	mov.w	r0, #0
   81d98:	bd30      	pop	{r4, r5, pc}
   81d9a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81d9e:	bf1a      	itte	ne
   81da0:	4619      	movne	r1, r3
   81da2:	4610      	movne	r0, r2
   81da4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   81da8:	bf1c      	itt	ne
   81daa:	460b      	movne	r3, r1
   81dac:	4602      	movne	r2, r0
   81dae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81db2:	bf06      	itte	eq
   81db4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   81db8:	ea91 0f03 	teqeq	r1, r3
   81dbc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   81dc0:	bd30      	pop	{r4, r5, pc}
   81dc2:	bf00      	nop

00081dc4 <__aeabi_ui2d>:
   81dc4:	f090 0f00 	teq	r0, #0
   81dc8:	bf04      	itt	eq
   81dca:	2100      	moveq	r1, #0
   81dcc:	4770      	bxeq	lr
   81dce:	b530      	push	{r4, r5, lr}
   81dd0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81dd4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81dd8:	f04f 0500 	mov.w	r5, #0
   81ddc:	f04f 0100 	mov.w	r1, #0
   81de0:	e750      	b.n	81c84 <__adddf3+0x138>
   81de2:	bf00      	nop

00081de4 <__aeabi_i2d>:
   81de4:	f090 0f00 	teq	r0, #0
   81de8:	bf04      	itt	eq
   81dea:	2100      	moveq	r1, #0
   81dec:	4770      	bxeq	lr
   81dee:	b530      	push	{r4, r5, lr}
   81df0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81df4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81df8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   81dfc:	bf48      	it	mi
   81dfe:	4240      	negmi	r0, r0
   81e00:	f04f 0100 	mov.w	r1, #0
   81e04:	e73e      	b.n	81c84 <__adddf3+0x138>
   81e06:	bf00      	nop

00081e08 <__aeabi_f2d>:
   81e08:	0042      	lsls	r2, r0, #1
   81e0a:	ea4f 01e2 	mov.w	r1, r2, asr #3
   81e0e:	ea4f 0131 	mov.w	r1, r1, rrx
   81e12:	ea4f 7002 	mov.w	r0, r2, lsl #28
   81e16:	bf1f      	itttt	ne
   81e18:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   81e1c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81e20:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   81e24:	4770      	bxne	lr
   81e26:	f092 0f00 	teq	r2, #0
   81e2a:	bf14      	ite	ne
   81e2c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81e30:	4770      	bxeq	lr
   81e32:	b530      	push	{r4, r5, lr}
   81e34:	f44f 7460 	mov.w	r4, #896	; 0x380
   81e38:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81e3c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81e40:	e720      	b.n	81c84 <__adddf3+0x138>
   81e42:	bf00      	nop

00081e44 <__aeabi_ul2d>:
   81e44:	ea50 0201 	orrs.w	r2, r0, r1
   81e48:	bf08      	it	eq
   81e4a:	4770      	bxeq	lr
   81e4c:	b530      	push	{r4, r5, lr}
   81e4e:	f04f 0500 	mov.w	r5, #0
   81e52:	e00a      	b.n	81e6a <__aeabi_l2d+0x16>

00081e54 <__aeabi_l2d>:
   81e54:	ea50 0201 	orrs.w	r2, r0, r1
   81e58:	bf08      	it	eq
   81e5a:	4770      	bxeq	lr
   81e5c:	b530      	push	{r4, r5, lr}
   81e5e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   81e62:	d502      	bpl.n	81e6a <__aeabi_l2d+0x16>
   81e64:	4240      	negs	r0, r0
   81e66:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81e6a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81e6e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81e72:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   81e76:	f43f aedc 	beq.w	81c32 <__adddf3+0xe6>
   81e7a:	f04f 0203 	mov.w	r2, #3
   81e7e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81e82:	bf18      	it	ne
   81e84:	3203      	addne	r2, #3
   81e86:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81e8a:	bf18      	it	ne
   81e8c:	3203      	addne	r2, #3
   81e8e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   81e92:	f1c2 0320 	rsb	r3, r2, #32
   81e96:	fa00 fc03 	lsl.w	ip, r0, r3
   81e9a:	fa20 f002 	lsr.w	r0, r0, r2
   81e9e:	fa01 fe03 	lsl.w	lr, r1, r3
   81ea2:	ea40 000e 	orr.w	r0, r0, lr
   81ea6:	fa21 f102 	lsr.w	r1, r1, r2
   81eaa:	4414      	add	r4, r2
   81eac:	e6c1      	b.n	81c32 <__adddf3+0xe6>
   81eae:	bf00      	nop

00081eb0 <__aeabi_dmul>:
   81eb0:	b570      	push	{r4, r5, r6, lr}
   81eb2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81eb6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81eba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81ebe:	bf1d      	ittte	ne
   81ec0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81ec4:	ea94 0f0c 	teqne	r4, ip
   81ec8:	ea95 0f0c 	teqne	r5, ip
   81ecc:	f000 f8de 	bleq	8208c <__aeabi_dmul+0x1dc>
   81ed0:	442c      	add	r4, r5
   81ed2:	ea81 0603 	eor.w	r6, r1, r3
   81ed6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   81eda:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   81ede:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   81ee2:	bf18      	it	ne
   81ee4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   81ee8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81eec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81ef0:	d038      	beq.n	81f64 <__aeabi_dmul+0xb4>
   81ef2:	fba0 ce02 	umull	ip, lr, r0, r2
   81ef6:	f04f 0500 	mov.w	r5, #0
   81efa:	fbe1 e502 	umlal	lr, r5, r1, r2
   81efe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   81f02:	fbe0 e503 	umlal	lr, r5, r0, r3
   81f06:	f04f 0600 	mov.w	r6, #0
   81f0a:	fbe1 5603 	umlal	r5, r6, r1, r3
   81f0e:	f09c 0f00 	teq	ip, #0
   81f12:	bf18      	it	ne
   81f14:	f04e 0e01 	orrne.w	lr, lr, #1
   81f18:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   81f1c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   81f20:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   81f24:	d204      	bcs.n	81f30 <__aeabi_dmul+0x80>
   81f26:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   81f2a:	416d      	adcs	r5, r5
   81f2c:	eb46 0606 	adc.w	r6, r6, r6
   81f30:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   81f34:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   81f38:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   81f3c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   81f40:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   81f44:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81f48:	bf88      	it	hi
   81f4a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81f4e:	d81e      	bhi.n	81f8e <__aeabi_dmul+0xde>
   81f50:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   81f54:	bf08      	it	eq
   81f56:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   81f5a:	f150 0000 	adcs.w	r0, r0, #0
   81f5e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81f62:	bd70      	pop	{r4, r5, r6, pc}
   81f64:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   81f68:	ea46 0101 	orr.w	r1, r6, r1
   81f6c:	ea40 0002 	orr.w	r0, r0, r2
   81f70:	ea81 0103 	eor.w	r1, r1, r3
   81f74:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   81f78:	bfc2      	ittt	gt
   81f7a:	ebd4 050c 	rsbsgt	r5, r4, ip
   81f7e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81f82:	bd70      	popgt	{r4, r5, r6, pc}
   81f84:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81f88:	f04f 0e00 	mov.w	lr, #0
   81f8c:	3c01      	subs	r4, #1
   81f8e:	f300 80ab 	bgt.w	820e8 <__aeabi_dmul+0x238>
   81f92:	f114 0f36 	cmn.w	r4, #54	; 0x36
   81f96:	bfde      	ittt	le
   81f98:	2000      	movle	r0, #0
   81f9a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   81f9e:	bd70      	pople	{r4, r5, r6, pc}
   81fa0:	f1c4 0400 	rsb	r4, r4, #0
   81fa4:	3c20      	subs	r4, #32
   81fa6:	da35      	bge.n	82014 <__aeabi_dmul+0x164>
   81fa8:	340c      	adds	r4, #12
   81faa:	dc1b      	bgt.n	81fe4 <__aeabi_dmul+0x134>
   81fac:	f104 0414 	add.w	r4, r4, #20
   81fb0:	f1c4 0520 	rsb	r5, r4, #32
   81fb4:	fa00 f305 	lsl.w	r3, r0, r5
   81fb8:	fa20 f004 	lsr.w	r0, r0, r4
   81fbc:	fa01 f205 	lsl.w	r2, r1, r5
   81fc0:	ea40 0002 	orr.w	r0, r0, r2
   81fc4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   81fc8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81fcc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81fd0:	fa21 f604 	lsr.w	r6, r1, r4
   81fd4:	eb42 0106 	adc.w	r1, r2, r6
   81fd8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81fdc:	bf08      	it	eq
   81fde:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81fe2:	bd70      	pop	{r4, r5, r6, pc}
   81fe4:	f1c4 040c 	rsb	r4, r4, #12
   81fe8:	f1c4 0520 	rsb	r5, r4, #32
   81fec:	fa00 f304 	lsl.w	r3, r0, r4
   81ff0:	fa20 f005 	lsr.w	r0, r0, r5
   81ff4:	fa01 f204 	lsl.w	r2, r1, r4
   81ff8:	ea40 0002 	orr.w	r0, r0, r2
   81ffc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82000:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82004:	f141 0100 	adc.w	r1, r1, #0
   82008:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8200c:	bf08      	it	eq
   8200e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82012:	bd70      	pop	{r4, r5, r6, pc}
   82014:	f1c4 0520 	rsb	r5, r4, #32
   82018:	fa00 f205 	lsl.w	r2, r0, r5
   8201c:	ea4e 0e02 	orr.w	lr, lr, r2
   82020:	fa20 f304 	lsr.w	r3, r0, r4
   82024:	fa01 f205 	lsl.w	r2, r1, r5
   82028:	ea43 0302 	orr.w	r3, r3, r2
   8202c:	fa21 f004 	lsr.w	r0, r1, r4
   82030:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82034:	fa21 f204 	lsr.w	r2, r1, r4
   82038:	ea20 0002 	bic.w	r0, r0, r2
   8203c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   82040:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82044:	bf08      	it	eq
   82046:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8204a:	bd70      	pop	{r4, r5, r6, pc}
   8204c:	f094 0f00 	teq	r4, #0
   82050:	d10f      	bne.n	82072 <__aeabi_dmul+0x1c2>
   82052:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   82056:	0040      	lsls	r0, r0, #1
   82058:	eb41 0101 	adc.w	r1, r1, r1
   8205c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82060:	bf08      	it	eq
   82062:	3c01      	subeq	r4, #1
   82064:	d0f7      	beq.n	82056 <__aeabi_dmul+0x1a6>
   82066:	ea41 0106 	orr.w	r1, r1, r6
   8206a:	f095 0f00 	teq	r5, #0
   8206e:	bf18      	it	ne
   82070:	4770      	bxne	lr
   82072:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   82076:	0052      	lsls	r2, r2, #1
   82078:	eb43 0303 	adc.w	r3, r3, r3
   8207c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   82080:	bf08      	it	eq
   82082:	3d01      	subeq	r5, #1
   82084:	d0f7      	beq.n	82076 <__aeabi_dmul+0x1c6>
   82086:	ea43 0306 	orr.w	r3, r3, r6
   8208a:	4770      	bx	lr
   8208c:	ea94 0f0c 	teq	r4, ip
   82090:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82094:	bf18      	it	ne
   82096:	ea95 0f0c 	teqne	r5, ip
   8209a:	d00c      	beq.n	820b6 <__aeabi_dmul+0x206>
   8209c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   820a0:	bf18      	it	ne
   820a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   820a6:	d1d1      	bne.n	8204c <__aeabi_dmul+0x19c>
   820a8:	ea81 0103 	eor.w	r1, r1, r3
   820ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   820b0:	f04f 0000 	mov.w	r0, #0
   820b4:	bd70      	pop	{r4, r5, r6, pc}
   820b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   820ba:	bf06      	itte	eq
   820bc:	4610      	moveq	r0, r2
   820be:	4619      	moveq	r1, r3
   820c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   820c4:	d019      	beq.n	820fa <__aeabi_dmul+0x24a>
   820c6:	ea94 0f0c 	teq	r4, ip
   820ca:	d102      	bne.n	820d2 <__aeabi_dmul+0x222>
   820cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   820d0:	d113      	bne.n	820fa <__aeabi_dmul+0x24a>
   820d2:	ea95 0f0c 	teq	r5, ip
   820d6:	d105      	bne.n	820e4 <__aeabi_dmul+0x234>
   820d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   820dc:	bf1c      	itt	ne
   820de:	4610      	movne	r0, r2
   820e0:	4619      	movne	r1, r3
   820e2:	d10a      	bne.n	820fa <__aeabi_dmul+0x24a>
   820e4:	ea81 0103 	eor.w	r1, r1, r3
   820e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   820ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   820f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   820f4:	f04f 0000 	mov.w	r0, #0
   820f8:	bd70      	pop	{r4, r5, r6, pc}
   820fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   820fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   82102:	bd70      	pop	{r4, r5, r6, pc}

00082104 <__aeabi_ddiv>:
   82104:	b570      	push	{r4, r5, r6, lr}
   82106:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8210a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8210e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82112:	bf1d      	ittte	ne
   82114:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82118:	ea94 0f0c 	teqne	r4, ip
   8211c:	ea95 0f0c 	teqne	r5, ip
   82120:	f000 f8a7 	bleq	82272 <__aeabi_ddiv+0x16e>
   82124:	eba4 0405 	sub.w	r4, r4, r5
   82128:	ea81 0e03 	eor.w	lr, r1, r3
   8212c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   82130:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82134:	f000 8088 	beq.w	82248 <__aeabi_ddiv+0x144>
   82138:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8213c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   82140:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   82144:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   82148:	ea4f 2202 	mov.w	r2, r2, lsl #8
   8214c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   82150:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   82154:	ea4f 2600 	mov.w	r6, r0, lsl #8
   82158:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   8215c:	429d      	cmp	r5, r3
   8215e:	bf08      	it	eq
   82160:	4296      	cmpeq	r6, r2
   82162:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   82166:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8216a:	d202      	bcs.n	82172 <__aeabi_ddiv+0x6e>
   8216c:	085b      	lsrs	r3, r3, #1
   8216e:	ea4f 0232 	mov.w	r2, r2, rrx
   82172:	1ab6      	subs	r6, r6, r2
   82174:	eb65 0503 	sbc.w	r5, r5, r3
   82178:	085b      	lsrs	r3, r3, #1
   8217a:	ea4f 0232 	mov.w	r2, r2, rrx
   8217e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   82182:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   82186:	ebb6 0e02 	subs.w	lr, r6, r2
   8218a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8218e:	bf22      	ittt	cs
   82190:	1ab6      	subcs	r6, r6, r2
   82192:	4675      	movcs	r5, lr
   82194:	ea40 000c 	orrcs.w	r0, r0, ip
   82198:	085b      	lsrs	r3, r3, #1
   8219a:	ea4f 0232 	mov.w	r2, r2, rrx
   8219e:	ebb6 0e02 	subs.w	lr, r6, r2
   821a2:	eb75 0e03 	sbcs.w	lr, r5, r3
   821a6:	bf22      	ittt	cs
   821a8:	1ab6      	subcs	r6, r6, r2
   821aa:	4675      	movcs	r5, lr
   821ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   821b0:	085b      	lsrs	r3, r3, #1
   821b2:	ea4f 0232 	mov.w	r2, r2, rrx
   821b6:	ebb6 0e02 	subs.w	lr, r6, r2
   821ba:	eb75 0e03 	sbcs.w	lr, r5, r3
   821be:	bf22      	ittt	cs
   821c0:	1ab6      	subcs	r6, r6, r2
   821c2:	4675      	movcs	r5, lr
   821c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   821c8:	085b      	lsrs	r3, r3, #1
   821ca:	ea4f 0232 	mov.w	r2, r2, rrx
   821ce:	ebb6 0e02 	subs.w	lr, r6, r2
   821d2:	eb75 0e03 	sbcs.w	lr, r5, r3
   821d6:	bf22      	ittt	cs
   821d8:	1ab6      	subcs	r6, r6, r2
   821da:	4675      	movcs	r5, lr
   821dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   821e0:	ea55 0e06 	orrs.w	lr, r5, r6
   821e4:	d018      	beq.n	82218 <__aeabi_ddiv+0x114>
   821e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
   821ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   821ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
   821f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   821f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   821fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   821fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   82202:	d1c0      	bne.n	82186 <__aeabi_ddiv+0x82>
   82204:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82208:	d10b      	bne.n	82222 <__aeabi_ddiv+0x11e>
   8220a:	ea41 0100 	orr.w	r1, r1, r0
   8220e:	f04f 0000 	mov.w	r0, #0
   82212:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   82216:	e7b6      	b.n	82186 <__aeabi_ddiv+0x82>
   82218:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8221c:	bf04      	itt	eq
   8221e:	4301      	orreq	r1, r0
   82220:	2000      	moveq	r0, #0
   82222:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82226:	bf88      	it	hi
   82228:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8222c:	f63f aeaf 	bhi.w	81f8e <__aeabi_dmul+0xde>
   82230:	ebb5 0c03 	subs.w	ip, r5, r3
   82234:	bf04      	itt	eq
   82236:	ebb6 0c02 	subseq.w	ip, r6, r2
   8223a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8223e:	f150 0000 	adcs.w	r0, r0, #0
   82242:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82246:	bd70      	pop	{r4, r5, r6, pc}
   82248:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   8224c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   82250:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   82254:	bfc2      	ittt	gt
   82256:	ebd4 050c 	rsbsgt	r5, r4, ip
   8225a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8225e:	bd70      	popgt	{r4, r5, r6, pc}
   82260:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82264:	f04f 0e00 	mov.w	lr, #0
   82268:	3c01      	subs	r4, #1
   8226a:	e690      	b.n	81f8e <__aeabi_dmul+0xde>
   8226c:	ea45 0e06 	orr.w	lr, r5, r6
   82270:	e68d      	b.n	81f8e <__aeabi_dmul+0xde>
   82272:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82276:	ea94 0f0c 	teq	r4, ip
   8227a:	bf08      	it	eq
   8227c:	ea95 0f0c 	teqeq	r5, ip
   82280:	f43f af3b 	beq.w	820fa <__aeabi_dmul+0x24a>
   82284:	ea94 0f0c 	teq	r4, ip
   82288:	d10a      	bne.n	822a0 <__aeabi_ddiv+0x19c>
   8228a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8228e:	f47f af34 	bne.w	820fa <__aeabi_dmul+0x24a>
   82292:	ea95 0f0c 	teq	r5, ip
   82296:	f47f af25 	bne.w	820e4 <__aeabi_dmul+0x234>
   8229a:	4610      	mov	r0, r2
   8229c:	4619      	mov	r1, r3
   8229e:	e72c      	b.n	820fa <__aeabi_dmul+0x24a>
   822a0:	ea95 0f0c 	teq	r5, ip
   822a4:	d106      	bne.n	822b4 <__aeabi_ddiv+0x1b0>
   822a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   822aa:	f43f aefd 	beq.w	820a8 <__aeabi_dmul+0x1f8>
   822ae:	4610      	mov	r0, r2
   822b0:	4619      	mov	r1, r3
   822b2:	e722      	b.n	820fa <__aeabi_dmul+0x24a>
   822b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   822b8:	bf18      	it	ne
   822ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   822be:	f47f aec5 	bne.w	8204c <__aeabi_dmul+0x19c>
   822c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   822c6:	f47f af0d 	bne.w	820e4 <__aeabi_dmul+0x234>
   822ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   822ce:	f47f aeeb 	bne.w	820a8 <__aeabi_dmul+0x1f8>
   822d2:	e712      	b.n	820fa <__aeabi_dmul+0x24a>

000822d4 <__aeabi_d2uiz>:
   822d4:	004a      	lsls	r2, r1, #1
   822d6:	d211      	bcs.n	822fc <__aeabi_d2uiz+0x28>
   822d8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   822dc:	d211      	bcs.n	82302 <__aeabi_d2uiz+0x2e>
   822de:	d50d      	bpl.n	822fc <__aeabi_d2uiz+0x28>
   822e0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   822e4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   822e8:	d40e      	bmi.n	82308 <__aeabi_d2uiz+0x34>
   822ea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   822ee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   822f2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   822f6:	fa23 f002 	lsr.w	r0, r3, r2
   822fa:	4770      	bx	lr
   822fc:	f04f 0000 	mov.w	r0, #0
   82300:	4770      	bx	lr
   82302:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   82306:	d102      	bne.n	8230e <__aeabi_d2uiz+0x3a>
   82308:	f04f 30ff 	mov.w	r0, #4294967295
   8230c:	4770      	bx	lr
   8230e:	f04f 0000 	mov.w	r0, #0
   82312:	4770      	bx	lr

00082314 <__aeabi_d2f>:
   82314:	ea4f 0241 	mov.w	r2, r1, lsl #1
   82318:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   8231c:	bf24      	itt	cs
   8231e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   82322:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   82326:	d90d      	bls.n	82344 <__aeabi_d2f+0x30>
   82328:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   8232c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   82330:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   82334:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   82338:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   8233c:	bf08      	it	eq
   8233e:	f020 0001 	biceq.w	r0, r0, #1
   82342:	4770      	bx	lr
   82344:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   82348:	d121      	bne.n	8238e <__aeabi_d2f+0x7a>
   8234a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   8234e:	bfbc      	itt	lt
   82350:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   82354:	4770      	bxlt	lr
   82356:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8235a:	ea4f 5252 	mov.w	r2, r2, lsr #21
   8235e:	f1c2 0218 	rsb	r2, r2, #24
   82362:	f1c2 0c20 	rsb	ip, r2, #32
   82366:	fa10 f30c 	lsls.w	r3, r0, ip
   8236a:	fa20 f002 	lsr.w	r0, r0, r2
   8236e:	bf18      	it	ne
   82370:	f040 0001 	orrne.w	r0, r0, #1
   82374:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   82378:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   8237c:	fa03 fc0c 	lsl.w	ip, r3, ip
   82380:	ea40 000c 	orr.w	r0, r0, ip
   82384:	fa23 f302 	lsr.w	r3, r3, r2
   82388:	ea4f 0343 	mov.w	r3, r3, lsl #1
   8238c:	e7cc      	b.n	82328 <__aeabi_d2f+0x14>
   8238e:	ea7f 5362 	mvns.w	r3, r2, asr #21
   82392:	d107      	bne.n	823a4 <__aeabi_d2f+0x90>
   82394:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   82398:	bf1e      	ittt	ne
   8239a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   8239e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   823a2:	4770      	bxne	lr
   823a4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   823a8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   823ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   823b0:	4770      	bx	lr
   823b2:	bf00      	nop

000823b4 <__aeabi_frsub>:
   823b4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   823b8:	e002      	b.n	823c0 <__addsf3>
   823ba:	bf00      	nop

000823bc <__aeabi_fsub>:
   823bc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000823c0 <__addsf3>:
   823c0:	0042      	lsls	r2, r0, #1
   823c2:	bf1f      	itttt	ne
   823c4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   823c8:	ea92 0f03 	teqne	r2, r3
   823cc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   823d0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   823d4:	d06a      	beq.n	824ac <__addsf3+0xec>
   823d6:	ea4f 6212 	mov.w	r2, r2, lsr #24
   823da:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   823de:	bfc1      	itttt	gt
   823e0:	18d2      	addgt	r2, r2, r3
   823e2:	4041      	eorgt	r1, r0
   823e4:	4048      	eorgt	r0, r1
   823e6:	4041      	eorgt	r1, r0
   823e8:	bfb8      	it	lt
   823ea:	425b      	neglt	r3, r3
   823ec:	2b19      	cmp	r3, #25
   823ee:	bf88      	it	hi
   823f0:	4770      	bxhi	lr
   823f2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   823f6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   823fa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   823fe:	bf18      	it	ne
   82400:	4240      	negne	r0, r0
   82402:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82406:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   8240a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   8240e:	bf18      	it	ne
   82410:	4249      	negne	r1, r1
   82412:	ea92 0f03 	teq	r2, r3
   82416:	d03f      	beq.n	82498 <__addsf3+0xd8>
   82418:	f1a2 0201 	sub.w	r2, r2, #1
   8241c:	fa41 fc03 	asr.w	ip, r1, r3
   82420:	eb10 000c 	adds.w	r0, r0, ip
   82424:	f1c3 0320 	rsb	r3, r3, #32
   82428:	fa01 f103 	lsl.w	r1, r1, r3
   8242c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   82430:	d502      	bpl.n	82438 <__addsf3+0x78>
   82432:	4249      	negs	r1, r1
   82434:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   82438:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   8243c:	d313      	bcc.n	82466 <__addsf3+0xa6>
   8243e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   82442:	d306      	bcc.n	82452 <__addsf3+0x92>
   82444:	0840      	lsrs	r0, r0, #1
   82446:	ea4f 0131 	mov.w	r1, r1, rrx
   8244a:	f102 0201 	add.w	r2, r2, #1
   8244e:	2afe      	cmp	r2, #254	; 0xfe
   82450:	d251      	bcs.n	824f6 <__addsf3+0x136>
   82452:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   82456:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   8245a:	bf08      	it	eq
   8245c:	f020 0001 	biceq.w	r0, r0, #1
   82460:	ea40 0003 	orr.w	r0, r0, r3
   82464:	4770      	bx	lr
   82466:	0049      	lsls	r1, r1, #1
   82468:	eb40 0000 	adc.w	r0, r0, r0
   8246c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   82470:	f1a2 0201 	sub.w	r2, r2, #1
   82474:	d1ed      	bne.n	82452 <__addsf3+0x92>
   82476:	fab0 fc80 	clz	ip, r0
   8247a:	f1ac 0c08 	sub.w	ip, ip, #8
   8247e:	ebb2 020c 	subs.w	r2, r2, ip
   82482:	fa00 f00c 	lsl.w	r0, r0, ip
   82486:	bfaa      	itet	ge
   82488:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   8248c:	4252      	neglt	r2, r2
   8248e:	4318      	orrge	r0, r3
   82490:	bfbc      	itt	lt
   82492:	40d0      	lsrlt	r0, r2
   82494:	4318      	orrlt	r0, r3
   82496:	4770      	bx	lr
   82498:	f092 0f00 	teq	r2, #0
   8249c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   824a0:	bf06      	itte	eq
   824a2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   824a6:	3201      	addeq	r2, #1
   824a8:	3b01      	subne	r3, #1
   824aa:	e7b5      	b.n	82418 <__addsf3+0x58>
   824ac:	ea4f 0341 	mov.w	r3, r1, lsl #1
   824b0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   824b4:	bf18      	it	ne
   824b6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   824ba:	d021      	beq.n	82500 <__addsf3+0x140>
   824bc:	ea92 0f03 	teq	r2, r3
   824c0:	d004      	beq.n	824cc <__addsf3+0x10c>
   824c2:	f092 0f00 	teq	r2, #0
   824c6:	bf08      	it	eq
   824c8:	4608      	moveq	r0, r1
   824ca:	4770      	bx	lr
   824cc:	ea90 0f01 	teq	r0, r1
   824d0:	bf1c      	itt	ne
   824d2:	2000      	movne	r0, #0
   824d4:	4770      	bxne	lr
   824d6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   824da:	d104      	bne.n	824e6 <__addsf3+0x126>
   824dc:	0040      	lsls	r0, r0, #1
   824de:	bf28      	it	cs
   824e0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   824e4:	4770      	bx	lr
   824e6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   824ea:	bf3c      	itt	cc
   824ec:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   824f0:	4770      	bxcc	lr
   824f2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   824f6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   824fa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   824fe:	4770      	bx	lr
   82500:	ea7f 6222 	mvns.w	r2, r2, asr #24
   82504:	bf16      	itet	ne
   82506:	4608      	movne	r0, r1
   82508:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   8250c:	4601      	movne	r1, r0
   8250e:	0242      	lsls	r2, r0, #9
   82510:	bf06      	itte	eq
   82512:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   82516:	ea90 0f01 	teqeq	r0, r1
   8251a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   8251e:	4770      	bx	lr

00082520 <__aeabi_ui2f>:
   82520:	f04f 0300 	mov.w	r3, #0
   82524:	e004      	b.n	82530 <__aeabi_i2f+0x8>
   82526:	bf00      	nop

00082528 <__aeabi_i2f>:
   82528:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   8252c:	bf48      	it	mi
   8252e:	4240      	negmi	r0, r0
   82530:	ea5f 0c00 	movs.w	ip, r0
   82534:	bf08      	it	eq
   82536:	4770      	bxeq	lr
   82538:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   8253c:	4601      	mov	r1, r0
   8253e:	f04f 0000 	mov.w	r0, #0
   82542:	e01c      	b.n	8257e <__aeabi_l2f+0x2a>

00082544 <__aeabi_ul2f>:
   82544:	ea50 0201 	orrs.w	r2, r0, r1
   82548:	bf08      	it	eq
   8254a:	4770      	bxeq	lr
   8254c:	f04f 0300 	mov.w	r3, #0
   82550:	e00a      	b.n	82568 <__aeabi_l2f+0x14>
   82552:	bf00      	nop

00082554 <__aeabi_l2f>:
   82554:	ea50 0201 	orrs.w	r2, r0, r1
   82558:	bf08      	it	eq
   8255a:	4770      	bxeq	lr
   8255c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   82560:	d502      	bpl.n	82568 <__aeabi_l2f+0x14>
   82562:	4240      	negs	r0, r0
   82564:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82568:	ea5f 0c01 	movs.w	ip, r1
   8256c:	bf02      	ittt	eq
   8256e:	4684      	moveq	ip, r0
   82570:	4601      	moveq	r1, r0
   82572:	2000      	moveq	r0, #0
   82574:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   82578:	bf08      	it	eq
   8257a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   8257e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   82582:	fabc f28c 	clz	r2, ip
   82586:	3a08      	subs	r2, #8
   82588:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   8258c:	db10      	blt.n	825b0 <__aeabi_l2f+0x5c>
   8258e:	fa01 fc02 	lsl.w	ip, r1, r2
   82592:	4463      	add	r3, ip
   82594:	fa00 fc02 	lsl.w	ip, r0, r2
   82598:	f1c2 0220 	rsb	r2, r2, #32
   8259c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   825a0:	fa20 f202 	lsr.w	r2, r0, r2
   825a4:	eb43 0002 	adc.w	r0, r3, r2
   825a8:	bf08      	it	eq
   825aa:	f020 0001 	biceq.w	r0, r0, #1
   825ae:	4770      	bx	lr
   825b0:	f102 0220 	add.w	r2, r2, #32
   825b4:	fa01 fc02 	lsl.w	ip, r1, r2
   825b8:	f1c2 0220 	rsb	r2, r2, #32
   825bc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   825c0:	fa21 f202 	lsr.w	r2, r1, r2
   825c4:	eb43 0002 	adc.w	r0, r3, r2
   825c8:	bf08      	it	eq
   825ca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   825ce:	4770      	bx	lr

000825d0 <__aeabi_fmul>:
   825d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
   825d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   825d8:	bf1e      	ittt	ne
   825da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   825de:	ea92 0f0c 	teqne	r2, ip
   825e2:	ea93 0f0c 	teqne	r3, ip
   825e6:	d06f      	beq.n	826c8 <__aeabi_fmul+0xf8>
   825e8:	441a      	add	r2, r3
   825ea:	ea80 0c01 	eor.w	ip, r0, r1
   825ee:	0240      	lsls	r0, r0, #9
   825f0:	bf18      	it	ne
   825f2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   825f6:	d01e      	beq.n	82636 <__aeabi_fmul+0x66>
   825f8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   825fc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   82600:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   82604:	fba0 3101 	umull	r3, r1, r0, r1
   82608:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   8260c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   82610:	bf3e      	ittt	cc
   82612:	0049      	lslcc	r1, r1, #1
   82614:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   82618:	005b      	lslcc	r3, r3, #1
   8261a:	ea40 0001 	orr.w	r0, r0, r1
   8261e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   82622:	2afd      	cmp	r2, #253	; 0xfd
   82624:	d81d      	bhi.n	82662 <__aeabi_fmul+0x92>
   82626:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   8262a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   8262e:	bf08      	it	eq
   82630:	f020 0001 	biceq.w	r0, r0, #1
   82634:	4770      	bx	lr
   82636:	f090 0f00 	teq	r0, #0
   8263a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   8263e:	bf08      	it	eq
   82640:	0249      	lsleq	r1, r1, #9
   82642:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   82646:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   8264a:	3a7f      	subs	r2, #127	; 0x7f
   8264c:	bfc2      	ittt	gt
   8264e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   82652:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   82656:	4770      	bxgt	lr
   82658:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8265c:	f04f 0300 	mov.w	r3, #0
   82660:	3a01      	subs	r2, #1
   82662:	dc5d      	bgt.n	82720 <__aeabi_fmul+0x150>
   82664:	f112 0f19 	cmn.w	r2, #25
   82668:	bfdc      	itt	le
   8266a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   8266e:	4770      	bxle	lr
   82670:	f1c2 0200 	rsb	r2, r2, #0
   82674:	0041      	lsls	r1, r0, #1
   82676:	fa21 f102 	lsr.w	r1, r1, r2
   8267a:	f1c2 0220 	rsb	r2, r2, #32
   8267e:	fa00 fc02 	lsl.w	ip, r0, r2
   82682:	ea5f 0031 	movs.w	r0, r1, rrx
   82686:	f140 0000 	adc.w	r0, r0, #0
   8268a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   8268e:	bf08      	it	eq
   82690:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   82694:	4770      	bx	lr
   82696:	f092 0f00 	teq	r2, #0
   8269a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   8269e:	bf02      	ittt	eq
   826a0:	0040      	lsleq	r0, r0, #1
   826a2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   826a6:	3a01      	subeq	r2, #1
   826a8:	d0f9      	beq.n	8269e <__aeabi_fmul+0xce>
   826aa:	ea40 000c 	orr.w	r0, r0, ip
   826ae:	f093 0f00 	teq	r3, #0
   826b2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   826b6:	bf02      	ittt	eq
   826b8:	0049      	lsleq	r1, r1, #1
   826ba:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   826be:	3b01      	subeq	r3, #1
   826c0:	d0f9      	beq.n	826b6 <__aeabi_fmul+0xe6>
   826c2:	ea41 010c 	orr.w	r1, r1, ip
   826c6:	e78f      	b.n	825e8 <__aeabi_fmul+0x18>
   826c8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   826cc:	ea92 0f0c 	teq	r2, ip
   826d0:	bf18      	it	ne
   826d2:	ea93 0f0c 	teqne	r3, ip
   826d6:	d00a      	beq.n	826ee <__aeabi_fmul+0x11e>
   826d8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   826dc:	bf18      	it	ne
   826de:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   826e2:	d1d8      	bne.n	82696 <__aeabi_fmul+0xc6>
   826e4:	ea80 0001 	eor.w	r0, r0, r1
   826e8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   826ec:	4770      	bx	lr
   826ee:	f090 0f00 	teq	r0, #0
   826f2:	bf17      	itett	ne
   826f4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   826f8:	4608      	moveq	r0, r1
   826fa:	f091 0f00 	teqne	r1, #0
   826fe:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   82702:	d014      	beq.n	8272e <__aeabi_fmul+0x15e>
   82704:	ea92 0f0c 	teq	r2, ip
   82708:	d101      	bne.n	8270e <__aeabi_fmul+0x13e>
   8270a:	0242      	lsls	r2, r0, #9
   8270c:	d10f      	bne.n	8272e <__aeabi_fmul+0x15e>
   8270e:	ea93 0f0c 	teq	r3, ip
   82712:	d103      	bne.n	8271c <__aeabi_fmul+0x14c>
   82714:	024b      	lsls	r3, r1, #9
   82716:	bf18      	it	ne
   82718:	4608      	movne	r0, r1
   8271a:	d108      	bne.n	8272e <__aeabi_fmul+0x15e>
   8271c:	ea80 0001 	eor.w	r0, r0, r1
   82720:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   82724:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   82728:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8272c:	4770      	bx	lr
   8272e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   82732:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   82736:	4770      	bx	lr

00082738 <__aeabi_fdiv>:
   82738:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8273c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   82740:	bf1e      	ittt	ne
   82742:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   82746:	ea92 0f0c 	teqne	r2, ip
   8274a:	ea93 0f0c 	teqne	r3, ip
   8274e:	d069      	beq.n	82824 <__aeabi_fdiv+0xec>
   82750:	eba2 0203 	sub.w	r2, r2, r3
   82754:	ea80 0c01 	eor.w	ip, r0, r1
   82758:	0249      	lsls	r1, r1, #9
   8275a:	ea4f 2040 	mov.w	r0, r0, lsl #9
   8275e:	d037      	beq.n	827d0 <__aeabi_fdiv+0x98>
   82760:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   82764:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   82768:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   8276c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   82770:	428b      	cmp	r3, r1
   82772:	bf38      	it	cc
   82774:	005b      	lslcc	r3, r3, #1
   82776:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   8277a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   8277e:	428b      	cmp	r3, r1
   82780:	bf24      	itt	cs
   82782:	1a5b      	subcs	r3, r3, r1
   82784:	ea40 000c 	orrcs.w	r0, r0, ip
   82788:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   8278c:	bf24      	itt	cs
   8278e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   82792:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   82796:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   8279a:	bf24      	itt	cs
   8279c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   827a0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   827a4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   827a8:	bf24      	itt	cs
   827aa:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   827ae:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   827b2:	011b      	lsls	r3, r3, #4
   827b4:	bf18      	it	ne
   827b6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   827ba:	d1e0      	bne.n	8277e <__aeabi_fdiv+0x46>
   827bc:	2afd      	cmp	r2, #253	; 0xfd
   827be:	f63f af50 	bhi.w	82662 <__aeabi_fmul+0x92>
   827c2:	428b      	cmp	r3, r1
   827c4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   827c8:	bf08      	it	eq
   827ca:	f020 0001 	biceq.w	r0, r0, #1
   827ce:	4770      	bx	lr
   827d0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   827d4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   827d8:	327f      	adds	r2, #127	; 0x7f
   827da:	bfc2      	ittt	gt
   827dc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   827e0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   827e4:	4770      	bxgt	lr
   827e6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   827ea:	f04f 0300 	mov.w	r3, #0
   827ee:	3a01      	subs	r2, #1
   827f0:	e737      	b.n	82662 <__aeabi_fmul+0x92>
   827f2:	f092 0f00 	teq	r2, #0
   827f6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   827fa:	bf02      	ittt	eq
   827fc:	0040      	lsleq	r0, r0, #1
   827fe:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   82802:	3a01      	subeq	r2, #1
   82804:	d0f9      	beq.n	827fa <__aeabi_fdiv+0xc2>
   82806:	ea40 000c 	orr.w	r0, r0, ip
   8280a:	f093 0f00 	teq	r3, #0
   8280e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   82812:	bf02      	ittt	eq
   82814:	0049      	lsleq	r1, r1, #1
   82816:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   8281a:	3b01      	subeq	r3, #1
   8281c:	d0f9      	beq.n	82812 <__aeabi_fdiv+0xda>
   8281e:	ea41 010c 	orr.w	r1, r1, ip
   82822:	e795      	b.n	82750 <__aeabi_fdiv+0x18>
   82824:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   82828:	ea92 0f0c 	teq	r2, ip
   8282c:	d108      	bne.n	82840 <__aeabi_fdiv+0x108>
   8282e:	0242      	lsls	r2, r0, #9
   82830:	f47f af7d 	bne.w	8272e <__aeabi_fmul+0x15e>
   82834:	ea93 0f0c 	teq	r3, ip
   82838:	f47f af70 	bne.w	8271c <__aeabi_fmul+0x14c>
   8283c:	4608      	mov	r0, r1
   8283e:	e776      	b.n	8272e <__aeabi_fmul+0x15e>
   82840:	ea93 0f0c 	teq	r3, ip
   82844:	d104      	bne.n	82850 <__aeabi_fdiv+0x118>
   82846:	024b      	lsls	r3, r1, #9
   82848:	f43f af4c 	beq.w	826e4 <__aeabi_fmul+0x114>
   8284c:	4608      	mov	r0, r1
   8284e:	e76e      	b.n	8272e <__aeabi_fmul+0x15e>
   82850:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   82854:	bf18      	it	ne
   82856:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   8285a:	d1ca      	bne.n	827f2 <__aeabi_fdiv+0xba>
   8285c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   82860:	f47f af5c 	bne.w	8271c <__aeabi_fmul+0x14c>
   82864:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   82868:	f47f af3c 	bne.w	826e4 <__aeabi_fmul+0x114>
   8286c:	e75f      	b.n	8272e <__aeabi_fmul+0x15e>
   8286e:	bf00      	nop

00082870 <__aeabi_f2uiz>:
   82870:	0042      	lsls	r2, r0, #1
   82872:	d20e      	bcs.n	82892 <__aeabi_f2uiz+0x22>
   82874:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   82878:	d30b      	bcc.n	82892 <__aeabi_f2uiz+0x22>
   8287a:	f04f 039e 	mov.w	r3, #158	; 0x9e
   8287e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   82882:	d409      	bmi.n	82898 <__aeabi_f2uiz+0x28>
   82884:	ea4f 2300 	mov.w	r3, r0, lsl #8
   82888:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8288c:	fa23 f002 	lsr.w	r0, r3, r2
   82890:	4770      	bx	lr
   82892:	f04f 0000 	mov.w	r0, #0
   82896:	4770      	bx	lr
   82898:	f112 0f61 	cmn.w	r2, #97	; 0x61
   8289c:	d101      	bne.n	828a2 <__aeabi_f2uiz+0x32>
   8289e:	0242      	lsls	r2, r0, #9
   828a0:	d102      	bne.n	828a8 <__aeabi_f2uiz+0x38>
   828a2:	f04f 30ff 	mov.w	r0, #4294967295
   828a6:	4770      	bx	lr
   828a8:	f04f 0000 	mov.w	r0, #0
   828ac:	4770      	bx	lr
   828ae:	bf00      	nop

000828b0 <__libc_init_array>:
   828b0:	b570      	push	{r4, r5, r6, lr}
   828b2:	4e0f      	ldr	r6, [pc, #60]	; (828f0 <__libc_init_array+0x40>)
   828b4:	4d0f      	ldr	r5, [pc, #60]	; (828f4 <__libc_init_array+0x44>)
   828b6:	1b76      	subs	r6, r6, r5
   828b8:	10b6      	asrs	r6, r6, #2
   828ba:	bf18      	it	ne
   828bc:	2400      	movne	r4, #0
   828be:	d005      	beq.n	828cc <__libc_init_array+0x1c>
   828c0:	3401      	adds	r4, #1
   828c2:	f855 3b04 	ldr.w	r3, [r5], #4
   828c6:	4798      	blx	r3
   828c8:	42a6      	cmp	r6, r4
   828ca:	d1f9      	bne.n	828c0 <__libc_init_array+0x10>
   828cc:	4e0a      	ldr	r6, [pc, #40]	; (828f8 <__libc_init_array+0x48>)
   828ce:	4d0b      	ldr	r5, [pc, #44]	; (828fc <__libc_init_array+0x4c>)
   828d0:	f000 f8a8 	bl	82a24 <_init>
   828d4:	1b76      	subs	r6, r6, r5
   828d6:	10b6      	asrs	r6, r6, #2
   828d8:	bf18      	it	ne
   828da:	2400      	movne	r4, #0
   828dc:	d006      	beq.n	828ec <__libc_init_array+0x3c>
   828de:	3401      	adds	r4, #1
   828e0:	f855 3b04 	ldr.w	r3, [r5], #4
   828e4:	4798      	blx	r3
   828e6:	42a6      	cmp	r6, r4
   828e8:	d1f9      	bne.n	828de <__libc_init_array+0x2e>
   828ea:	bd70      	pop	{r4, r5, r6, pc}
   828ec:	bd70      	pop	{r4, r5, r6, pc}
   828ee:	bf00      	nop
   828f0:	00082a30 	.word	0x00082a30
   828f4:	00082a30 	.word	0x00082a30
   828f8:	00082a38 	.word	0x00082a38
   828fc:	00082a30 	.word	0x00082a30

00082900 <register_fini>:
   82900:	4b02      	ldr	r3, [pc, #8]	; (8290c <register_fini+0xc>)
   82902:	b113      	cbz	r3, 8290a <register_fini+0xa>
   82904:	4802      	ldr	r0, [pc, #8]	; (82910 <register_fini+0x10>)
   82906:	f000 b805 	b.w	82914 <atexit>
   8290a:	4770      	bx	lr
   8290c:	00000000 	.word	0x00000000
   82910:	00082921 	.word	0x00082921

00082914 <atexit>:
   82914:	2300      	movs	r3, #0
   82916:	4601      	mov	r1, r0
   82918:	461a      	mov	r2, r3
   8291a:	4618      	mov	r0, r3
   8291c:	f000 b81e 	b.w	8295c <__register_exitproc>

00082920 <__libc_fini_array>:
   82920:	b538      	push	{r3, r4, r5, lr}
   82922:	4c0a      	ldr	r4, [pc, #40]	; (8294c <__libc_fini_array+0x2c>)
   82924:	4d0a      	ldr	r5, [pc, #40]	; (82950 <__libc_fini_array+0x30>)
   82926:	1b64      	subs	r4, r4, r5
   82928:	10a4      	asrs	r4, r4, #2
   8292a:	d00a      	beq.n	82942 <__libc_fini_array+0x22>
   8292c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   82930:	3b01      	subs	r3, #1
   82932:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   82936:	3c01      	subs	r4, #1
   82938:	f855 3904 	ldr.w	r3, [r5], #-4
   8293c:	4798      	blx	r3
   8293e:	2c00      	cmp	r4, #0
   82940:	d1f9      	bne.n	82936 <__libc_fini_array+0x16>
   82942:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82946:	f000 b877 	b.w	82a38 <_fini>
   8294a:	bf00      	nop
   8294c:	00082a48 	.word	0x00082a48
   82950:	00082a44 	.word	0x00082a44

00082954 <__retarget_lock_acquire_recursive>:
   82954:	4770      	bx	lr
   82956:	bf00      	nop

00082958 <__retarget_lock_release_recursive>:
   82958:	4770      	bx	lr
   8295a:	bf00      	nop

0008295c <__register_exitproc>:
   8295c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   82960:	4d2c      	ldr	r5, [pc, #176]	; (82a14 <__register_exitproc+0xb8>)
   82962:	4606      	mov	r6, r0
   82964:	6828      	ldr	r0, [r5, #0]
   82966:	4698      	mov	r8, r3
   82968:	460f      	mov	r7, r1
   8296a:	4691      	mov	r9, r2
   8296c:	f7ff fff2 	bl	82954 <__retarget_lock_acquire_recursive>
   82970:	4b29      	ldr	r3, [pc, #164]	; (82a18 <__register_exitproc+0xbc>)
   82972:	681c      	ldr	r4, [r3, #0]
   82974:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   82978:	2b00      	cmp	r3, #0
   8297a:	d03e      	beq.n	829fa <__register_exitproc+0x9e>
   8297c:	685a      	ldr	r2, [r3, #4]
   8297e:	2a1f      	cmp	r2, #31
   82980:	dc1c      	bgt.n	829bc <__register_exitproc+0x60>
   82982:	f102 0e01 	add.w	lr, r2, #1
   82986:	b176      	cbz	r6, 829a6 <__register_exitproc+0x4a>
   82988:	2101      	movs	r1, #1
   8298a:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   8298e:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   82992:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   82996:	4091      	lsls	r1, r2
   82998:	4308      	orrs	r0, r1
   8299a:	2e02      	cmp	r6, #2
   8299c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   829a0:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   829a4:	d023      	beq.n	829ee <__register_exitproc+0x92>
   829a6:	3202      	adds	r2, #2
   829a8:	f8c3 e004 	str.w	lr, [r3, #4]
   829ac:	6828      	ldr	r0, [r5, #0]
   829ae:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   829b2:	f7ff ffd1 	bl	82958 <__retarget_lock_release_recursive>
   829b6:	2000      	movs	r0, #0
   829b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   829bc:	4b17      	ldr	r3, [pc, #92]	; (82a1c <__register_exitproc+0xc0>)
   829be:	b30b      	cbz	r3, 82a04 <__register_exitproc+0xa8>
   829c0:	f44f 70c8 	mov.w	r0, #400	; 0x190
   829c4:	f3af 8000 	nop.w
   829c8:	4603      	mov	r3, r0
   829ca:	b1d8      	cbz	r0, 82a04 <__register_exitproc+0xa8>
   829cc:	2000      	movs	r0, #0
   829ce:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   829d2:	f04f 0e01 	mov.w	lr, #1
   829d6:	6058      	str	r0, [r3, #4]
   829d8:	6019      	str	r1, [r3, #0]
   829da:	4602      	mov	r2, r0
   829dc:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   829e0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   829e4:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   829e8:	2e00      	cmp	r6, #0
   829ea:	d0dc      	beq.n	829a6 <__register_exitproc+0x4a>
   829ec:	e7cc      	b.n	82988 <__register_exitproc+0x2c>
   829ee:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   829f2:	4301      	orrs	r1, r0
   829f4:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   829f8:	e7d5      	b.n	829a6 <__register_exitproc+0x4a>
   829fa:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   829fe:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   82a02:	e7bb      	b.n	8297c <__register_exitproc+0x20>
   82a04:	6828      	ldr	r0, [r5, #0]
   82a06:	f7ff ffa7 	bl	82958 <__retarget_lock_release_recursive>
   82a0a:	f04f 30ff 	mov.w	r0, #4294967295
   82a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82a12:	bf00      	nop
   82a14:	200705b8 	.word	0x200705b8
   82a18:	00082a20 	.word	0x00082a20
   82a1c:	00000000 	.word	0x00000000

00082a20 <_global_impure_ptr>:
   82a20:	20070190                                ... 

00082a24 <_init>:
   82a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82a26:	bf00      	nop
   82a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82a2a:	bc08      	pop	{r3}
   82a2c:	469e      	mov	lr, r3
   82a2e:	4770      	bx	lr

00082a30 <__init_array_start>:
   82a30:	00082901 	.word	0x00082901

00082a34 <__frame_dummy_init_array_entry>:
   82a34:	00080119                                ....

00082a38 <_fini>:
   82a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82a3a:	bf00      	nop
   82a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82a3e:	bc08      	pop	{r3}
   82a40:	469e      	mov	lr, r3
   82a42:	4770      	bx	lr

00082a44 <__fini_array_start>:
   82a44:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
{
20070000:	b480      	push	{r7}
20070002:	af00      	add	r7, sp, #0
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070004:	4b2a      	ldr	r3, [pc, #168]	; (200700b0 <SystemInit+0xb0>)
20070006:	f44f 6280 	mov.w	r2, #1024	; 0x400
2007000a:	601a      	str	r2, [r3, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	4b29      	ldr	r3, [pc, #164]	; (200700b4 <SystemInit+0xb4>)
2007000e:	f44f 6280 	mov.w	r2, #1024	; 0x400
20070012:	601a      	str	r2, [r3, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20070014:	4b28      	ldr	r3, [pc, #160]	; (200700b8 <SystemInit+0xb8>)
20070016:	6a1b      	ldr	r3, [r3, #32]
20070018:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
2007001c:	2b00      	cmp	r3, #0
2007001e:	d109      	bne.n	20070034 <SystemInit+0x34>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070020:	4b25      	ldr	r3, [pc, #148]	; (200700b8 <SystemInit+0xb8>)
20070022:	4a26      	ldr	r2, [pc, #152]	; (200700bc <SystemInit+0xbc>)
20070024:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
20070026:	bf00      	nop
20070028:	4b23      	ldr	r3, [pc, #140]	; (200700b8 <SystemInit+0xb8>)
2007002a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007002c:	f003 0301 	and.w	r3, r3, #1
20070030:	2b00      	cmp	r3, #0
20070032:	d0f9      	beq.n	20070028 <SystemInit+0x28>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4b20      	ldr	r3, [pc, #128]	; (200700b8 <SystemInit+0xb8>)
20070036:	4a22      	ldr	r2, [pc, #136]	; (200700c0 <SystemInit+0xc0>)
20070038:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	bf00      	nop
2007003c:	4b1e      	ldr	r3, [pc, #120]	; (200700b8 <SystemInit+0xb8>)
2007003e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070040:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
20070044:	2b00      	cmp	r3, #0
20070046:	d0f9      	beq.n	2007003c <SystemInit+0x3c>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070048:	4a1b      	ldr	r2, [pc, #108]	; (200700b8 <SystemInit+0xb8>)
2007004a:	4b1b      	ldr	r3, [pc, #108]	; (200700b8 <SystemInit+0xb8>)
2007004c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2007004e:	f023 0303 	bic.w	r3, r3, #3
20070052:	f043 0301 	orr.w	r3, r3, #1
20070056:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070058:	bf00      	nop
2007005a:	4b17      	ldr	r3, [pc, #92]	; (200700b8 <SystemInit+0xb8>)
2007005c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007005e:	f003 0308 	and.w	r3, r3, #8
20070062:	2b00      	cmp	r3, #0
20070064:	d0f9      	beq.n	2007005a <SystemInit+0x5a>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070066:	4b14      	ldr	r3, [pc, #80]	; (200700b8 <SystemInit+0xb8>)
20070068:	4a16      	ldr	r2, [pc, #88]	; (200700c4 <SystemInit+0xc4>)
2007006a:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
2007006c:	bf00      	nop
2007006e:	4b12      	ldr	r3, [pc, #72]	; (200700b8 <SystemInit+0xb8>)
20070070:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070072:	f003 0302 	and.w	r3, r3, #2
20070076:	2b00      	cmp	r3, #0
20070078:	d0f9      	beq.n	2007006e <SystemInit+0x6e>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007007a:	4b0f      	ldr	r3, [pc, #60]	; (200700b8 <SystemInit+0xb8>)
2007007c:	2211      	movs	r2, #17
2007007e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070080:	bf00      	nop
20070082:	4b0d      	ldr	r3, [pc, #52]	; (200700b8 <SystemInit+0xb8>)
20070084:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070086:	f003 0308 	and.w	r3, r3, #8
2007008a:	2b00      	cmp	r3, #0
2007008c:	d0f9      	beq.n	20070082 <SystemInit+0x82>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007008e:	4b0a      	ldr	r3, [pc, #40]	; (200700b8 <SystemInit+0xb8>)
20070090:	2212      	movs	r2, #18
20070092:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070094:	bf00      	nop
20070096:	4b08      	ldr	r3, [pc, #32]	; (200700b8 <SystemInit+0xb8>)
20070098:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007009a:	f003 0308 	and.w	r3, r3, #8
2007009e:	2b00      	cmp	r3, #0
200700a0:	d0f9      	beq.n	20070096 <SystemInit+0x96>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
200700a2:	4b09      	ldr	r3, [pc, #36]	; (200700c8 <SystemInit+0xc8>)
200700a4:	4a09      	ldr	r2, [pc, #36]	; (200700cc <SystemInit+0xcc>)
200700a6:	601a      	str	r2, [r3, #0]
}
200700a8:	bf00      	nop
200700aa:	46bd      	mov	sp, r7
200700ac:	bc80      	pop	{r7}
200700ae:	4770      	bx	lr
200700b0:	400e0a00 	.word	0x400e0a00
200700b4:	400e0c00 	.word	0x400e0c00
200700b8:	400e0600 	.word	0x400e0600
200700bc:	00370809 	.word	0x00370809
200700c0:	01370809 	.word	0x01370809
200700c4:	200d3f01 	.word	0x200d3f01
200700c8:	2007018c 	.word	0x2007018c
200700cc:	0501bd00 	.word	0x0501bd00

200700d0 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200700d0:	b480      	push	{r7}
200700d2:	b083      	sub	sp, #12
200700d4:	af00      	add	r7, sp, #0
200700d6:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700d8:	687b      	ldr	r3, [r7, #4]
200700da:	4a25      	ldr	r2, [pc, #148]	; (20070170 <system_init_flash+0xa0>)
200700dc:	4293      	cmp	r3, r2
200700de:	d806      	bhi.n	200700ee <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700e0:	4b24      	ldr	r3, [pc, #144]	; (20070174 <system_init_flash+0xa4>)
200700e2:	2200      	movs	r2, #0
200700e4:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700e6:	4b24      	ldr	r3, [pc, #144]	; (20070178 <system_init_flash+0xa8>)
200700e8:	2200      	movs	r2, #0
200700ea:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
	}
}
200700ec:	e03b      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700ee:	687b      	ldr	r3, [r7, #4]
200700f0:	4a22      	ldr	r2, [pc, #136]	; (2007017c <system_init_flash+0xac>)
200700f2:	4293      	cmp	r3, r2
200700f4:	d808      	bhi.n	20070108 <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700f6:	4b1f      	ldr	r3, [pc, #124]	; (20070174 <system_init_flash+0xa4>)
200700f8:	f44f 7280 	mov.w	r2, #256	; 0x100
200700fc:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700fe:	4b1e      	ldr	r3, [pc, #120]	; (20070178 <system_init_flash+0xa8>)
20070100:	f44f 7280 	mov.w	r2, #256	; 0x100
20070104:	601a      	str	r2, [r3, #0]
}
20070106:	e02e      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
20070108:	687b      	ldr	r3, [r7, #4]
2007010a:	4a1d      	ldr	r2, [pc, #116]	; (20070180 <system_init_flash+0xb0>)
2007010c:	4293      	cmp	r3, r2
2007010e:	d808      	bhi.n	20070122 <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
20070110:	4b18      	ldr	r3, [pc, #96]	; (20070174 <system_init_flash+0xa4>)
20070112:	f44f 7200 	mov.w	r2, #512	; 0x200
20070116:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
20070118:	4b17      	ldr	r3, [pc, #92]	; (20070178 <system_init_flash+0xa8>)
2007011a:	f44f 7200 	mov.w	r2, #512	; 0x200
2007011e:	601a      	str	r2, [r3, #0]
}
20070120:	e021      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
20070122:	687b      	ldr	r3, [r7, #4]
20070124:	4a17      	ldr	r2, [pc, #92]	; (20070184 <system_init_flash+0xb4>)
20070126:	4293      	cmp	r3, r2
20070128:	d808      	bhi.n	2007013c <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
2007012a:	4b12      	ldr	r3, [pc, #72]	; (20070174 <system_init_flash+0xa4>)
2007012c:	f44f 7240 	mov.w	r2, #768	; 0x300
20070130:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
20070132:	4b11      	ldr	r3, [pc, #68]	; (20070178 <system_init_flash+0xa8>)
20070134:	f44f 7240 	mov.w	r2, #768	; 0x300
20070138:	601a      	str	r2, [r3, #0]
}
2007013a:	e014      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
2007013c:	687b      	ldr	r3, [r7, #4]
2007013e:	4a12      	ldr	r2, [pc, #72]	; (20070188 <system_init_flash+0xb8>)
20070140:	4293      	cmp	r3, r2
20070142:	d808      	bhi.n	20070156 <system_init_flash+0x86>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070144:	4b0b      	ldr	r3, [pc, #44]	; (20070174 <system_init_flash+0xa4>)
20070146:	f44f 6280 	mov.w	r2, #1024	; 0x400
2007014a:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
2007014c:	4b0a      	ldr	r3, [pc, #40]	; (20070178 <system_init_flash+0xa8>)
2007014e:	f44f 6280 	mov.w	r2, #1024	; 0x400
20070152:	601a      	str	r2, [r3, #0]
}
20070154:	e007      	b.n	20070166 <system_init_flash+0x96>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070156:	4b07      	ldr	r3, [pc, #28]	; (20070174 <system_init_flash+0xa4>)
20070158:	f44f 62a0 	mov.w	r2, #1280	; 0x500
2007015c:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007015e:	4b06      	ldr	r3, [pc, #24]	; (20070178 <system_init_flash+0xa8>)
20070160:	f44f 62a0 	mov.w	r2, #1280	; 0x500
20070164:	601a      	str	r2, [r3, #0]
}
20070166:	bf00      	nop
20070168:	370c      	adds	r7, #12
2007016a:	46bd      	mov	sp, r7
2007016c:	bc80      	pop	{r7}
2007016e:	4770      	bx	lr
20070170:	0121eabf 	.word	0x0121eabf
20070174:	400e0a00 	.word	0x400e0a00
20070178:	400e0c00 	.word	0x400e0c00
2007017c:	02faf07f 	.word	0x02faf07f
20070180:	03d08fff 	.word	0x03d08fff
20070184:	04c4b3ff 	.word	0x04c4b3ff
20070188:	055d4a7f 	.word	0x055d4a7f

2007018c <SystemCoreClock>:
2007018c:	003d0900                                ..=.

20070190 <impure_data>:
20070190:	00000000 2007047c 200704e4 2007054c     ....|.. ... L.. 
	...
20070238:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070248:	0005deec 0000000b 00000000 00000000     ................
	...

200705b8 <__atexit_recursive_mutex>:
200705b8:	200705f8                                ... 
