[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Wed May 14 12:20:14 2025
[*]
[dumpfile] "/Work/VLSI/femtoRV/bench.vcd"
[dumpfile_mtime] "Wed May 14 12:18:09 2025"
[dumpfile_size] 21747680
[savefile] "/Work/VLSI/femtoRV/test_cpu_load_flash.gtkw"
[timestart] 0
[size] 1920 1011
[pos] -51 -51
*-29.787039 245400000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] bench.
[treeopen] bench.uut.
[treeopen] bench.uut.mult1.
[treeopen] bench.uut.per_uart.
[sst_width] 417
[signals_width] 378
[sst_expanded] 1
[sst_vpaned_height] 566
@28
bench.uut.clk
bench.uut.resetn
@22
[color] 3
bench.uut.CPU.instr[31:2]
[color] 3
bench.uut.cs[6:0]
bench.uut.CPU.state[3:0]
bench.uut.CPU.PC[23:0]
@28
bench.uut.rd
@22
bench.uut.cs[6:0]
@28
[color] 2
bench.uut.spi_clk
[color] 2
bench.uut.spi_cs_n
[color] 2
bench.uut.spi_miso
[color] 2
bench.uut.spi_mosi
[color] 2
bench.uut.mapped_spi_flash.rstrb
@22
[color] 2
bench.uut.CPU.state[3:0]
[color] 2
bench.uut.mapped_spi_flash.rcv_bitcount[5:0]
[color] 2
bench.uut.mapped_spi_flash.snd_bitcount[5:0]
@c00022
[color] 2
bench.uut.mapped_spi_flash.rcv_data[31:0]
@28
[color] 2
(0)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(1)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(2)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(3)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(4)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(5)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(6)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(7)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(8)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(9)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(10)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(11)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(12)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(13)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(14)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(15)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(16)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(17)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(18)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(19)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(20)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(21)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(22)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(23)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(24)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(25)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(26)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(27)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(28)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(29)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(30)bench.uut.mapped_spi_flash.rcv_data[31:0]
[color] 2
(31)bench.uut.mapped_spi_flash.rcv_data[31:0]
@1401200
-group_end
@22
[color] 2
bench.uut.mapped_spi_flash.word_address[19:0]
[color] 2
bench.uut.mapped_spi_flash.cmd_addr[31:0]
@28
bench.uut.mapped_spi_flash.rbusy
@22
bench.uut.cs[6:0]
bench.uut.mem_rdata[31:0]
bench.uut.CPU.mem_addr[31:0]
bench.uut.CPU.PC[23:0]
bench.uut.CPU.aluShamt[4:0]
@28
bench.uut.CPU.aluBusy
bench.uut.CPU.mem_rbusy
bench.uut.per_uart.cs
@22
bench.uut.CPU.rs1[31:0]
bench.uut.CPU.rs2[31:0]
@28
bench.uut.CPU.writeBack
@22
bench.uut.CPU.writeBackData[31:0]
bench.uut.CPU.aluIn1[31:0]
bench.uut.CPU.aluIn2[31:0]
@28
bench.uut.CPU.mem_rstrb
bench.uut.CPU.aluWr
@22
[color] 5
bench.uut.RAM.mem_wmask[3:0]
bench.uut.RAM.mem_addr[31:0]
[color] 5
bench.uut.RAM.mem_wdata[31:0]
[color] 5
bench.uut.RAM.mem_rdata[31:0]
@28
[color] 5
(0)bench.uut.cs[6:0]
@821
[color] 6
bench.uut.per_uart.d_in_uart[7:0]
@28
[color] 6
bench.uut.RXD
[color] 6
bench.uut.per_uart.uart0.rx_avail
[color] 6
bench.uut.TXD
[color] 6
bench.uut.per_uart.tx_busy
[color] 6
bench.uut.per_uart.cs
[color] 6
bench.uut.per_uart.rd
@22
bench.uut.CPU.\registerFile[0][31:0]
bench.uut.CPU.\registerFile[1][31:0]
@820
bench.uut.per_uart.uart0.tx_data[7:0]
@28
bench.uut.RAM.cs
bench.uut.RAM.rd
bench.uut.RAM.wr
@22
bench.uut.mult1.A[15:0]
bench.uut.mult1.B[15:0]
@28
bench.uut.mult1.init
bench.uut.mult1.done
@22
bench.uut.mult1.result[31:0]
bench.uut.RAM.word_addr[29:0]
bench.uut.CPU.\registerFile[1][31:0]
bench.uut.CPU.\registerFile[2][31:0]
bench.uut.CPU.\registerFile[3][31:0]
bench.uut.CPU.\registerFile[4][31:0]
bench.uut.CPU.\registerFile[5][31:0]
bench.uut.CPU.\registerFile[6][31:0]
bench.uut.CPU.\registerFile[10][31:0]
bench.uut.CPU.\registerFile[7][31:0]
bench.uut.RAM.\MEM[0][31:0]
bench.uut.RAM.\MEM[1][31:0]
bench.uut.RAM.\MEM[2][31:0]
bench.uut.RAM.\MEM[3][31:0]
bench.uut.RAM.\MEM[4][31:0]
bench.uut.RAM.\MEM[5][31:0]
bench.uut.RAM.\MEM[6][31:0]
bench.uut.RAM.\MEM[7][31:0]
bench.uut.RAM.\MEM[8][31:0]
bench.uut.RAM.\MEM[9][31:0]
bench.uut.RAM.\MEM[10][31:0]
bench.uut.RAM.\MEM[11][31:0]
bench.uut.RAM.\MEM[12][31:0]
bench.uut.RAM.\MEM[13][31:0]
bench.uut.RAM.\MEM[14][31:0]
bench.uut.RAM.\MEM[15][31:0]
[pattern_trace] 1
[pattern_trace] 0
