

================================================================
== Vitis HLS Report for 'read_B'
================================================================
* Date:           Fri Jun  9 10:19:59 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        kernel_acc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|        ?|  20.000 ns|         ?|    2|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- matrixB_rd  |        3|        ?|         3|          -|          -|  1 ~ ?|        no|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      81|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     119|    -|
|Register         |        -|     -|     139|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     139|     220|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U15  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln38_fu_167_p2     |         +|   0|  0|  38|          31|           1|
    |ap_block_state2_io     |       and|   0|  0|   2|           1|           1|
    |icmp_ln38_1_fu_162_p2  |      icmp|   0|  0|  19|          31|          31|
    |icmp_ln38_fu_124_p2    |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  81|          96|          35|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |N_c_blk_n            |   9|          2|    1|          2|
    |ap_NS_fsm            |  65|         12|    1|         12|
    |ap_done              |   9|          2|    1|          2|
    |fifoMatrixB14_blk_n  |   9|          2|    1|          2|
    |gmem3_blk_n_AR       |   9|          2|    1|          2|
    |gmem3_blk_n_R        |   9|          2|    1|          2|
    |i_fu_70              |   9|          2|   31|         62|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 119|         24|   37|         84|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  11|   0|   11|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |dataSize_reg_178         |  32|   0|   32|          0|
    |gmem3_addr_read_reg_209  |  32|   0|   32|          0|
    |i_fu_70                  |  31|   0|   31|          0|
    |icmp_ln38_reg_184        |   1|   0|    1|          0|
    |trunc_ln38_reg_195       |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 139|   0|  139|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|         read_B|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|         read_B|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|         read_B|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|         read_B|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|         read_B|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|         read_B|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|         read_B|  return value|
|K                     |   in|   32|     ap_none|              K|        scalar|
|N                     |   in|   32|     ap_none|              N|        scalar|
|m_axi_gmem3_AWVALID   |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWREADY   |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWADDR    |  out|   64|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWID      |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWLEN     |  out|   32|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWSIZE    |  out|    3|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWBURST   |  out|    2|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWLOCK    |  out|    2|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWCACHE   |  out|    4|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWPROT    |  out|    3|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWQOS     |  out|    4|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWREGION  |  out|    4|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWUSER    |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_WVALID    |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_WREADY    |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_WDATA     |  out|   32|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_WSTRB     |  out|    4|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_WLAST     |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_WID       |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_WUSER     |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARVALID   |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARREADY   |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARADDR    |  out|   64|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARID      |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARLEN     |  out|   32|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARSIZE    |  out|    3|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARBURST   |  out|    2|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARLOCK    |  out|    2|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARCACHE   |  out|    4|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARPROT    |  out|    3|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARQOS     |  out|    4|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARREGION  |  out|    4|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARUSER    |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_RVALID    |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_RREADY    |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_RDATA     |   in|   32|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_RLAST     |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_RID       |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_RUSER     |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_RRESP     |   in|    2|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_BVALID    |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_BREADY    |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_BRESP     |   in|    2|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_BID       |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_BUSER     |   in|    1|       m_axi|          gmem3|       pointer|
|matrixB_i             |   in|   64|     ap_none|      matrixB_i|        scalar|
|fifoMatrixB14_din     |  out|   32|     ap_fifo|  fifoMatrixB14|       pointer|
|fifoMatrixB14_full_n  |   in|    1|     ap_fifo|  fifoMatrixB14|       pointer|
|fifoMatrixB14_write   |  out|    1|     ap_fifo|  fifoMatrixB14|       pointer|
|N_c_din               |  out|   32|     ap_fifo|            N_c|       pointer|
|N_c_full_n            |   in|    1|     ap_fifo|            N_c|       pointer|
|N_c_write             |  out|    1|     ap_fifo|            N_c|       pointer|
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.41>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N"   --->   Operation 12 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 13 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %N_c, i32 %N_read"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (3.42ns)   --->   "%dataSize = mul i32 %N_read, i32 %K_read" [kernel.cpp:36]   --->   Operation 15 'mul' 'dataSize' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.99ns)   --->   "%icmp_ln38 = icmp_sgt  i32 %dataSize, i32 0" [kernel.cpp:38]   --->   Operation 16 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%matrixB_i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %matrixB_i"   --->   Operation 18 'read' 'matrixB_i_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoMatrixB14, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_25, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %._crit_edge, void %.lr.ph" [kernel.cpp:38]   --->   Operation 21 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %dataSize" [kernel.cpp:38]   --->   Operation 23 'trunc' 'trunc_ln38' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %matrixB_i_read, i32 2, i32 63" [kernel.cpp:38]   --->   Operation 24 'partselect' 'trunc_ln' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i62 %trunc_ln" [kernel.cpp:38]   --->   Operation 25 'sext' 'sext_ln38' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln38" [kernel.cpp:38]   --->   Operation 26 'getelementptr' 'gmem3_addr' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 27 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem3_addr, i32 %dataSize" [kernel.cpp:38]   --->   Operation 27 'readreq' 'empty' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln38 = store i31 0, i31 %i" [kernel.cpp:38]   --->   Operation 28 'store' 'store_ln38' <Predicate = (icmp_ln38)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 29 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem3_addr, i32 %dataSize" [kernel.cpp:38]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 30 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem3_addr, i32 %dataSize" [kernel.cpp:38]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 31 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem3_addr, i32 %dataSize" [kernel.cpp:38]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 32 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem3_addr, i32 %dataSize" [kernel.cpp:38]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 33 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem3_addr, i32 %dataSize" [kernel.cpp:38]   --->   Operation 33 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 34 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem3_addr, i32 %dataSize" [kernel.cpp:38]   --->   Operation 34 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln38 = br void" [kernel.cpp:38]   --->   Operation 35 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.43>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%i_11 = load i31 %i" [kernel.cpp:38]   --->   Operation 36 'load' 'i_11' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.99ns)   --->   "%icmp_ln38_1 = icmp_eq  i31 %i_11, i31 %trunc_ln38" [kernel.cpp:38]   --->   Operation 37 'icmp' 'icmp_ln38_1' <Predicate = (icmp_ln38)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 38 'speclooptripcount' 'empty_64' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (1.00ns)   --->   "%add_ln38 = add i31 %i_11, i31 1" [kernel.cpp:38]   --->   Operation 39 'add' 'add_ln38' <Predicate = (icmp_ln38)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_1, void %.split, void %._crit_edge.loopexit" [kernel.cpp:38]   --->   Operation 40 'br' 'br_ln38' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln38 = store i31 %add_ln38, i31 %i" [kernel.cpp:38]   --->   Operation 41 'store' 'store_ln38' <Predicate = (icmp_ln38 & !icmp_ln38_1)> <Delay = 0.42>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 42 'br' 'br_ln0' <Predicate = (icmp_ln38 & icmp_ln38_1)> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [kernel.cpp:41]   --->   Operation 43 'ret' 'ret_ln41' <Predicate = (icmp_ln38_1) | (!icmp_ln38)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 44 [1/1] (7.30ns)   --->   "%gmem3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem3_addr" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'read' 'gmem3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.63>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [kernel.cpp:38]   --->   Operation 45 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoMatrixB14, i32 %gmem3_addr_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'write' 'write_ln174' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ matrixB_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifoMatrixB14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ N_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
N_read            (read             ) [ 000000000000]
K_read            (read             ) [ 000000000000]
write_ln0         (write            ) [ 000000000000]
dataSize          (mul              ) [ 001111111000]
icmp_ln38         (icmp             ) [ 001111111111]
specinterface_ln0 (specinterface    ) [ 000000000000]
matrixB_i_read    (read             ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
br_ln38           (br               ) [ 000000000000]
i                 (alloca           ) [ 001111111111]
trunc_ln38        (trunc            ) [ 000111111111]
trunc_ln          (partselect       ) [ 000000000000]
sext_ln38         (sext             ) [ 000000000000]
gmem3_addr        (getelementptr    ) [ 000111111111]
store_ln38        (store            ) [ 000000000000]
empty             (readreq          ) [ 000000000000]
br_ln38           (br               ) [ 000000000000]
i_11              (load             ) [ 000000000000]
icmp_ln38_1       (icmp             ) [ 000000000111]
empty_64          (speclooptripcount) [ 000000000000]
add_ln38          (add              ) [ 000000000000]
br_ln38           (br               ) [ 000000000000]
store_ln38        (store            ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
ret_ln41          (ret              ) [ 000000000000]
gmem3_addr_read   (read             ) [ 000000000001]
specloopname_ln38 (specloopname     ) [ 000000000000]
write_ln174       (write            ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="K">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="N">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="matrixB_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixB_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifoMatrixB14">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixB14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="N_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="N_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="K_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln0_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="matrixB_i_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrixB_i_read/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_readreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="1"/>
<pin id="104" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="gmem3_addr_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="8"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem3_addr_read/10 "/>
</bind>
</comp>

<comp id="111" class="1004" name="write_ln174_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="1"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="118" class="1004" name="dataSize_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="dataSize/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln38_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln38_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="62" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="0" index="3" bw="7" slack="0"/>
<pin id="138" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sext_ln38_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="62" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="gmem3_addr_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln38_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="31" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_11_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="31" slack="7"/>
<pin id="161" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_11/9 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln38_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="31" slack="0"/>
<pin id="164" dir="0" index="1" bw="31" slack="7"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_1/9 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln38_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="31" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/9 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln38_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="31" slack="0"/>
<pin id="175" dir="0" index="1" bw="31" slack="7"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/9 "/>
</bind>
</comp>

<comp id="178" class="1005" name="dataSize_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dataSize "/>
</bind>
</comp>

<comp id="184" class="1005" name="icmp_ln38_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="188" class="1005" name="i_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="31" slack="0"/>
<pin id="190" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="195" class="1005" name="trunc_ln38_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="31" slack="7"/>
<pin id="197" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln38 "/>
</bind>
</comp>

<comp id="200" class="1005" name="gmem3_addr_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr "/>
</bind>
</comp>

<comp id="209" class="1005" name="gmem3_addr_read_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="42" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="74" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="62" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="68" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="74" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="80" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="94" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="142"><net_src comp="46" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="146"><net_src comp="133" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="143" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="147" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="159" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="60" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="118" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="187"><net_src comp="124" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="70" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="198"><net_src comp="130" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="203"><net_src comp="147" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="212"><net_src comp="106" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="111" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {}
	Port: fifoMatrixB14 | {11 }
	Port: N_c | {1 }
 - Input state : 
	Port: read_B : K | {1 }
	Port: read_B : N | {1 }
	Port: read_B : gmem3 | {2 3 4 5 6 7 8 10 }
	Port: read_B : matrixB_i | {2 }
  - Chain level:
	State 1
		icmp_ln38 : 1
	State 2
		sext_ln38 : 1
		gmem3_addr : 2
		empty : 3
		store_ln38 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln38_1 : 1
		add_ln38 : 1
		br_ln38 : 2
		store_ln38 : 2
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln38_fu_124      |    0    |    0    |    20   |
|          |      icmp_ln38_1_fu_162     |    0    |    0    |    19   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln38_fu_167       |    0    |    0    |    38   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       dataSize_fu_118       |    3    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|          |      N_read_read_fu_74      |    0    |    0    |    0    |
|   read   |      K_read_read_fu_80      |    0    |    0    |    0    |
|          |  matrixB_i_read_read_fu_94  |    0    |    0    |    0    |
|          | gmem3_addr_read_read_fu_106 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_86    |    0    |    0    |    0    |
|          |   write_ln174_write_fu_111  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_100     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln38_fu_130      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       trunc_ln_fu_133       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |       sext_ln38_fu_143      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |    0    |    97   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    dataSize_reg_178   |   32   |
|gmem3_addr_read_reg_209|   32   |
|   gmem3_addr_reg_200  |   32   |
|       i_reg_188       |   31   |
|   icmp_ln38_reg_184   |    1   |
|   trunc_ln38_reg_195  |   31   |
+-----------------------+--------+
|         Total         |   159  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_100 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   64   ||  0.427  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   97   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   159  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   159  |   106  |
+-----------+--------+--------+--------+--------+
