// Generated by CIRCT unknown git version
module LUI(	// file.cleaned.mlir:2:3
  input  [5:0] Op,	// file.cleaned.mlir:2:21
  output       Y	// file.cleaned.mlir:2:35
);

  wire SYNTHESIZED_WIRE_0;	// file.cleaned.mlir:12:10
  wire SYNTHESIZED_WIRE_1;	// file.cleaned.mlir:10:10
  assign SYNTHESIZED_WIRE_1 = ~(Op[4]);	// file.cleaned.mlir:9:10, :10:10
  assign SYNTHESIZED_WIRE_0 = ~(Op[5]);	// file.cleaned.mlir:11:10, :12:10
  assign Y = Op[3] & SYNTHESIZED_WIRE_0 & SYNTHESIZED_WIRE_1 & Op[2] & Op[1] & Op[0];	// file.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :10:10, :12:10, :13:5
endmodule

