#pragma once
#include "instrction.h"


#define CPU_6502_INSTRUCTION_SET_TABLE \
{   \
    { "BRK", &cpu6502::BRK, &cpu6502::IMM, 7, 2 }, { "ORA", &cpu6502::ORA, &cpu6502::IZX, 6, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 8, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 3, 0 }, { "ORA", &cpu6502::ORA, &cpu6502::ZP0, 3, 1 }, { "ASL", &cpu6502::ASL, &cpu6502::ZP0, 5, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 5, 0 }, { "PHP", &cpu6502::PHP, &cpu6502::IMP, 3, 0 }, { "ORA", &cpu6502::ORA, &cpu6502::IMM, 2, 1 }, { "ASL", &cpu6502::ASL_A, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 4, 0 }, { "ORA", &cpu6502::ORA, &cpu6502::ABS, 4, 2 }, { "ASL", &cpu6502::ASL, &cpu6502::ABS, 6, 2 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 6, 0 }, \
    { "BPL", &cpu6502::BPL, &cpu6502::REL, 2, 1 }, { "ORA", &cpu6502::ORA, &cpu6502::IZY, 5, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 8, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 4, 0 }, { "ORA", &cpu6502::ORA, &cpu6502::ZPX, 4, 1 }, { "ASL", &cpu6502::ASL, &cpu6502::ZPX, 6, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 6, 0 }, { "CLC", &cpu6502::CLC, &cpu6502::IMP, 2, 0 }, { "ORA", &cpu6502::ORA, &cpu6502::ABY, 4, 2 }, { "???", &cpu6502::NOP,   &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 7, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 4, 0 }, { "ORA", &cpu6502::ORA, &cpu6502::ABX, 4, 2 }, { "ASL", &cpu6502::ASL, &cpu6502::ABX, 7, 2 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 7, 0 }, \
    { "JSR", &cpu6502::JSR, &cpu6502::ABS, 6, 2 }, { "AND", &cpu6502::AND, &cpu6502::IZX, 6, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 8, 0 }, { "BIT", &cpu6502::BIT, &cpu6502::ZP0, 3, 1 }, { "AND", &cpu6502::AND, &cpu6502::ZP0, 3, 1 }, { "ROL", &cpu6502::ROL, &cpu6502::ZP0, 5, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 5, 0 }, { "PLP", &cpu6502::PLP, &cpu6502::IMP, 4, 0 }, { "AND", &cpu6502::AND, &cpu6502::IMM, 2, 1 }, { "ROL", &cpu6502::ROL_A, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "BIT", &cpu6502::BIT, &cpu6502::ABS, 4, 2 }, { "AND", &cpu6502::AND, &cpu6502::ABS, 4, 2 }, { "ROL", &cpu6502::ROL, &cpu6502::ABS, 6, 2 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 6, 0 }, \
    { "BMI", &cpu6502::BMI, &cpu6502::REL, 2, 1 }, { "AND", &cpu6502::AND, &cpu6502::IZY, 5, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 8, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 4, 0 }, { "AND", &cpu6502::AND, &cpu6502::ZPX, 4, 1 }, { "ROL", &cpu6502::ROL, &cpu6502::ZPX, 6, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 6, 0 }, { "SEC", &cpu6502::SEC, &cpu6502::IMP, 2, 0 }, { "AND", &cpu6502::AND, &cpu6502::ABY, 4, 2 }, { "???", &cpu6502::NOP,   &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 7, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 4, 0 }, { "AND", &cpu6502::AND, &cpu6502::ABX, 4, 2 }, { "ROL", &cpu6502::ROL, &cpu6502::ABX, 7, 2 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 7, 0 }, \
    { "RTI", &cpu6502::RTI, &cpu6502::IMP, 6, 0 }, { "EOR", &cpu6502::EOR, &cpu6502::IZX, 6, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 8, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 3, 0 }, { "EOR", &cpu6502::EOR, &cpu6502::ZP0, 3, 1 }, { "LSR", &cpu6502::LSR, &cpu6502::ZP0, 5, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 5, 0 }, { "PHA", &cpu6502::PHA, &cpu6502::IMP, 3, 0 }, { "EOR", &cpu6502::EOR, &cpu6502::IMM, 2, 1 }, { "LSR", &cpu6502::LSR_A, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "JMP", &cpu6502::JMP, &cpu6502::ABS, 3, 2 }, { "EOR", &cpu6502::EOR, &cpu6502::ABS, 4, 2 }, { "LSR", &cpu6502::LSR, &cpu6502::ABS, 6, 2 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 6, 0 }, \
    { "BVC", &cpu6502::BVC, &cpu6502::REL, 2, 1 }, { "EOR", &cpu6502::EOR, &cpu6502::IZY, 5, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 8, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 4, 0 }, { "EOR", &cpu6502::EOR, &cpu6502::ZPX, 4, 1 }, { "LSR", &cpu6502::LSR, &cpu6502::ZPX, 6, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 6, 0 }, { "CLI", &cpu6502::CLI, &cpu6502::IMP, 2, 0 }, { "EOR", &cpu6502::EOR, &cpu6502::ABY, 4, 2 }, { "???", &cpu6502::NOP  , &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 7, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 4, 0 }, { "EOR", &cpu6502::EOR, &cpu6502::ABX, 4, 2 }, { "LSR", &cpu6502::LSR, &cpu6502::ABX, 7, 2 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 7, 0 }, \
    { "RTS", &cpu6502::RTS, &cpu6502::IMP, 6, 0 }, { "ADC", &cpu6502::ADC, &cpu6502::IZX, 6, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 8, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 3, 0 }, { "ADC", &cpu6502::ADC, &cpu6502::ZP0, 3, 1 }, { "ROR", &cpu6502::ROR, &cpu6502::ZP0, 5, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 5, 0 }, { "PLA", &cpu6502::PLA, &cpu6502::IMP, 4, 0 }, { "ADC", &cpu6502::ADC, &cpu6502::IMM, 2, 1 }, { "ROR", &cpu6502::ROR_A, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "JMP", &cpu6502::JMP, &cpu6502::IND, 5, 2 }, { "ADC", &cpu6502::ADC, &cpu6502::ABS, 4, 2 }, { "ROR", &cpu6502::ROR, &cpu6502::ABS, 6, 2 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 6, 0 }, \
    { "BVS", &cpu6502::BVS, &cpu6502::REL, 2, 1 }, { "ADC", &cpu6502::ADC, &cpu6502::IZY, 5, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 8, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 4, 0 }, { "ADC", &cpu6502::ADC, &cpu6502::ZPX, 4, 1 }, { "ROR", &cpu6502::ROR, &cpu6502::ZPX, 6, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 6, 0 }, { "SEI", &cpu6502::SEI, &cpu6502::IMP, 2, 0 }, { "ADC", &cpu6502::ADC, &cpu6502::ABY, 4, 2 }, { "???", &cpu6502::NOP  , &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 7, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 4, 0 }, { "ADC", &cpu6502::ADC, &cpu6502::ABX, 4, 2 }, { "ROR", &cpu6502::ROR, &cpu6502::ABX, 7, 2 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 7, 0 }, \
    { "???", &cpu6502::NOP, &cpu6502::IMP, 2, 0 }, { "STA", &cpu6502::STA, &cpu6502::IZX, 6, 1 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 6, 0 }, { "STY", &cpu6502::STY, &cpu6502::ZP0, 3, 1 }, { "STA", &cpu6502::STA, &cpu6502::ZP0, 3, 1 }, { "STX", &cpu6502::STX, &cpu6502::ZP0, 3, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 3, 0 }, { "DEY", &cpu6502::DEY, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 2, 0 }, { "TXA", &cpu6502::TXA  , &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "STY", &cpu6502::STY, &cpu6502::ABS, 4, 2 }, { "STA", &cpu6502::STA, &cpu6502::ABS, 4, 2 }, { "STX", &cpu6502::STX, &cpu6502::ABS, 4, 2 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 4, 0 }, \
    { "BCC", &cpu6502::BCC, &cpu6502::REL, 2, 1 }, { "STA", &cpu6502::STA, &cpu6502::IZY, 6, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 6, 0 }, { "STY", &cpu6502::STY, &cpu6502::ZPX, 4, 1 }, { "STA", &cpu6502::STA, &cpu6502::ZPX, 4, 1 }, { "STX", &cpu6502::STX, &cpu6502::ZPY, 4, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 4, 0 }, { "TYA", &cpu6502::TYA, &cpu6502::IMP, 2, 0 }, { "STA", &cpu6502::STA, &cpu6502::ABY, 5, 2 }, { "TXS", &cpu6502::TXS  , &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 5, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 5, 0 }, { "STA", &cpu6502::STA, &cpu6502::ABX, 5, 2 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 5, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 5, 0 }, \
    { "LDY", &cpu6502::LDY, &cpu6502::IMM, 2, 1 }, { "LDA", &cpu6502::LDA, &cpu6502::IZX, 6, 1 }, { "LDX", &cpu6502::LDX, &cpu6502::IMM, 2, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 6, 0 }, { "LDY", &cpu6502::LDY, &cpu6502::ZP0, 3, 1 }, { "LDA", &cpu6502::LDA, &cpu6502::ZP0, 3, 1 }, { "LDX", &cpu6502::LDX, &cpu6502::ZP0, 3, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 3, 0 }, { "TAY", &cpu6502::TAY, &cpu6502::IMP, 2, 0 }, { "LDA", &cpu6502::LDA, &cpu6502::IMM, 2, 1 }, { "TAX", &cpu6502::TAX  , &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "LDY", &cpu6502::LDY, &cpu6502::ABS, 4, 2 }, { "LDA", &cpu6502::LDA, &cpu6502::ABS, 4, 2 }, { "LDX", &cpu6502::LDX, &cpu6502::ABS, 4, 2 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 4, 0 }, \
    { "BCS", &cpu6502::BCS, &cpu6502::REL, 2, 1 }, { "LDA", &cpu6502::LDA, &cpu6502::IZY, 5, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 5, 0 }, { "LDY", &cpu6502::LDY, &cpu6502::ZPX, 4, 1 }, { "LDA", &cpu6502::LDA, &cpu6502::ZPX, 4, 1 }, { "LDX", &cpu6502::LDX, &cpu6502::ZPY, 4, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 4, 0 }, { "CLV", &cpu6502::CLV, &cpu6502::IMP, 2, 0 }, { "LDA", &cpu6502::LDA, &cpu6502::ABY, 4, 2 }, { "TSX", &cpu6502::TSX  , &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 4, 0 }, { "LDY", &cpu6502::LDY, &cpu6502::ABX, 4, 2 }, { "LDA", &cpu6502::LDA, &cpu6502::ABX, 4, 2 }, { "LDX", &cpu6502::LDX, &cpu6502::ABY, 4, 2 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 4, 0 }, \
    { "CPY", &cpu6502::CPY, &cpu6502::IMM, 2, 1 }, { "CMP", &cpu6502::CMP, &cpu6502::IZX, 6, 1 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 8, 0 }, { "CPY", &cpu6502::CPY, &cpu6502::ZP0, 3, 1 }, { "CMP", &cpu6502::CMP, &cpu6502::ZP0, 3, 1 }, { "DEC", &cpu6502::DEC, &cpu6502::ZP0, 5, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 5, 0 }, { "INY", &cpu6502::INY, &cpu6502::IMP, 2, 0 }, { "CMP", &cpu6502::CMP, &cpu6502::IMM, 2, 1 }, { "DEX", &cpu6502::DEX  , &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "CPY", &cpu6502::CPY, &cpu6502::ABS, 4, 2 }, { "CMP", &cpu6502::CMP, &cpu6502::ABS, 4, 2 }, { "DEC", &cpu6502::DEC, &cpu6502::ABS, 6, 2 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 6, 0 }, \
    { "BNE", &cpu6502::BNE, &cpu6502::REL, 2, 1 }, { "CMP", &cpu6502::CMP, &cpu6502::IZY, 5, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 8, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 4, 0 }, { "CMP", &cpu6502::CMP, &cpu6502::ZPX, 4, 1 }, { "DEC", &cpu6502::DEC, &cpu6502::ZPX, 6, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 6, 0 }, { "CLD", &cpu6502::CLD, &cpu6502::IMP, 2, 0 }, { "CMP", &cpu6502::CMP, &cpu6502::ABY, 4, 2 }, { "NOP", &cpu6502::NOP  , &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 7, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 4, 0 }, { "CMP", &cpu6502::CMP, &cpu6502::ABX, 4, 2 }, { "DEC", &cpu6502::DEC, &cpu6502::ABX, 7, 2 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 7, 0 }, \
    { "CPX", &cpu6502::CPX, &cpu6502::IMM, 2, 1 }, { "SBC", &cpu6502::SBC, &cpu6502::IZX, 6, 1 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 8, 0 }, { "CPX", &cpu6502::CPX, &cpu6502::ZP0, 3, 1 }, { "SBC", &cpu6502::SBC, &cpu6502::ZP0, 3, 1 }, { "INC", &cpu6502::INC, &cpu6502::ZP0, 5, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 5, 0 }, { "INX", &cpu6502::INX, &cpu6502::IMP, 2, 0 }, { "SBC", &cpu6502::SBC, &cpu6502::IMM, 2, 1 }, { "NOP", &cpu6502::NOP  , &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::SBC, &cpu6502::IMP, 2, 0 }, { "CPX", &cpu6502::CPX, &cpu6502::ABS, 4, 2 }, { "SBC", &cpu6502::SBC, &cpu6502::ABS, 4, 2 }, { "INC", &cpu6502::INC, &cpu6502::ABS, 6, 2 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 6, 0 }, \
    { "BEQ", &cpu6502::BEQ, &cpu6502::REL, 2, 1 }, { "SBC", &cpu6502::SBC, &cpu6502::IZY, 5, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 8, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 4, 0 }, { "SBC", &cpu6502::SBC, &cpu6502::ZPX, 4, 1 }, { "INC", &cpu6502::INC, &cpu6502::ZPX, 6, 1 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 6, 0 }, { "SED", &cpu6502::SED, &cpu6502::IMP, 2, 0 }, { "SBC", &cpu6502::SBC, &cpu6502::ABY, 4, 2 }, { "NOP", &cpu6502::NOP  , &cpu6502::IMP, 2, 0 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 7, 0 }, { "???", &cpu6502::NOP, &cpu6502::IMP, 4, 0 }, { "SBC", &cpu6502::SBC, &cpu6502::ABX, 4, 2 }, { "INC", &cpu6502::INC, &cpu6502::ABX, 7, 2 }, { "???", &cpu6502::XXX, &cpu6502::IMP, 7, 0 }  \
}