{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676141752150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676141752150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 00:25:52 2023 " "Processing started: Sun Feb 12 00:25:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676141752150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141752150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ifu -c ifu " "Command: quartus_map --read_settings_files=on --write_settings_files=off ifu -c ifu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141752150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676141752640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676141752655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ifu_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_mem " "Found entity 1: ifu_mem" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676141762883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu.v 1 1 " "Found 1 design units, including 1 entities, in source file ifu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ifu " "Found entity 1: ifu" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676141762899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ifu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_tb " "Found entity 1: ifu_tb" {  } { { "ifu_tb.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676141762899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ifu " "Elaborating entity \"ifu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676141762914 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "pc ifu.v(11) " "Verilog HDL warning at ifu.v(11): initial value for variable pc should be constant" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 11 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1676141762914 "|ifu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc ifu.v(21) " "Verilog HDL Always Construct warning at ifu.v(21): inferring latch(es) for variable \"pc\", which holds its previous value in one or more paths through the always construct" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676141762914 "|ifu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] ifu.v(21) " "Inferred latch for \"pc\[0\]\" at ifu.v(21)" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762914 "|ifu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[1\] ifu.v(21) " "Inferred latch for \"pc\[1\]\" at ifu.v(21)" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762914 "|ifu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu_mem ifu_mem:mem " "Elaborating entity \"ifu_mem\" for hierarchy \"ifu_mem:mem\"" {  } { { "ifu.v" "mem" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676141762914 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[0\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[0\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[0\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[0\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[0\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[0\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[0\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[0\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[0\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[0\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[0\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[0\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[0\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[0\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[0\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[0\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[1\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[1\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[1\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[1\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[1\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[1\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[1\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[1\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[1\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[1\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[1\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[1\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[1\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[1\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[1\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[1\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[2\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[2\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[2\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[2\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[2\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[2\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[2\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[2\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[2\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[2\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[2\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[2\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[2\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[2\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[2\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[2\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[3\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[3\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[3\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[3\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[3\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[3\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[3\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[3\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[3\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[3\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[3\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[3\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[3\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[3\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[3\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[3\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[4\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[4\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[4\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[4\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[4\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[4\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[4\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[4\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[4\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[4\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[4\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[4\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[4\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[4\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[4\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[4\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[5\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[5\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[5\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[5\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[5\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[5\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[5\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[5\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[5\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[5\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[5\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[5\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[5\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[5\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[5\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[5\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[6\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[6\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[6\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[6\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[6\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[6\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[6\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[6\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[6\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[6\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[6\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[6\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[6\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[6\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[6\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[6\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[7\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[7\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[7\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[7\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[7\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[7\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[7\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[7\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[7\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[7\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[7\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[7\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[7\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[7\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[7\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[7\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[8\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[8\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[8\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[8\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[8\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[8\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[8\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[8\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[8\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[8\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[8\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[8\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[8\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[8\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[8\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[8\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[9\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[9\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[9\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[9\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[9\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[9\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[9\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[9\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[9\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[9\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[9\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[9\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[9\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[9\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[9\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[9\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[10\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[10\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[10\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[10\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[10\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[10\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[10\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[10\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[10\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[10\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[10\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[10\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[10\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[10\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[10\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[10\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[11\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[11\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[11\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[11\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[11\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[11\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[11\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[11\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[11\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[11\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[11\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[11\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[11\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[11\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[11\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[11\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[12\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[12\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[12\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[12\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[12\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[12\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[12\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[12\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[12\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[12\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[12\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[12\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[12\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[12\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[12\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[12\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[13\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[13\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[13\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[13\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[13\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[13\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[13\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[13\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[13\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[13\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[13\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[13\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[13\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[13\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[13\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[13\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[14\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[14\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[14\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[14\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[14\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[14\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[14\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[14\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[14\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[14\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[14\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[14\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[14\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[14\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[14\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[14\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[15\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[15\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[15\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[15\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[15\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[15\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[15\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[15\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[15\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[15\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[15\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[15\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[15\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[15\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[15\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[15\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[16\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[16\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[16\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[16\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[16\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[16\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[16\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[16\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[16\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[16\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[16\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[16\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[16\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[16\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[16\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[16\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[17\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[17\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[17\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[17\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[17\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[17\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[17\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[17\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[17\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[17\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[17\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[17\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[17\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[17\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[17\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[17\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[18\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[18\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[18\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[18\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[18\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[18\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[18\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[18\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[18\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[18\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[18\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[18\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[18\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[18\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[18\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[18\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[19\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[19\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[19\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[19\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[19\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[19\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[19\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[19\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[19\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[19\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[19\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[19\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[19\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[19\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[19\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[19\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[20\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[20\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[20\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[20\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[20\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[20\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[20\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[20\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[20\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[20\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[20\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[20\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[20\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[20\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[20\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[20\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[21\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[21\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[21\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[21\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[21\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[21\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[21\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[21\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[21\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[21\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[21\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[21\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[21\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[21\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[21\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[21\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[22\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[22\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[22\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[22\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[22\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[22\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[22\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[22\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[22\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[22\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[22\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[22\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[22\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[22\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[22\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[22\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[23\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[23\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[23\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[23\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[23\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[23\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[23\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[23\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[23\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[23\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[23\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[23\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[23\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[23\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[23\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[23\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[24\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[24\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[24\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[24\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[24\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[24\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[24\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[24\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[24\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[24\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[24\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[24\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[24\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[24\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[24\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[24\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[25\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[25\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[25\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[25\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[25\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[25\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[25\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[25\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[25\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[25\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[25\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[25\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[25\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[25\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[25\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[25\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[26\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[26\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[26\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[26\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[26\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[26\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[26\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[26\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[26\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[26\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[26\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[26\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[26\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[26\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[26\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[26\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[27\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[27\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[27\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[27\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[27\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[27\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[27\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[27\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[27\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[27\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[27\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[27\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[27\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[27\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[27\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[27\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[28\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[28\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[28\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[28\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[28\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[28\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[28\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[28\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[28\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[28\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[28\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[28\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[28\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[28\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[28\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[28\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[29\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[29\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[29\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[29\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[29\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[29\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[29\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[29\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[29\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[29\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[29\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[29\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[29\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[29\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[29\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[29\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[30\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[30\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[30\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[30\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[30\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[30\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[30\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[30\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[30\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[30\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[30\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[30\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[30\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[30\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[30\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[30\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[31\]\[0\] ifu_mem.v(15) " "Inferred latch for \"Memory\[31\]\[0\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[31\]\[1\] ifu_mem.v(15) " "Inferred latch for \"Memory\[31\]\[1\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[31\]\[2\] ifu_mem.v(15) " "Inferred latch for \"Memory\[31\]\[2\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[31\]\[3\] ifu_mem.v(15) " "Inferred latch for \"Memory\[31\]\[3\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[31\]\[4\] ifu_mem.v(15) " "Inferred latch for \"Memory\[31\]\[4\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[31\]\[5\] ifu_mem.v(15) " "Inferred latch for \"Memory\[31\]\[5\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[31\]\[6\] ifu_mem.v(15) " "Inferred latch for \"Memory\[31\]\[6\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memory\[31\]\[7\] ifu_mem.v(15) " "Inferred latch for \"Memory\[31\]\[7\]\" at ifu_mem.v(15)" {  } { { "ifu_mem.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu_mem.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141762930 "|ifu|ifu_mem:mem"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[0\] VCC " "Pin \"instruction\[0\]\" is stuck at VCC" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676141763340 "|ifu|instruction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[1\] VCC " "Pin \"instruction\[1\]\" is stuck at VCC" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676141763340 "|ifu|instruction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[2\] GND " "Pin \"instruction\[2\]\" is stuck at GND" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676141763340 "|ifu|instruction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[3\] GND " "Pin \"instruction\[3\]\" is stuck at GND" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676141763340 "|ifu|instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[4\] VCC " "Pin \"instruction\[4\]\" is stuck at VCC" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676141763340 "|ifu|instruction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[5\] VCC " "Pin \"instruction\[5\]\" is stuck at VCC" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676141763340 "|ifu|instruction[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[6\] GND " "Pin \"instruction\[6\]\" is stuck at GND" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676141763340 "|ifu|instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[15\] GND " "Pin \"instruction\[15\]\" is stuck at GND" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676141763340 "|ifu|instruction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[20\] VCC " "Pin \"instruction\[20\]\" is stuck at VCC" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676141763340 "|ifu|instruction[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[26\] GND " "Pin \"instruction\[26\]\" is stuck at GND" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676141763340 "|ifu|instruction[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[27\] GND " "Pin \"instruction\[27\]\" is stuck at GND" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676141763340 "|ifu|instruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[28\] GND " "Pin \"instruction\[28\]\" is stuck at GND" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676141763340 "|ifu|instruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[29\] GND " "Pin \"instruction\[29\]\" is stuck at GND" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676141763340 "|ifu|instruction[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[31\] GND " "Pin \"instruction\[31\]\" is stuck at GND" {  } { { "ifu.v" "" { Text "D:/Engineering/ENTC/Semester 5/EN3030  - Circuits and Systems Design/32bit-single-Cycle-Processor-Design/Lathika/ifu/ifu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676141763340 "|ifu|instruction[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676141763340 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676141763418 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676141763717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676141763828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676141763828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676141763859 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676141763859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676141763859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676141763859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676141763894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 00:26:03 2023 " "Processing ended: Sun Feb 12 00:26:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676141763894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676141763894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676141763894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676141763894 ""}
