<profile>

<section name = "Vitis HLS Report for 'write_ddr_1'" level="0">
<item name = "Date">Wed Dec 21 16:46:15 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">clu</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">138, 247, 1.380 us, 2.470 us, 138, 247, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_write_ddr_1_Pipeline_1_fu_272">write_ddr_1_Pipeline_1, 95, 95, 0.950 us, 0.950 us, 95, 95, no</column>
<column name="grp_write_ddr_1_Pipeline_2_fu_281">write_ddr_1_Pipeline_2, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">84, 84, 3, -, -, 28, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 206, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 428, 388, -</column>
<column name="Memory">0, -, 16, 4, 0</column>
<column name="Multiplexer">-, -, -, 756, -</column>
<column name="Register">-, -, 389, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_8ns_32_1_1_U44">mul_32s_8ns_32_1_1, 0, 1, 0, 21, 0</column>
<column name="urem_32ns_32ns_32_36_seq_1_U43">urem_32ns_32ns_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="grp_write_ddr_1_Pipeline_1_fu_272">write_ddr_1_Pipeline_1, 0, 0, 20, 58, 0</column>
<column name="grp_write_ddr_1_Pipeline_2_fu_281">write_ddr_1_Pipeline_2, 0, 0, 14, 71, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="ringbuffer_header_bytes_U">write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W, 0, 16, 4, 0, 28, 8, 1, 224</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln119_fu_473_p2">+, 0, 0, 16, 16, 1</column>
<column name="add_ln120_2_fu_485_p2">+, 0, 0, 8, 8, 1</column>
<column name="add_ln120_fu_393_p2">+, 0, 0, 32, 32, 3</column>
<column name="add_ln126_1_fu_409_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln126_fu_404_p2">+, 0, 0, 32, 32, 5</column>
<column name="add_ln17_fu_420_p2">+, 0, 0, 32, 32, 5</column>
<column name="empty_60_fu_323_p2">+, 0, 0, 7, 5, 1</column>
<column name="grp_fu_364_p0">+, 0, 0, 32, 32, 1</column>
<column name="ap_block_state65">and, 0, 0, 1, 1, 1</column>
<column name="exitcond66_fu_317_p2">icmp, 0, 0, 2, 5, 4</column>
<column name="icmp_ln118_fu_382_p2">icmp, 0, 0, 12, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">331, 73, 1, 73</column>
<column name="loop_index4_fu_102">9, 2, 5, 10</column>
<column name="m_axi_ps_ddr_AWADDR">25, 6, 32, 192</column>
<column name="m_axi_ps_ddr_AWBURST">13, 3, 2, 6</column>
<column name="m_axi_ps_ddr_AWCACHE">13, 3, 4, 12</column>
<column name="m_axi_ps_ddr_AWID">13, 3, 1, 3</column>
<column name="m_axi_ps_ddr_AWLEN">25, 6, 32, 192</column>
<column name="m_axi_ps_ddr_AWLOCK">13, 3, 2, 6</column>
<column name="m_axi_ps_ddr_AWPROT">13, 3, 3, 9</column>
<column name="m_axi_ps_ddr_AWQOS">13, 3, 4, 12</column>
<column name="m_axi_ps_ddr_AWREGION">13, 3, 4, 12</column>
<column name="m_axi_ps_ddr_AWSIZE">13, 3, 3, 9</column>
<column name="m_axi_ps_ddr_AWUSER">13, 3, 1, 3</column>
<column name="m_axi_ps_ddr_AWVALID">17, 4, 1, 4</column>
<column name="m_axi_ps_ddr_BREADY">17, 4, 1, 4</column>
<column name="m_axi_ps_ddr_WDATA">17, 4, 8, 32</column>
<column name="m_axi_ps_ddr_WID">13, 3, 1, 3</column>
<column name="m_axi_ps_ddr_WLAST">13, 3, 1, 3</column>
<column name="m_axi_ps_ddr_WSTRB">17, 4, 1, 4</column>
<column name="m_axi_ps_ddr_WUSER">13, 3, 1, 3</column>
<column name="m_axi_ps_ddr_WVALID">17, 4, 1, 4</column>
<column name="ps_ddr_blk_n_AR">9, 2, 1, 2</column>
<column name="ps_ddr_blk_n_AW">9, 2, 1, 2</column>
<column name="ps_ddr_blk_n_B">9, 2, 1, 2</column>
<column name="ps_ddr_blk_n_R">9, 2, 1, 2</column>
<column name="ps_ddr_blk_n_W">9, 2, 1, 2</column>
<column name="reg_292">9, 2, 8, 16</column>
<column name="reg_297">9, 2, 8, 16</column>
<column name="ringbuffer_header_bytes_address0">33, 8, 5, 40</column>
<column name="ringbuffer_header_bytes_address1">29, 7, 5, 35</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln120_2_reg_684">8, 0, 8, 0</column>
<column name="add_ln126_1_reg_642">32, 0, 32, 0</column>
<column name="add_ln17_reg_653">32, 0, 32, 0</column>
<column name="ap_CS_fsm">72, 0, 72, 0</column>
<column name="dropped_can_counter">16, 0, 16, 0</column>
<column name="grp_write_ddr_1_Pipeline_1_fu_272_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_write_ddr_1_Pipeline_2_fu_281_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln118_reg_627">1, 0, 1, 0</column>
<column name="loop_index4_fu_102">5, 0, 5, 0</column>
<column name="loop_index4_load_reg_511">5, 0, 5, 0</column>
<column name="mul_ln126_reg_631">32, 0, 32, 0</column>
<column name="nextWriteCanIndex_reg_619">32, 0, 32, 0</column>
<column name="ps_ddr_addr_4_reg_636">32, 0, 32, 0</column>
<column name="ps_ddr_addr_read_reg_529">8, 0, 8, 0</column>
<column name="reg_292">8, 0, 8, 0</column>
<column name="reg_297">8, 0, 8, 0</column>
<column name="ringbuffer_header_bytes_load_13_reg_544">8, 0, 8, 0</column>
<column name="ringbuffer_header_bytes_load_14_reg_549">8, 0, 8, 0</column>
<column name="ringbuffer_header_bytes_load_19_reg_564">8, 0, 8, 0</column>
<column name="ringbuffer_header_bytes_load_20_reg_569">8, 0, 8, 0</column>
<column name="writeCanIndex_reg_589">32, 0, 32, 0</column>
<column name="write_index_array_0_reg_664">8, 0, 8, 0</column>
<column name="write_index_array_1_reg_669">8, 0, 8, 0</column>
<column name="write_index_array_2_reg_674">8, 0, 8, 0</column>
<column name="write_index_array_3_reg_679">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, write_ddr.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, write_ddr.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, write_ddr.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, write_ddr.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, write_ddr.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, write_ddr.1, return value</column>
<column name="m_axi_ps_ddr_AWVALID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWREADY">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWADDR">out, 32, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWLEN">out, 32, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWSIZE">out, 3, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWBURST">out, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWLOCK">out, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWCACHE">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWPROT">out, 3, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWQOS">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWREGION">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWUSER">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WVALID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WREADY">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WDATA">out, 8, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WSTRB">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WLAST">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WUSER">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARVALID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARREADY">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARADDR">out, 32, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARLEN">out, 32, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARSIZE">out, 3, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARBURST">out, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARLOCK">out, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARCACHE">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARPROT">out, 3, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARQOS">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARREGION">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARUSER">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RVALID">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RREADY">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RDATA">in, 8, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RLAST">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RID">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RFIFONUM">in, 11, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RUSER">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RRESP">in, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BVALID">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BREADY">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BRESP">in, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BID">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BUSER">in, 1, m_axi, ps_ddr, pointer</column>
<column name="ddr_header">in, 32, ap_none, ddr_header, scalar</column>
<column name="data_address0">out, 7, ap_memory, data, array</column>
<column name="data_ce0">out, 1, ap_memory, data, array</column>
<column name="data_q0">in, 8, ap_memory, data, array</column>
</table>
</item>
</section>
</profile>
